{"meta":{"query_hash":"332cdad4ccae","filters":{"topic":"VLSI and Analog Circuit Testing"},"cohort_total":747,"direct_labels_cover":1,"predictions_cover":747,"exported":747,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/332cdad4ccae","api":"https://metacan.xera.ac/api/v1/cohort?topic=VLSI+and+Analog+Circuit+Testing"},"results":[{"id":"W1190562962","doi":"","title":"Multipride: High–Speed Automated Batch Primer Development for Rt–pcr Applications","year":2006,"lang":"en","type":"article","venue":"Investigative Ophthalmology & Visual Science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Primer (cosmetics); Computer science; Computational biology; Biology; Chemistry","score_opus":0.04232638587878951,"score_gpt":0.32823784269646133,"score_spread":0.2859114568176718,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1190562962","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013520229,0.00080572633,0.9581968,0.00015288942,0.00025069498,0.0013017034,0.0015640646,0.022287007,0.0019208724],"genre_scores_gemma":[0.016408838,0.0003355321,0.96690047,0.00036832862,0.000061182254,0.002978822,0.0032971548,0.0027174628,0.006932217],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9936939,0.0013981849,0.0005017963,0.0024006763,0.0015609578,0.00044450926],"domain_scores_gemma":[0.9958929,0.0023816486,0.00033740452,0.00072525913,0.00041560837,0.0002471114],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003708065,0.004240427,0.0029816465,0.0036375746,0.0011543257,0.0016078041,0.003786535,0.0025796182,0.023063997],"category_scores_gemma":[0.005913782,0.0051353485,0.001969296,0.0010906298,0.0017847916,0.0024723313,0.0019031516,0.004760427,0.022855217],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011566847,0.0003981646,0.00071226864,0.00062279496,0.00010530929,0.00020099389,0.00022687383,0.00091215345,0.9043235,0.0018456616,0.013546281,0.07594933],"study_design_scores_gemma":[0.00024066564,0.00084290735,0.0012428233,0.00008345779,0.00012338201,0.00095636153,0.000031234646,0.020552393,0.9384594,0.0009530965,0.036383178,0.00013104783],"about_ca_topic_score_codex":0.00052634685,"about_ca_topic_score_gemma":0.0022965467,"teacher_disagreement_score":0.023063997,"about_ca_system_score_codex":0.0008984653,"about_ca_system_score_gemma":0.0016975737,"threshold_uncertainty_score":0.07715672},"labels":[],"label_agreement":null},{"id":"W141148094","doi":"10.1023/a:1022902408130","title":"True Concurrency in Models of Asynchronous Circuit Behavior","year":2003,"lang":"en","type":"article","venue":"Formal Methods in System Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Concurrency; Interleaving; Asynchronous communication; Modularity (biology); Algorithm; SIGNAL (programming language); Context (archaeology); Theoretical computer science; Distributed computing; Programming language","score_opus":0.12301468350928765,"score_gpt":0.3472516628794267,"score_spread":0.22423697937013906,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W141148094","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043982733,0.00033505386,0.9472394,0.00067006267,0.00008217679,0.000045012246,0.0000850531,0.00038129627,0.00717933],"genre_scores_gemma":[0.90178764,0.00029331094,0.09159814,0.000217789,0.00013790671,0.00019658753,0.00011160562,0.00021370413,0.005443388],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99348325,0.002562312,0.0003858577,0.00083677936,0.0021773577,0.0005543873],"domain_scores_gemma":[0.9843023,0.011369198,0.00077683985,0.0022401651,0.00087858574,0.0004328388],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0052414862,0.0010217164,0.0012128067,0.0010231414,0.0016251984,0.00455452,0.002665471,0.001899671,0.003018691],"category_scores_gemma":[0.021108342,0.0015874722,0.0021024742,0.00074016943,0.0066934503,0.009213609,0.0034828084,0.0053862967,0.00043038782],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049775226,0.000025522588,0.00034515187,0.000046870526,0.00002001322,0.00013368634,0.0005947412,0.031019785,0.0009630981,0.9631529,0.00026161288,0.0033869268],"study_design_scores_gemma":[0.000031713218,0.000012471998,0.00003632594,0.000009213296,0.000018051458,0.000043384916,0.000040856685,0.10311503,0.0006353117,0.8953025,0.0007440985,0.00001117066],"about_ca_topic_score_codex":0.003191316,"about_ca_topic_score_gemma":0.0031995256,"teacher_disagreement_score":0.0052414862,"about_ca_system_score_codex":0.0017955285,"about_ca_system_score_gemma":0.0017040547,"threshold_uncertainty_score":0.027719975},"labels":[],"label_agreement":null},{"id":"W143503425","doi":"10.1023/a:1008325420970","title":"Catastrophic Short and Open Fault Detection in Bipolar CML Circuits: A Case Study","year":2000,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Synchronous optical networking; Current-mode logic; Computer science; Electronic circuit; Computer hardware; Electronic engineering; Embedded system; Logic gate; Parallel computing; Engineering; Algorithm; Electrical engineering; Telecommunications","score_opus":0.03231726207961784,"score_gpt":0.28118444223029215,"score_spread":0.24886718015067433,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W143503425","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9752297,0.00045998863,0.018943641,0.001113771,0.000032096872,0.00010944814,0.00017938412,0.00023159015,0.003700403],"genre_scores_gemma":[0.9941141,0.00012212612,0.0047901855,0.000112958005,0.000025203255,0.000012211046,0.000045796205,0.000019391831,0.00075805467],"study_design_codex":"case_report","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99942684,0.0001492404,0.000040537838,0.00008280877,0.00018500013,0.00011557421],"domain_scores_gemma":[0.9889482,0.008739509,0.0008106709,0.00049396476,0.0005156153,0.0004920401],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006897805,0.0008445784,0.00038191164,0.0012068506,0.0011690002,0.00096485694,0.0015009029,0.0045166244,0.0020916287],"category_scores_gemma":[0.008223293,0.00046852787,0.0006771539,0.0007236669,0.0011935015,0.0008115905,0.00069545803,0.00092572387,0.00025512776],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020166598,0.0013441219,0.09443705,0.0004292091,0.00016155317,0.75692904,0.0021838162,0.04350283,0.015121865,0.007178642,0.0034786414,0.07321648],"study_design_scores_gemma":[0.00066587084,0.0033628736,0.026540361,0.00010403702,0.00027138318,0.74541765,0.0023020364,0.1720323,0.031563953,0.013121646,0.0044589895,0.0001588802],"about_ca_topic_score_codex":0.002714456,"about_ca_topic_score_gemma":0.0054078437,"teacher_disagreement_score":0.0045166244,"about_ca_system_score_codex":0.00069298205,"about_ca_system_score_gemma":0.00040993074,"threshold_uncertainty_score":0.006997168},"labels":[],"label_agreement":null},{"id":"W1484361789","doi":"10.1109/iscas.1994.409197","title":"Pseudo-random vector compaction for sequential testability","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Benchmark (surveying); Set (abstract data type); Algorithm; Random testing; Computer science; Fault (geology); Compaction; Vector (molecular biology); Mathematics; Engineering; Statistics; Biology; Test case; Machine learning","score_opus":0.062160367117872595,"score_gpt":0.2634782913471381,"score_spread":0.20131792422926553,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1484361789","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018317256,0.0002885497,0.978633,0.00006685525,0.000021221636,0.00005114012,0.00005687432,0.0006314549,0.0019337095],"genre_scores_gemma":[0.5494108,0.0004888954,0.44544107,0.00013209388,0.00008186937,0.00024723494,0.0003890546,0.00028390912,0.0035250755],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99877566,0.0003500596,0.00006176359,0.00016203133,0.0005723636,0.00007812491],"domain_scores_gemma":[0.99830806,0.0008915093,0.0001779413,0.0004048966,0.00019639231,0.000021204545],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050434534,0.00058398687,0.00046300236,0.00066406967,0.00018774622,0.00048037714,0.0005750563,0.00035610478,0.0028145795],"category_scores_gemma":[0.002651246,0.00022602217,0.00053904427,0.0007050722,0.0006758728,0.0010003338,0.00042893543,0.00041204598,0.000465516],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036963954,0.00009368439,0.001350287,0.000434738,0.000097471646,0.00036051875,0.00016401295,0.25522432,0.1279677,0.18588325,0.0025228667,0.4255315],"study_design_scores_gemma":[0.0000416038,0.0003702172,0.001065241,0.00003475004,0.00005399558,0.0005711978,0.000018919447,0.8775038,0.06995998,0.041136555,0.00921066,0.00003301471],"about_ca_topic_score_codex":0.00059322116,"about_ca_topic_score_gemma":0.0009259789,"teacher_disagreement_score":0.0028145795,"about_ca_system_score_codex":0.00052737584,"about_ca_system_score_gemma":0.00036650413,"threshold_uncertainty_score":0.009415746},"labels":[],"label_agreement":null},{"id":"W1484658100","doi":"10.1109/test.1999.805771","title":"Embedded X86 testing methodology","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"x86; Computer science; Embedded system; Time to market; Design for testing; Key (lock); Automation; Verifiable secret sharing; Reliability engineering; Electronic design automation; Computer architecture; Engineering; Operating system; Software; Testability","score_opus":0.20692729369034832,"score_gpt":0.3154114327269759,"score_spread":0.1084841390366276,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1484658100","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043141034,0.0017620098,0.8211764,0.0004168154,0.0002507927,0.0011799298,0.0005376623,0.0060460796,0.1254892],"genre_scores_gemma":[0.38609946,0.0020933724,0.49998206,0.0007790108,0.00011322018,0.0012308662,0.0015084886,0.00077396375,0.10741957],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9987581,0.00026397262,0.00008754812,0.0001684942,0.00059021346,0.00013172746],"domain_scores_gemma":[0.99923515,0.00014604875,0.00009775866,0.00021099062,0.0002797377,0.000030333995],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00078882306,0.00053490367,0.00028776814,0.0007883538,0.0004302666,0.00084011414,0.00074686017,0.00040126237,0.008344573],"category_scores_gemma":[0.0014068024,0.00022781968,0.00030485677,0.00058997975,0.00041363458,0.0006657772,0.000812727,0.0007219924,0.0033941406],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003135112,0.00025087572,0.0031239812,0.00081271713,0.000056516816,0.00051819783,0.00046179775,0.024072243,0.076835334,0.22400078,0.018558493,0.6509956],"study_design_scores_gemma":[0.00019119847,0.0017523797,0.0042456067,0.0003672287,0.0000990777,0.0031056355,0.00026399584,0.10007648,0.24967302,0.052837875,0.5873173,0.00007009431],"about_ca_topic_score_codex":0.00054493657,"about_ca_topic_score_gemma":0.00048031416,"teacher_disagreement_score":0.008344573,"about_ca_system_score_codex":0.00030838864,"about_ca_system_score_gemma":0.0009688963,"threshold_uncertainty_score":0.027915359},"labels":[],"label_agreement":null},{"id":"W1488505636","doi":"10.1109/test.1990.114097","title":"The dynamic reduction of fault simulation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Tracing; Reduction (mathematics); Computer science; Fault (geology); Path (computing); Critical path method; Algorithm; Parallel computing; Engineering; Mathematics; Operating system","score_opus":0.025042453275599133,"score_gpt":0.25322388185936495,"score_spread":0.22818142858376583,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1488505636","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037089776,0.00037645697,0.9496057,0.00036771776,0.000047751895,0.00010800989,0.00008904517,0.0027223928,0.009593045],"genre_scores_gemma":[0.5340293,0.00051402044,0.45708656,0.00020098005,0.00004624834,0.00029858793,0.0003531056,0.00073418167,0.006737066],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986083,0.00031370544,0.000059318907,0.00019452702,0.00069056515,0.00013365096],"domain_scores_gemma":[0.99542207,0.0023448658,0.00020827095,0.0014221828,0.0005036549,0.000099042685],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00063269713,0.0012354637,0.00066479004,0.0007864438,0.0005846719,0.0011339205,0.002145592,0.0007477261,0.0059026014],"category_scores_gemma":[0.0049671303,0.00059295155,0.00064605026,0.0006431104,0.0006489562,0.0026325928,0.0017778982,0.0016358575,0.0013549551],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005335829,0.00029781635,0.0027977256,0.00037986232,0.000097685006,0.00023277388,0.0003627853,0.3646348,0.10485508,0.08550733,0.004531293,0.43576926],"study_design_scores_gemma":[0.00003171399,0.000113652335,0.0006052528,0.000027899501,0.000045567733,0.00023199852,0.000046071116,0.9303535,0.036401123,0.020170381,0.0119478535,0.000025034891],"about_ca_topic_score_codex":0.0017245698,"about_ca_topic_score_gemma":0.0024368207,"teacher_disagreement_score":0.0059026014,"about_ca_system_score_codex":0.0011251807,"about_ca_system_score_gemma":0.0015441364,"threshold_uncertainty_score":0.019746125},"labels":[],"label_agreement":null},{"id":"W1490001404","doi":"10.1109/iscas.1999.780631","title":"A built-in current monitor for testing analog circuit blocks","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Integrator; Capacitor; Comparator; Electrical impedance; Electronic engineering; Mixed-signal integrated circuit; Electronic circuit; Electrical engineering; High impedance; Computer science; Current (fluid); Analogue electronics; Sensitivity (control systems); Built-in self-test; Engineering; Voltage","score_opus":0.07721050346336386,"score_gpt":0.2938271140217992,"score_spread":0.2166166105584353,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1490001404","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.096553706,0.0021419632,0.87394655,0.000386195,0.00039671754,0.0004625785,0.00038313118,0.014564933,0.011164271],"genre_scores_gemma":[0.6775482,0.00038466667,0.3128206,0.0003971243,0.00021098185,0.00031190657,0.00037952999,0.00024140137,0.0077055474],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991472,0.00011887238,0.00003376711,0.00015245187,0.00049035583,0.00005734205],"domain_scores_gemma":[0.9987429,0.00027787258,0.00018141067,0.00022863345,0.0004306854,0.00013856703],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033624828,0.0007620396,0.00050968945,0.00077329023,0.00034639478,0.00075348746,0.0021350598,0.0007400404,0.0034756716],"category_scores_gemma":[0.0012371524,0.00037205237,0.00021984476,0.00041519702,0.00042812538,0.0010587802,0.00062311976,0.0008188948,0.0011406732],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045419214,0.00020129108,0.0029788485,0.00039490752,0.000033561504,0.00034431755,0.00010530531,0.001669822,0.7920804,0.006917106,0.0045323144,0.190288],"study_design_scores_gemma":[0.00011949019,0.001728395,0.0039705425,0.00005654575,0.00015158439,0.0033484888,0.000027048583,0.051076245,0.8939201,0.0012609196,0.04427367,0.00006698708],"about_ca_topic_score_codex":0.00023451741,"about_ca_topic_score_gemma":0.000412963,"teacher_disagreement_score":0.0034756716,"about_ca_system_score_codex":0.00056997174,"about_ca_system_score_gemma":0.0005390124,"threshold_uncertainty_score":0.011627257},"labels":[],"label_agreement":null},{"id":"W1490086049","doi":"10.1109/iscas.1993.394019","title":"An efficient global search algorithm for test generation","year":2002,"lang":"en","type":"article","venue":"1993 IEEE International Symposium on Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Combinational logic; Benchmark (surveying); Automatic test pattern generation; Algorithm; Computer science; Electronic circuit; Test (biology); Logic gate; Engineering","score_opus":0.05765914944621985,"score_gpt":0.2892554301974697,"score_spread":0.23159628075124983,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1490086049","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001438334,0.00012783092,0.9945597,0.00007033522,0.00002365203,0.000069554175,0.00007564882,0.0018450116,0.0017899246],"genre_scores_gemma":[0.055324603,0.0001651303,0.9395375,0.00014500304,0.000037496877,0.00038257465,0.0007188845,0.00047637775,0.003212387],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99891233,0.00030435435,0.00006182956,0.00024379413,0.00035560018,0.00012216036],"domain_scores_gemma":[0.99889684,0.00055898895,0.00005447584,0.00018841606,0.00026970467,0.00003165259],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009552112,0.0015623337,0.0012283437,0.0018403339,0.0008004218,0.0012501803,0.0015983606,0.001400239,0.012161082],"category_scores_gemma":[0.0032772012,0.0006231415,0.0010063766,0.0016810049,0.0009417685,0.0018197465,0.0015944033,0.0015573752,0.0035868662],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022246213,0.000118189644,0.0005007986,0.00023882333,0.000063025225,0.00017150077,0.00009605013,0.24351257,0.009057708,0.03948789,0.018721951,0.687809],"study_design_scores_gemma":[0.00014292946,0.00012378908,0.00016172542,0.00003231459,0.000035949757,0.00024833664,0.000026741542,0.93525,0.004815422,0.04579163,0.013345356,0.000025821042],"about_ca_topic_score_codex":0.0021471994,"about_ca_topic_score_gemma":0.0022974287,"teacher_disagreement_score":0.012161082,"about_ca_system_score_codex":0.00080979295,"about_ca_system_score_gemma":0.0014439547,"threshold_uncertainty_score":0.040682852},"labels":[],"label_agreement":null},{"id":"W1505105576","doi":"10.1109/iolts.2015.7229856","title":"Mining simulation metrics for failure triage in regression testing","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Bottleneck; Debugging; Cluster analysis; Regression testing; Root cause; Triage; Data mining; Reliability engineering; Machine learning; Engineering; Embedded system; Software; Programming language","score_opus":0.1916625425581596,"score_gpt":0.33845617609016776,"score_spread":0.14679363353200817,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1505105576","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10636549,0.00035721823,0.8898501,0.00016833533,0.00001529811,0.00014173756,0.0005617468,0.001974965,0.000564985],"genre_scores_gemma":[0.7419148,0.00016434718,0.25502312,0.000050099734,0.00002000055,0.00026281393,0.002076013,0.00016693224,0.0003218989],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99752325,0.00087247597,0.00028732183,0.00037995286,0.00078947714,0.0001475183],"domain_scores_gemma":[0.9904174,0.005475791,0.0015831041,0.00083170243,0.0014497181,0.00024220266],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0023913158,0.0015263392,0.0013346246,0.005815955,0.000489452,0.0011183923,0.0012962631,0.0008156699,0.00075701985],"category_scores_gemma":[0.01709961,0.00043262608,0.0008846438,0.0024109706,0.0006583742,0.0014190564,0.0010542007,0.0007103548,0.0003721767],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022100432,0.0002728334,0.055523198,0.00028256507,0.0001448789,0.00021924409,0.00024014823,0.6894706,0.0131533705,0.0074199256,0.0017475741,0.23130472],"study_design_scores_gemma":[0.000006772895,0.00004559672,0.0021276297,0.000010408908,0.00000982906,0.00004482487,0.0000292974,0.99003965,0.0033393605,0.003959163,0.00037831612,0.000009177502],"about_ca_topic_score_codex":0.0028307254,"about_ca_topic_score_gemma":0.0044768876,"teacher_disagreement_score":0.005815955,"about_ca_system_score_codex":0.0011101707,"about_ca_system_score_gemma":0.0013406518,"threshold_uncertainty_score":0.0126466155},"labels":[],"label_agreement":null},{"id":"W1505584864","doi":"10.1109/test.1999.805641","title":"A DFT technique for high performance circuit testing","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Implementation; Task (project management); Electronic circuit; Computer architecture; Electronic engineering; Embedded system; Electrical engineering; Engineering; Systems engineering; Software engineering","score_opus":0.04433670660453033,"score_gpt":0.2352380754229349,"score_spread":0.19090136881840458,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1505584864","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0043761777,0.0006321116,0.9866245,0.00017091862,0.00013887862,0.00005066008,0.00003734215,0.0006875823,0.0072819428],"genre_scores_gemma":[0.33483768,0.001752636,0.6476655,0.00060431665,0.00035427403,0.00025007446,0.00023098948,0.00017532617,0.01412925],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99943405,0.000101166246,0.000027477172,0.00006430897,0.00032808323,0.000044782224],"domain_scores_gemma":[0.99946004,0.00021812896,0.000044606924,0.00015648344,0.000098747674,0.000022013483],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003247998,0.0005200112,0.00034312136,0.0009342199,0.00044702747,0.0005897684,0.00073808525,0.0006963056,0.0045674294],"category_scores_gemma":[0.0012988212,0.00020435778,0.000348751,0.0007121704,0.0009509198,0.0010044756,0.00071230717,0.0010098765,0.0017565055],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013131885,0.00009809745,0.0005414963,0.00026522696,0.000025509667,0.0006815673,0.00017169303,0.00918311,0.21848585,0.2430926,0.005080217,0.5222433],"study_design_scores_gemma":[0.000113483635,0.0009427016,0.0014322771,0.0002503613,0.000094830335,0.008285247,0.00014501951,0.2622322,0.36504477,0.22435813,0.13698417,0.000116738796],"about_ca_topic_score_codex":0.00040814542,"about_ca_topic_score_gemma":0.00047767305,"teacher_disagreement_score":0.0045674294,"about_ca_system_score_codex":0.00034040937,"about_ca_system_score_gemma":0.00040863402,"threshold_uncertainty_score":0.0152795315},"labels":[],"label_agreement":null},{"id":"W1506168292","doi":"10.1023/a:1016125907861","title":"Linear Models of Circuits Based on the Multivalued Components","year":2002,"lang":"en","type":"article","venue":"Automation and Remote Control","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Electronic circuit; Mathematics; Very-large-scale integration; Linearization; Algebraic number; Circuit diagram; Planar; Diagram; Computer science; Algorithm; Arithmetic; Nonlinear system; Electronic engineering; Engineering; Mathematical analysis; Electrical engineering; Embedded system","score_opus":0.0441986689814488,"score_gpt":0.23127125482341251,"score_spread":0.1870725858419637,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1506168292","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039332967,0.0011202506,0.9403281,0.00031035603,0.0001298176,0.000049769274,0.00020275879,0.00044267927,0.018083267],"genre_scores_gemma":[0.9488363,0.0011638856,0.03117702,0.00014188403,0.00012666812,0.00015370728,0.00023757093,0.000068388916,0.018094443],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9996369,0.00009336513,0.000017329052,0.000074485106,0.00012757558,0.000050297975],"domain_scores_gemma":[0.9995752,0.00021985879,0.00007269157,0.00003615908,0.00008196014,0.000014152943],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037165763,0.0009239193,0.0006389195,0.0005555019,0.0002595383,0.0019027955,0.0015776153,0.0010277163,0.004080449],"category_scores_gemma":[0.0013764618,0.00040480492,0.0006111352,0.0005478969,0.001240005,0.0013519085,0.00045667074,0.0013215225,0.00081038463],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008372843,0.00005549618,0.00042731708,0.00016331469,0.00007767,0.00014294259,0.00028589676,0.38194945,0.011643578,0.58730817,0.0010921179,0.016770251],"study_design_scores_gemma":[0.000027876466,0.00008705271,0.00021127186,0.00002022499,0.000044986966,0.00007288476,0.000042911877,0.81839633,0.0025992757,0.17494337,0.003531712,0.00002210362],"about_ca_topic_score_codex":0.0024263102,"about_ca_topic_score_gemma":0.0020168342,"teacher_disagreement_score":0.004080449,"about_ca_system_score_codex":0.0008354847,"about_ca_system_score_gemma":0.00047488193,"threshold_uncertainty_score":0.013650417},"labels":[],"label_agreement":null},{"id":"W1506429504","doi":"10.1109/test.1995.529814","title":"Synthesized transparent BIST for detecting scrambled pattern-sensitive faults in RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Built-in self-test; Aliasing; Signature (topology); Computer science; VHDL; Linear feedback shift register; Fault coverage; Scheme (mathematics); Fault (geology); Embedded system; Shift register; Computer hardware; Electronic circuit; Parallel computing; Field-programmable gate array; Engineering; Chip; Mathematics; Artificial intelligence","score_opus":0.06674458028199143,"score_gpt":0.25782704760150976,"score_spread":0.19108246731951833,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1506429504","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3651314,0.00058798754,0.6228297,0.0001362579,0.00014666797,0.00012938527,0.00017047123,0.004510207,0.0063579194],"genre_scores_gemma":[0.8330162,0.0001686379,0.163055,0.00009506657,0.000025893247,0.000070088936,0.00022036707,0.00018247569,0.0031662683],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996971,0.000058925725,0.000018725994,0.000041437448,0.00015335945,0.000030457324],"domain_scores_gemma":[0.9995245,0.00015523602,0.00011736439,0.00011125505,0.00007115456,0.000020600126],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017968638,0.0002836591,0.00023158129,0.00038000787,0.00010886328,0.0002890509,0.00048469153,0.0002786102,0.0010586648],"category_scores_gemma":[0.0009463879,0.00014255875,0.0002052103,0.00013276287,0.00024347533,0.0004085711,0.0002547345,0.00027346474,0.00030257765],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043124577,0.000065685206,0.00076922384,0.00018066111,0.000019641902,0.00041378278,0.00014165723,0.014950211,0.8747424,0.013886218,0.00070231495,0.093697056],"study_design_scores_gemma":[0.0000643533,0.00055577495,0.00085378677,0.00002208717,0.000035695273,0.00045580106,0.000019532352,0.14168116,0.84644896,0.0029006165,0.0069362707,0.000025878453],"about_ca_topic_score_codex":0.00016429492,"about_ca_topic_score_gemma":0.00035297862,"teacher_disagreement_score":0.0010586648,"about_ca_system_score_codex":0.00022406786,"about_ca_system_score_gemma":0.00015467101,"threshold_uncertainty_score":0.0035415888},"labels":[],"label_agreement":null},{"id":"W1507315511","doi":"10.1109/iscas.1988.15017","title":"Fault modeling for MOS digital circuits using current limited switch","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"NMOS logic; Electronic circuit; CMOS; Computer science; Digital electronics; Fault (geology); Node (physics); Fault model; Electronic engineering; Integrated circuit; Transistor; Electrical engineering; Engineering; Voltage","score_opus":0.09462728082113804,"score_gpt":0.2935666337735862,"score_spread":0.1989393529524482,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1507315511","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09195232,0.0008859376,0.8905889,0.0003774136,0.000100165766,0.00011619233,0.00062643026,0.0020715252,0.013281242],"genre_scores_gemma":[0.91882485,0.0010623395,0.06589397,0.00013287851,0.00006129325,0.00016285617,0.00054316956,0.0001763678,0.013142284],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998665,0.000024810199,0.000008047735,0.000019096471,0.000066903005,0.000014635155],"domain_scores_gemma":[0.9998429,0.000060684655,0.000020200217,0.000031830237,0.000034498422,0.000009988176],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015852523,0.00048066594,0.0003527946,0.00048529552,0.0003637038,0.00057497,0.00088711915,0.00074922654,0.003604036],"category_scores_gemma":[0.0005158357,0.00017132028,0.0005829486,0.0003590887,0.00034286873,0.0010412475,0.00026933453,0.0004977842,0.0004252558],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006078292,0.000041174528,0.00040873414,0.00006197005,0.000016413762,0.0001393659,0.00006549888,0.93415713,0.017491864,0.03306441,0.0010902128,0.013402509],"study_design_scores_gemma":[0.000006294069,0.00003766403,0.000090333735,0.0000050413864,0.0000072310727,0.00004550816,0.0000060214993,0.9897502,0.0028834548,0.005167433,0.001995953,0.0000049209125],"about_ca_topic_score_codex":0.0040475507,"about_ca_topic_score_gemma":0.0027318436,"teacher_disagreement_score":0.0040475507,"about_ca_system_score_codex":0.0008973915,"about_ca_system_score_gemma":0.00043892,"threshold_uncertainty_score":0.012056649},"labels":[],"label_agreement":null},{"id":"W1509351742","doi":"10.1109/test.2003.1270889","title":"On reducing wrapper boundary register cells in modular soc testing","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Modular design; Computer science; Register (sociolinguistics); Embedded system; Operating system","score_opus":0.03025170467074895,"score_gpt":0.23533443996014922,"score_spread":0.20508273528940027,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1509351742","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18961546,0.00059392897,0.7974884,0.0004430393,0.00008385828,0.00016821113,0.00011465184,0.002120234,0.009372258],"genre_scores_gemma":[0.7187695,0.00030272664,0.27372134,0.00041609275,0.000058469366,0.00014599685,0.00030922832,0.00034558488,0.0059310123],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99871206,0.00044028394,0.00005283228,0.00012107463,0.0004761953,0.00019751841],"domain_scores_gemma":[0.9953061,0.0030550335,0.00032327508,0.0008692525,0.0003640164,0.00008228885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007723969,0.00085789984,0.0007778121,0.000692853,0.00047282694,0.00069927354,0.0015190605,0.0006611717,0.0046587214],"category_scores_gemma":[0.0060714013,0.0002967768,0.00070187065,0.0007449445,0.0008821599,0.0022358904,0.0016831236,0.0010222796,0.00085041457],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012522057,0.00034136022,0.002996041,0.0003600284,0.000092922084,0.00045312033,0.00032634914,0.2281453,0.096062444,0.063486524,0.005029209,0.60145456],"study_design_scores_gemma":[0.00012151494,0.001047367,0.001274657,0.00008149635,0.0001442035,0.00044343292,0.00019943515,0.7707743,0.1066766,0.1126108,0.006580855,0.000045271307],"about_ca_topic_score_codex":0.0014767239,"about_ca_topic_score_gemma":0.0026871366,"teacher_disagreement_score":0.0046587214,"about_ca_system_score_codex":0.00047913712,"about_ca_system_score_gemma":0.00068028783,"threshold_uncertainty_score":0.015585005},"labels":[],"label_agreement":null},{"id":"W1512470403","doi":"10.1109/ccece.1993.332358","title":"A variable rate constraint length K=5 Viterbi decoder for 12 Mb/s","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Viterbi decoder; Decoding methods; Viterbi algorithm; Convolutional code; Soft-decision decoder; Node (physics); Sequential decoding; Overhead (engineering); Parallel computing; Algorithm; Computer hardware; Block code; Engineering","score_opus":0.04391040894284493,"score_gpt":0.2296437023216273,"score_spread":0.1857332933787824,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1512470403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02328586,0.0015161724,0.9356637,0.00061527296,0.00025176187,0.0003180517,0.0010151108,0.012186135,0.025147924],"genre_scores_gemma":[0.2876611,0.0009918537,0.66455513,0.0006234525,0.00013023049,0.00024264671,0.0021633406,0.00082116004,0.042811092],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997813,0.000035879642,0.00001545242,0.000030323235,0.00010311615,0.000033889813],"domain_scores_gemma":[0.9997925,0.00006550517,0.000021923579,0.000042350912,0.0000666187,0.000011060271],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025187916,0.00045697624,0.00034429622,0.00041454486,0.00034064637,0.0008584289,0.0011019291,0.0010748242,0.009508032],"category_scores_gemma":[0.0006363249,0.0003394314,0.00025769247,0.00040386213,0.00028397134,0.00093644473,0.000269408,0.0005305012,0.0061966623],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005031966,0.00021045182,0.0019680888,0.00060017157,0.00012949521,0.00086739345,0.00024340236,0.050223798,0.2285519,0.066977985,0.0389506,0.6107735],"study_design_scores_gemma":[0.00012129512,0.0007630209,0.0017331652,0.000092208895,0.00008599176,0.0020777427,0.000035751582,0.44116765,0.35097775,0.010288066,0.1925273,0.00013006465],"about_ca_topic_score_codex":0.0019851632,"about_ca_topic_score_gemma":0.005239349,"teacher_disagreement_score":0.009508032,"about_ca_system_score_codex":0.0006513353,"about_ca_system_score_gemma":0.000797491,"threshold_uncertainty_score":0.0318076},"labels":[],"label_agreement":null},{"id":"W1513480204","doi":"10.1109/iscas.1998.704254","title":"A design-for-testability technique for detecting delay faults in logic circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Testability; Computer science; Overhead (engineering); Fault detection and isolation; Node (physics); Fault (geology); Stuck-at fault; Logic gate; Design for testing; Electronic engineering; Electronic circuit; Automatic test pattern generation; Engineering; Algorithm; Reliability engineering; Electrical engineering","score_opus":0.09349032429759559,"score_gpt":0.2784484553709442,"score_spread":0.18495813107334863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1513480204","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02479938,0.00032996177,0.97193986,0.0001579616,0.000028027387,0.0001420487,0.000037314952,0.0013140207,0.0012513918],"genre_scores_gemma":[0.47584713,0.00041734765,0.52158093,0.00021333054,0.000058026617,0.00034290503,0.00018695975,0.00021312882,0.0011402286],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999065,0.00038507517,0.00005276775,0.00008079339,0.00033835752,0.00007807237],"domain_scores_gemma":[0.99689806,0.0020362108,0.00037905134,0.00047083094,0.00017778492,0.00003805213],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010101718,0.0011174163,0.00042315383,0.00088446983,0.00032777735,0.0004354865,0.00089501764,0.0007597531,0.0016682746],"category_scores_gemma":[0.0056664757,0.00034881372,0.00072919024,0.00043747138,0.0007492144,0.0010862651,0.00048272184,0.0008863102,0.0002822272],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000615149,0.00033584452,0.004623935,0.0009198512,0.00021336628,0.0008306978,0.000349764,0.16688967,0.22397411,0.060881373,0.0023934357,0.5379728],"study_design_scores_gemma":[0.00029019147,0.0023450798,0.0017740453,0.0001424136,0.00024699097,0.002592359,0.000038164104,0.77639616,0.16340631,0.036712445,0.015986357,0.0000695444],"about_ca_topic_score_codex":0.00058318174,"about_ca_topic_score_gemma":0.0006568744,"teacher_disagreement_score":0.0016682746,"about_ca_system_score_codex":0.00046527915,"about_ca_system_score_gemma":0.0005592624,"threshold_uncertainty_score":0.0055809617},"labels":[],"label_agreement":null},{"id":"W1516448540","doi":"10.1109/iscas.2004.1329363","title":"Mixed RL-Huffman encoding for power reduction and data compression in scan test","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Sierra Wireless (Canada)","funders":"National Science Foundation","keywords":"Huffman coding; Encoding (memory); Reduction (mathematics); Test compression; Compression ratio; Computer science; Data compression; Scan chain; Power (physics); Test set; Test data; Compression (physics); Volume (thermodynamics); Set (abstract data type); Computer hardware; Algorithm; Parallel computing; Automatic test pattern generation; Electronic circuit; Integrated circuit; Engineering; Artificial intelligence; Mathematics; Materials science; Electrical engineering","score_opus":0.07908496268514328,"score_gpt":0.29728383296492955,"score_spread":0.21819887027978627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1516448540","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08858745,0.0014802086,0.9031511,0.0002492643,0.000058477755,0.00007859068,0.00008144331,0.00176776,0.0045457347],"genre_scores_gemma":[0.6332445,0.00059221196,0.3606301,0.00023006479,0.000108987835,0.00013401872,0.000279994,0.00019966064,0.0045804554],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994203,0.00018766828,0.00003558102,0.000052778163,0.0002569063,0.000046748293],"domain_scores_gemma":[0.9989261,0.0005874189,0.000112504466,0.00018163059,0.0001732196,0.000019056562],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005320588,0.0004893137,0.00027224078,0.0006805067,0.00018854164,0.0004964307,0.00064632617,0.000340074,0.0017899565],"category_scores_gemma":[0.002155815,0.00018296349,0.0002314323,0.0006853535,0.0003441738,0.0009091322,0.0003058722,0.00044386447,0.00053784996],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007801901,0.00014894521,0.0013451915,0.00028598311,0.00005914672,0.00031042492,0.00013893498,0.041792303,0.19346675,0.032761395,0.0018816332,0.727029],"study_design_scores_gemma":[0.000081850405,0.0010439929,0.0010775395,0.00008391347,0.000094907846,0.0011106306,0.0000506277,0.5339749,0.44317442,0.009672447,0.009591667,0.00004321143],"about_ca_topic_score_codex":0.0004987476,"about_ca_topic_score_gemma":0.00086364243,"teacher_disagreement_score":0.0017899565,"about_ca_system_score_codex":0.00038968632,"about_ca_system_score_gemma":0.00031194833,"threshold_uncertainty_score":0.005988002},"labels":[],"label_agreement":null},{"id":"W1517070466","doi":"10.1109/iscas.1995.519922","title":"On using partial reset for pseudo-random testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Reset (finance); Benchmark (surveying); Computer science; Sequential logic; Electronic circuit; Testability; Set (abstract data type); Algorithm; Random testing; Logic gate; Mathematics; Test case; Engineering; Electrical engineering; Statistics","score_opus":0.1502023733840097,"score_gpt":0.29158856398040384,"score_spread":0.14138619059639412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1517070466","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.057980843,0.0027663223,0.9229337,0.0008646856,0.000116486386,0.00012581269,0.00006239671,0.0021944393,0.012955369],"genre_scores_gemma":[0.6945028,0.0015655479,0.29744905,0.0007579807,0.00021611412,0.00028309398,0.00017540286,0.00030407688,0.0047459966],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99850607,0.0006809443,0.000058201018,0.00017931452,0.0004888817,0.00008668132],"domain_scores_gemma":[0.99743843,0.0014183008,0.00016773834,0.00069979817,0.00022668867,0.000048998547],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012038684,0.0006842098,0.0005318814,0.00084232085,0.0002943686,0.0007832204,0.0008752279,0.00044581274,0.0031162507],"category_scores_gemma":[0.0041983887,0.00019493113,0.000370643,0.0005648844,0.0012908691,0.0018536522,0.000890368,0.0006188659,0.0005827064],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006333788,0.00008941136,0.0020741762,0.0004979352,0.00007443774,0.00056259305,0.0002366696,0.048024174,0.08963388,0.26396897,0.003062722,0.5911417],"study_design_scores_gemma":[0.00033415077,0.0025557643,0.002326319,0.00023130167,0.00022766358,0.002872145,0.00009650479,0.5392679,0.17760362,0.21010514,0.064225465,0.00015400507],"about_ca_topic_score_codex":0.00022701436,"about_ca_topic_score_gemma":0.00041627002,"teacher_disagreement_score":0.0031162507,"about_ca_system_score_codex":0.00032977838,"about_ca_system_score_gemma":0.00028501562,"threshold_uncertainty_score":0.010424912},"labels":[],"label_agreement":null},{"id":"W1527949748","doi":"10.1109/icecs.2002.1045417","title":"Application-specific low-voltage current amplifier for system-on-chip I/sub DDQ/ test","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Amplifier; Electrical engineering; Direct-coupled amplifier; Operational transconductance amplifier; Current-feedback operational amplifier; Linearity; CMOS; Electronic engineering; Linear amplifier; Operational amplifier; Chip; Engineering; RF power amplifier","score_opus":0.026939656058206113,"score_gpt":0.24795283743908678,"score_spread":0.22101318138088066,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1527949748","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056012608,0.0010659818,0.9232088,0.000405663,0.00018370703,0.00018549888,0.00012011034,0.00495691,0.013860748],"genre_scores_gemma":[0.7819118,0.00048307364,0.20860536,0.00048293037,0.00021105938,0.00013996466,0.00023843424,0.000154705,0.007772676],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996878,0.00006190796,0.000021331152,0.00006298808,0.00012870111,0.00003732867],"domain_scores_gemma":[0.99963236,0.000058302576,0.000048080114,0.000047071804,0.00018764887,0.00002657402],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015370492,0.00045072808,0.0002615716,0.00035218973,0.00023228429,0.0004943341,0.0013070586,0.00053092634,0.0035230503],"category_scores_gemma":[0.00043857936,0.00016036407,0.00021088125,0.00026774945,0.00026416255,0.00072810525,0.00027192716,0.00047050294,0.0015272822],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001581584,0.000062444466,0.0012995779,0.00030530666,0.000045348588,0.00029145204,0.00011494281,0.0030947165,0.8226353,0.008937325,0.003260314,0.15979515],"study_design_scores_gemma":[0.000069749076,0.0023440456,0.0033487077,0.000056059973,0.00019872106,0.006672752,0.000105191975,0.102846414,0.8069359,0.004495214,0.07286605,0.000061169696],"about_ca_topic_score_codex":0.00017812772,"about_ca_topic_score_gemma":0.00038202305,"teacher_disagreement_score":0.0035230503,"about_ca_system_score_codex":0.0002314056,"about_ca_system_score_gemma":0.00021679237,"threshold_uncertainty_score":0.011785805},"labels":[],"label_agreement":null},{"id":"W1528540048","doi":"10.1109/ccece.1995.528155","title":"The application of neural networks to high speed interconnect simulation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Speedup; Computer science; Interconnection; Very-large-scale integration; Signal integrity; CAD; Simple (philosophy); Artificial neural network; Computer architecture; SIGNAL (programming language); Electronic engineering; Parallel computing; Computer engineering; Embedded system; Engineering; Artificial intelligence; Engineering drawing; Telecommunications","score_opus":0.025699494301253924,"score_gpt":0.24873811279437644,"score_spread":0.2230386184931225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1528540048","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053900544,0.0011762372,0.931684,0.0006132786,0.00013035134,0.000032128777,0.00007024058,0.0009978636,0.011395396],"genre_scores_gemma":[0.794539,0.0016110286,0.19636606,0.00017206187,0.000090412235,0.00012471892,0.000107422486,0.00012530356,0.0068640034],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998197,0.00006688131,0.000007641383,0.000019670271,0.00007056459,0.00001564397],"domain_scores_gemma":[0.9995407,0.00030600847,0.000026964091,0.00003792815,0.000070239184,0.000018347539],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003665291,0.00036211233,0.0002752324,0.00033463538,0.00034192536,0.00064808293,0.00051223155,0.0006686287,0.0016814867],"category_scores_gemma":[0.0021701078,0.0002793358,0.00025583856,0.0004419528,0.0003923003,0.0007572569,0.000495187,0.0006872634,0.0003188468],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020975602,0.000010878761,0.00044839774,0.000027386604,0.000019332496,0.00006008674,0.000018439965,0.9535785,0.002380689,0.012398855,0.00043231127,0.03060421],"study_design_scores_gemma":[0.0000013340157,0.000004442387,0.000050301387,0.0000021651106,0.0000017659695,0.000008104045,0.0000015990884,0.9957606,0.00041831922,0.0032441188,0.00050561555,0.0000016183901],"about_ca_topic_score_codex":0.0057619945,"about_ca_topic_score_gemma":0.004568828,"teacher_disagreement_score":0.0057619945,"about_ca_system_score_codex":0.0006491696,"about_ca_system_score_gemma":0.00041914635,"threshold_uncertainty_score":0.011456907},"labels":[],"label_agreement":null},{"id":"W1531051146","doi":"10.1023/a:1012755219655","title":"Reducing Test Time in the High-Volume Production of Analog Circuits using Efficient Test-Vector Generation and Interpolation Techniques","year":2001,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"D-Wave Systems (Canada)","funders":"","keywords":"Transfer function; Algorithm; Function (biology); Set (abstract data type); Interpolation (computer graphics); Computer science; Fault (geology); Test set; Automatic test pattern generation; Transfer (computing); Mathematics; Engineering; Electronic circuit; Artificial intelligence","score_opus":0.024767836864387667,"score_gpt":0.24828090061623573,"score_spread":0.22351306375184807,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1531051146","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21980904,0.0009428109,0.77286065,0.00026454977,0.000039570492,0.00008692604,0.000100239966,0.0031403436,0.002755857],"genre_scores_gemma":[0.7054409,0.00028359587,0.2921777,0.000071750444,0.000033249777,0.00006058472,0.00027254235,0.00016285123,0.0014969016],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993198,0.00022418231,0.00002948624,0.000053681153,0.0003167694,0.000056078137],"domain_scores_gemma":[0.9963134,0.002686942,0.00032321364,0.00027556272,0.00033988993,0.00006102946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006126118,0.0005294381,0.00040413285,0.00096031494,0.00028020056,0.0004680411,0.0009645921,0.00033714672,0.0020667217],"category_scores_gemma":[0.0031106847,0.00022370668,0.00028488546,0.000936211,0.0003450908,0.0010697652,0.0003909119,0.0006276745,0.0003438942],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013937124,0.00030675903,0.0043851277,0.00032759114,0.000050179937,0.00028053112,0.00018046086,0.11560287,0.15568452,0.011326281,0.0024366388,0.70802534],"study_design_scores_gemma":[0.00022907807,0.0018627914,0.004331239,0.000042830303,0.00009257895,0.00066573813,0.00007419026,0.7853801,0.19161531,0.011045723,0.00462003,0.000040427123],"about_ca_topic_score_codex":0.0012594908,"about_ca_topic_score_gemma":0.0023564962,"teacher_disagreement_score":0.0020667217,"about_ca_system_score_codex":0.0004508316,"about_ca_system_score_gemma":0.0007253941,"threshold_uncertainty_score":0.0069139004},"labels":[],"label_agreement":null},{"id":"W1538299900","doi":"10.1109/vtest.2003.1197666","title":"An embedded autonomous scan-based results analyzer (EARA) for SoC cores","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Embedded system; System on a chip; Spectrum analyzer; Test data; Chip; Computer hardware; Software engineering","score_opus":0.030999498726332068,"score_gpt":0.2843963543246206,"score_spread":0.25339685559828856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1538299900","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26051286,0.00033394786,0.7223839,0.00016649492,0.00009110944,0.000225654,0.00019736004,0.010613651,0.0054749246],"genre_scores_gemma":[0.83608377,0.00005777249,0.16116911,0.0001310541,0.000033852553,0.00008137629,0.00012434974,0.0001921314,0.0021265598],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992036,0.00020131136,0.000060715705,0.00013873941,0.00032595356,0.00006971328],"domain_scores_gemma":[0.99751556,0.001028735,0.0003378431,0.0005200913,0.0004995522,0.000098276425],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000756311,0.00037566756,0.0003291486,0.0005509812,0.00019317283,0.00081025565,0.0010482116,0.0003204571,0.002732488],"category_scores_gemma":[0.0021216301,0.00024539148,0.00024614506,0.00020751079,0.0003835034,0.001226445,0.0005271979,0.00039772672,0.00053083675],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017608373,0.0003023879,0.01143288,0.0004403143,0.00011356809,0.00081919273,0.0002524161,0.0210355,0.5283201,0.017862458,0.0043118782,0.41334853],"study_design_scores_gemma":[0.00021267637,0.001898721,0.004943162,0.000044854023,0.00015553104,0.0017322213,0.00006929645,0.44872352,0.5223882,0.00540068,0.014356434,0.00007462596],"about_ca_topic_score_codex":0.00040827502,"about_ca_topic_score_gemma":0.00079081603,"teacher_disagreement_score":0.002732488,"about_ca_system_score_codex":0.0003194697,"about_ca_system_score_gemma":0.00053984125,"threshold_uncertainty_score":0.0091410875},"labels":[],"label_agreement":null},{"id":"W1546528726","doi":"10.1109/mwscas.1994.519226","title":"Modified dynamic space compression for built-in self-testing of VLSI circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; University of Ottawa","funders":"","keywords":"Combinational logic; Computer science; Very-large-scale integration; Test compression; Electronic circuit; Compression (physics); Digital electronics; Built-in self-test; Fault coverage; Automatic test pattern generation; Algorithm; Signature (topology); Data compression; Logic gate; Electronic engineering; Mathematics; Embedded system; Engineering; Electrical engineering","score_opus":0.05406268838393361,"score_gpt":0.26328862582715096,"score_spread":0.20922593744321735,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1546528726","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14676777,0.0010066717,0.8497234,0.0001506161,0.000045757934,0.00008757036,0.000066562985,0.0006834829,0.001468132],"genre_scores_gemma":[0.76813346,0.0003694833,0.22968669,0.00008140805,0.00007911723,0.00010367995,0.00018464486,0.00008029772,0.0012812623],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999549,0.00009375522,0.000023523067,0.000042579744,0.000264406,0.00002684567],"domain_scores_gemma":[0.9991165,0.0004285349,0.000106020074,0.0002212347,0.000104851584,0.000022945182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025284087,0.00042648363,0.00031552443,0.00062910496,0.00021968572,0.00031327966,0.00062006584,0.0002731932,0.00095485355],"category_scores_gemma":[0.00153085,0.0001231179,0.0002760597,0.00054582657,0.0005086688,0.00075958984,0.00041244863,0.00031335314,0.00014764097],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045511074,0.000086089036,0.0017132862,0.00026272968,0.00006914249,0.00045278962,0.00019070691,0.08973804,0.21491571,0.034655504,0.0010229689,0.65643793],"study_design_scores_gemma":[0.00009999044,0.0009824273,0.0022663085,0.000039089813,0.00005674093,0.0019839522,0.000051820167,0.6858292,0.26702696,0.03215954,0.009447128,0.000056833484],"about_ca_topic_score_codex":0.0002373477,"about_ca_topic_score_gemma":0.00033058325,"teacher_disagreement_score":0.00095485355,"about_ca_system_score_codex":0.00026610747,"about_ca_system_score_gemma":0.00019041532,"threshold_uncertainty_score":0.0031943321},"labels":[],"label_agreement":null},{"id":"W1547126889","doi":"10.1007/3-540-36385-8_24","title":"Design of Aliasing Free Space Compressor in BIST with Maximal Compaction Ratio Using Concepts of Strong and Weak Compatibilities of Response Data Outputs and Generalized Sequence Mergeability","year":2002,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Aliasing; Computer science; Algorithm; Overhead (engineering); Sequence (biology); Telecommunications","score_opus":0.12102526001238031,"score_gpt":0.30694688600764797,"score_spread":0.18592162599526765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1547126889","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10973919,0.0007505016,0.87995994,0.00022110798,0.00006593737,0.00021145224,0.00016339996,0.0019672324,0.006921185],"genre_scores_gemma":[0.80687356,0.0002672279,0.18962577,0.00021414411,0.00006191412,0.0001525082,0.00017675864,0.000076387405,0.002551658],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998454,0.00002439603,0.000011672547,0.000046325207,0.000044198972,0.000027960958],"domain_scores_gemma":[0.9997651,0.0000731586,0.00006595601,0.000027559347,0.000054402324,0.000013983989],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019288203,0.00057208125,0.00043774545,0.00040075544,0.00029223834,0.0005081064,0.00083497015,0.0004251761,0.0017526661],"category_scores_gemma":[0.00031738984,0.00021191446,0.00027045907,0.00041042085,0.0002325575,0.00050058437,0.00030418058,0.00025669226,0.00025396576],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007126909,0.00013232668,0.0009908661,0.00048831874,0.0001363761,0.00033513486,0.00014854652,0.030109057,0.70047605,0.041228686,0.001773775,0.22346818],"study_design_scores_gemma":[0.00027651986,0.001995154,0.0017039184,0.00006952961,0.00030383683,0.001233019,0.000057994188,0.32336566,0.64373237,0.014430573,0.012771338,0.000060092232],"about_ca_topic_score_codex":0.00033816652,"about_ca_topic_score_gemma":0.00085140613,"teacher_disagreement_score":0.0017526661,"about_ca_system_score_codex":0.00034767116,"about_ca_system_score_gemma":0.0004023989,"threshold_uncertainty_score":0.005863309},"labels":[],"label_agreement":null},{"id":"W1549451578","doi":"10.1109/mwscas.2002.1187181","title":"Substrate coupling fault testing in system-on-a-chip digital circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Substrate coupling; Coupling (piping); Digital electronics; Substrate (aquarium); Electronic circuit; Chip; Electronic engineering; System on a chip; Computer science; Materials science; Engineering; Embedded system; Electrical engineering; Nanotechnology; Telecommunications; Layer (electronics)","score_opus":0.040302096082646975,"score_gpt":0.23441186779694148,"score_spread":0.1941097717142945,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1549451578","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.73247117,0.00065264886,0.2646804,0.0001130666,0.000019131498,0.000045789155,0.000023993322,0.0006336364,0.001360213],"genre_scores_gemma":[0.9803725,0.00010110933,0.019198827,0.000027377671,0.00000611291,0.000009213184,0.000028374923,0.000014324634,0.00024214192],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992618,0.00031306705,0.00003234884,0.000073642295,0.00026283585,0.00005627095],"domain_scores_gemma":[0.99889237,0.000609724,0.00015687272,0.00016788131,0.000132412,0.00004077229],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047530647,0.0004132515,0.00035753584,0.00063413964,0.00025473328,0.0004399673,0.0005041778,0.00041376057,0.0003277461],"category_scores_gemma":[0.0018507377,0.00020047779,0.00017814896,0.000497718,0.000590517,0.000730123,0.00038452368,0.00023672168,0.00008795323],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00084109145,0.00034241044,0.033498097,0.0002762626,0.000092612034,0.0011753098,0.00038065726,0.3064396,0.3561725,0.015295354,0.0008462363,0.28463998],"study_design_scores_gemma":[0.000032476615,0.001368143,0.0042837383,0.0000166943,0.00003810915,0.00075758377,0.00010419043,0.8482491,0.13681172,0.007528311,0.0007923968,0.000017568927],"about_ca_topic_score_codex":0.0009678283,"about_ca_topic_score_gemma":0.001262743,"teacher_disagreement_score":0.0009678283,"about_ca_system_score_codex":0.00028381977,"about_ca_system_score_gemma":0.00029672502,"threshold_uncertainty_score":0.002513647},"labels":[],"label_agreement":null},{"id":"W1552098374","doi":"10.1109/vetec.1999.778276","title":"Accelerating wireless intelligent network standards through formal techniques","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Documentation; Computer science; Standardization; Harmonization; Formal methods; Software engineering; Wireless network; Software deployment; Wireless; Systems engineering; Telecommunications; Engineering","score_opus":0.03829963661520809,"score_gpt":0.2853733880897104,"score_spread":0.24707375147450233,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1552098374","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028124133,0.00029661637,0.9891623,0.0007588152,0.00006378026,0.00009374679,0.000020515832,0.0005097377,0.006282085],"genre_scores_gemma":[0.06240796,0.00130974,0.93178916,0.00016872036,0.00009325384,0.00023388026,0.00009024089,0.00018309898,0.0037240328],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99398625,0.0024181842,0.00048330994,0.00038330877,0.002401275,0.00032766414],"domain_scores_gemma":[0.9845375,0.009410518,0.0010862581,0.0024607496,0.0023491858,0.00015582656],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.010063159,0.0008503878,0.00036133593,0.0026067644,0.0015013167,0.003923299,0.0020652646,0.0011862348,0.0036573245],"category_scores_gemma":[0.02393585,0.00085789745,0.001534367,0.001263463,0.0056571397,0.0074522165,0.0031634218,0.0035644276,0.0008834865],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013392106,0.00003629218,0.00024361802,0.00015504558,0.000010152242,0.00010256325,0.00086428097,0.019933289,0.0020192428,0.9200782,0.001568899,0.05497499],"study_design_scores_gemma":[0.000051402203,0.00007999107,0.00016592437,0.00040414406,0.000042771244,0.00035411853,0.00043709582,0.14693804,0.01130352,0.7469227,0.093246244,0.000054108303],"about_ca_topic_score_codex":0.0033433135,"about_ca_topic_score_gemma":0.003309922,"teacher_disagreement_score":0.010063159,"about_ca_system_score_codex":0.0028804608,"about_ca_system_score_gemma":0.0037234735,"threshold_uncertainty_score":0.053219676},"labels":[],"label_agreement":null},{"id":"W1552973677","doi":"10.1109/test.2004.1387392","title":"Time/area tradeoffs in testing hierarchical SOCs with hard mega-cores","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Mega-; Reuse; Overhead (engineering); Computer science; Core (optical fiber); Constraint (computer-aided design); Embedded system; Engineering; Operating system; Telecommunications; Mechanical engineering","score_opus":0.03403482677320019,"score_gpt":0.22239029022677043,"score_spread":0.18835546345357024,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1552973677","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8760221,0.0012609826,0.11871551,0.0002743733,0.000012611942,0.00004200306,0.000047735026,0.0003465699,0.0032780769],"genre_scores_gemma":[0.9747936,0.00010578931,0.02460046,0.00003431808,0.000005801889,0.000019159175,0.000027417125,0.000032409047,0.000380995],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998495,0.00063661725,0.0000809121,0.00016311806,0.0004151014,0.00020930236],"domain_scores_gemma":[0.9881457,0.009519439,0.0008604965,0.00059771177,0.00056685327,0.00030986825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0023912338,0.0006071717,0.00035660417,0.00085443555,0.0002756476,0.00078646967,0.00101848,0.0005784925,0.0019517916],"category_scores_gemma":[0.009391051,0.00033627806,0.0002803117,0.00061554083,0.000554555,0.0018826904,0.00058514747,0.00044104207,0.00016904286],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0033385307,0.00024005026,0.015571008,0.00041147714,0.00012468071,0.0005911933,0.0003984117,0.6358517,0.13247235,0.021269355,0.00072866236,0.18900256],"study_design_scores_gemma":[0.0000879434,0.0007892294,0.0029481603,0.000017360504,0.00008087645,0.00028021802,0.00010623681,0.94522256,0.039202493,0.010761558,0.0004816406,0.00002171759],"about_ca_topic_score_codex":0.0010025215,"about_ca_topic_score_gemma":0.0024193136,"teacher_disagreement_score":0.0023912338,"about_ca_system_score_codex":0.00090140686,"about_ca_system_score_gemma":0.00054537406,"threshold_uncertainty_score":0.012646198},"labels":[],"label_agreement":null},{"id":"W1555935381","doi":"10.1023/a:1008365918776","title":"Diagnosis Method Using ΔIDDQ Probabilistic Signatures: Theory and Results","year":2000,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Robustness (evolution); Computer science; Engineering","score_opus":0.02693613044304337,"score_gpt":0.28762815525512364,"score_spread":0.26069202481208026,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1555935381","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010563246,0.00041103558,0.9847372,0.0004498656,0.000051764815,0.00004870285,0.0000731117,0.0005932571,0.003071819],"genre_scores_gemma":[0.64517444,0.00075373217,0.348144,0.00068352564,0.0002275996,0.00016590832,0.0002987062,0.00014552363,0.004406492],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967534,0.0006267369,0.00017608084,0.0005277487,0.0016803088,0.00023572241],"domain_scores_gemma":[0.9875144,0.009180404,0.0005460808,0.0013202188,0.0012015788,0.00023726313],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0023040944,0.0006274571,0.001089553,0.0023896655,0.0007486805,0.0019982366,0.0020960264,0.0013377934,0.00382927],"category_scores_gemma":[0.011644814,0.0004949008,0.0009132295,0.0014151677,0.0017680529,0.00395104,0.0025914342,0.0016540304,0.00055008056],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005558047,0.00025684826,0.0038390488,0.0005762614,0.00017821178,0.0002765001,0.00028988512,0.12611005,0.008428302,0.49102563,0.0055218805,0.36294165],"study_design_scores_gemma":[0.00006690982,0.00009644843,0.0003362232,0.000046286343,0.000065895416,0.00041776232,0.000045073084,0.7164351,0.006325993,0.27398202,0.0021415483,0.00004071967],"about_ca_topic_score_codex":0.0010320275,"about_ca_topic_score_gemma":0.0010700511,"teacher_disagreement_score":0.00382927,"about_ca_system_score_codex":0.0016631236,"about_ca_system_score_gemma":0.0019662282,"threshold_uncertainty_score":0.012810171},"labels":[],"label_agreement":null},{"id":"W1556455357","doi":"10.1109/iscas.1995.523847","title":"BDD FTEST: fast, backtrack-free test generator based on binary decision diagram representation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Binary decision diagram; Computer science; Automatic test pattern generation; Combinational logic; Algorithm; Generator (circuit theory); Test vector; Representation (politics); Electronic circuit; Sequential logic; Set (abstract data type); Binary number; Test set; Theoretical computer science; Mathematics; Logic gate; Arithmetic; Artificial intelligence; Programming language; Engineering","score_opus":0.035286320041685325,"score_gpt":0.25254657348413445,"score_spread":0.21726025344244912,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1556455357","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0074621295,0.00015653089,0.9866145,0.00007037357,0.00004014016,0.000066962086,0.00014874818,0.004097421,0.0013430442],"genre_scores_gemma":[0.23682715,0.00021070204,0.75890595,0.00016243469,0.00004211092,0.00020667144,0.00096413866,0.00036467903,0.0023161285],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992316,0.00017350158,0.00005446785,0.00012461576,0.00036139047,0.000054436285],"domain_scores_gemma":[0.9988438,0.000693483,0.000104679,0.0001172782,0.00021173609,0.000029021856],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00059998286,0.0007478715,0.00055604806,0.0012179938,0.0002737282,0.00059,0.0010901947,0.0005662312,0.0040147924],"category_scores_gemma":[0.0019744807,0.00033243306,0.00046650355,0.0006873643,0.0005465129,0.0009953248,0.0005258396,0.00078251807,0.0009130085],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00065175426,0.0001167867,0.00096400414,0.0004828774,0.0000634589,0.00026378923,0.000081056874,0.09013379,0.047712583,0.035633888,0.009002151,0.8148939],"study_design_scores_gemma":[0.0003685033,0.00061642105,0.00051565096,0.000060889077,0.00006693162,0.0006700696,0.000015164339,0.8796513,0.07055314,0.029389748,0.018033221,0.00005900704],"about_ca_topic_score_codex":0.001231047,"about_ca_topic_score_gemma":0.0012228754,"teacher_disagreement_score":0.0040147924,"about_ca_system_score_codex":0.00047386784,"about_ca_system_score_gemma":0.00070767367,"threshold_uncertainty_score":0.013430834},"labels":[],"label_agreement":null},{"id":"W1557772525","doi":"10.1109/pacrim.1999.799535","title":"VHDL signal analysis in VALET","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Victoria","funders":"","keywords":"VHDL; Reuse; Computer science; Software engineering; VHDL-AMS; Computer architecture; Productivity; Hardware description language; Systems engineering; Programming language; Embedded system; Engineering; Field-programmable gate array","score_opus":0.017253994775962553,"score_gpt":0.22888920307504895,"score_spread":0.21163520829908639,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1557772525","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003966855,0.000058671976,0.9846459,0.000039572402,0.000028743198,0.00004290872,0.0002559099,0.0065374626,0.004424015],"genre_scores_gemma":[0.1833186,0.00037300747,0.7954072,0.00029322188,0.000052774783,0.00023440286,0.0028801663,0.0032308607,0.014209839],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989386,0.000227295,0.00011936997,0.000115925744,0.0005140773,0.000084761414],"domain_scores_gemma":[0.9983487,0.0008379774,0.0001565674,0.000241603,0.0003862304,0.000028923938],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010659406,0.0006847003,0.00029967693,0.0018644931,0.00027881406,0.0015762557,0.0008712059,0.00042565286,0.011566826],"category_scores_gemma":[0.0033671549,0.00039675084,0.000551292,0.000739041,0.0005254927,0.0010544725,0.00070570246,0.0010992817,0.003160312],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00075626955,0.00016633623,0.0021672996,0.0009720251,0.00014166742,0.0011254154,0.00065940554,0.13095002,0.1260545,0.18674472,0.01570756,0.5345548],"study_design_scores_gemma":[0.0001598311,0.00032320074,0.0008748569,0.00023608739,0.00010229522,0.0009882452,0.00016853267,0.53263205,0.21653299,0.05680048,0.19109917,0.00008219174],"about_ca_topic_score_codex":0.0010950958,"about_ca_topic_score_gemma":0.0011208721,"teacher_disagreement_score":0.011566826,"about_ca_system_score_codex":0.0004959818,"about_ca_system_score_gemma":0.0007372452,"threshold_uncertainty_score":0.03869486},"labels":[],"label_agreement":null},{"id":"W1559578969","doi":"10.1109/vts.2002.1011157","title":"Speeding-up I/sub DDQ/ measurements","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Computer science","score_opus":0.09322124507992553,"score_gpt":0.25667936403084435,"score_spread":0.16345811895091883,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1559578969","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0796495,0.0010418011,0.9110888,0.0002690992,0.0003694476,0.00014253256,0.00010475451,0.0026083756,0.004725674],"genre_scores_gemma":[0.42989206,0.00070552516,0.5658201,0.00018111819,0.0001935308,0.00010561901,0.00012736171,0.00018068445,0.002793921],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986442,0.00022405916,0.00006231167,0.00016914018,0.00081196264,0.00008848727],"domain_scores_gemma":[0.9981034,0.0007750215,0.00024539747,0.00036116288,0.00044910487,0.000065955996],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008975095,0.0007871962,0.0006600092,0.00086253666,0.00039260692,0.0010300316,0.0013538181,0.0007240025,0.0020957612],"category_scores_gemma":[0.0029063674,0.0004191723,0.0003381404,0.00060075417,0.00067195506,0.0019247478,0.0009488084,0.0013468901,0.0010273306],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00053839636,0.0000730686,0.0020620318,0.00032574922,0.0000347382,0.00016673493,0.0003032841,0.002418589,0.78657335,0.009112235,0.0011181288,0.1972737],"study_design_scores_gemma":[0.00005825673,0.0007584937,0.0022147046,0.000025281579,0.0000622777,0.001234218,0.00010563609,0.06350283,0.91096854,0.0024254317,0.018577624,0.00006688039],"about_ca_topic_score_codex":0.00024418856,"about_ca_topic_score_gemma":0.00038619371,"teacher_disagreement_score":0.0020957612,"about_ca_system_score_codex":0.00034099063,"about_ca_system_score_gemma":0.00028864882,"threshold_uncertainty_score":0.0070109963},"labels":[],"label_agreement":null},{"id":"W1567688340","doi":"10.1109/iccad.1988.122500","title":"Aliasing probability of non-exhaustive randomized syndrome tests","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Aliasing; Signature (topology); Computer science; Class (philosophy); Completely randomized design; Algorithm; Mathematics; Artificial intelligence; Statistics","score_opus":0.020200986618459114,"score_gpt":0.24803844165368225,"score_spread":0.22783745503522312,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1567688340","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4149199,0.0013422195,0.56836116,0.00094937027,0.00005757499,0.00011780275,0.00042240735,0.0014456452,0.012383943],"genre_scores_gemma":[0.9842121,0.00023703372,0.013857453,0.00013600723,0.00004167662,0.000058763926,0.00021116644,0.000072273215,0.0011736634],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9895475,0.0035227148,0.00040753267,0.0010983893,0.004593463,0.00083032664],"domain_scores_gemma":[0.9057355,0.07242828,0.009209765,0.007766643,0.004097986,0.00076174573],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0064338185,0.00071747473,0.00089082954,0.001922545,0.00048551065,0.0015931868,0.0011535875,0.0018380361,0.0027645258],"category_scores_gemma":[0.06643779,0.00051240023,0.0005319009,0.0013451601,0.0018554009,0.002891823,0.00107617,0.0011626668,0.0004858926],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0029509836,0.00034898837,0.041675076,0.00047432433,0.00033073584,0.0022181675,0.00055540906,0.46158275,0.052229453,0.24605392,0.0031505479,0.18842964],"study_design_scores_gemma":[0.00009539585,0.0005597333,0.011773942,0.00009551319,0.00013608384,0.0025841373,0.000109323606,0.85553825,0.051221795,0.07634263,0.0014417662,0.00010149676],"about_ca_topic_score_codex":0.00071440404,"about_ca_topic_score_gemma":0.0007066551,"teacher_disagreement_score":0.0064338185,"about_ca_system_score_codex":0.0019354378,"about_ca_system_score_gemma":0.0010744112,"threshold_uncertainty_score":0.03402567},"labels":[],"label_agreement":null},{"id":"W1568583476","doi":"10.1109/iscas.2006.1693910","title":"Testable and self-repairable structured logic design","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Application-specific integrated circuit; Overhead (engineering); Computer science; Testability; Logic synthesis; Programmable logic device; Design for testing; Logic gate; Computer architecture; Reliability engineering; Embedded system; Computer engineering; Engineering; Algorithm","score_opus":0.015956770119208607,"score_gpt":0.20156349467533397,"score_spread":0.18560672455612537,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1568583476","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.087528504,0.0004877006,0.89206696,0.00045505166,0.00007856291,0.000149101,0.00014287197,0.0014209616,0.017670276],"genre_scores_gemma":[0.71639025,0.0003141577,0.27726662,0.00036817478,0.00004591486,0.00016471843,0.00019267456,0.00006598373,0.0051914486],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995433,0.000107933105,0.00002478024,0.00006427131,0.0002122142,0.000047530142],"domain_scores_gemma":[0.9992198,0.0001948941,0.00011223176,0.00021578964,0.00022988045,0.000027466513],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003622867,0.00019873069,0.00014673613,0.00037324938,0.00013640731,0.00056223356,0.00070282345,0.00046255704,0.0015778119],"category_scores_gemma":[0.0010292708,0.00012862339,0.00032688203,0.00017285977,0.0005901479,0.00058849633,0.00024828856,0.00036702352,0.00031131698],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028995014,0.00014784178,0.0019031052,0.0005117248,0.000098388104,0.0010474193,0.00026517507,0.1425772,0.23661743,0.22413254,0.004509952,0.3878993],"study_design_scores_gemma":[0.00021102844,0.0013873028,0.0015073795,0.00010764503,0.00012552783,0.001710874,0.00008809248,0.65411055,0.15709622,0.14815924,0.03544733,0.00004883159],"about_ca_topic_score_codex":0.0002879869,"about_ca_topic_score_gemma":0.0005476497,"teacher_disagreement_score":0.0015778119,"about_ca_system_score_codex":0.00034357733,"about_ca_system_score_gemma":0.00045514404,"threshold_uncertainty_score":0.005278349},"labels":[],"label_agreement":null},{"id":"W1568801023","doi":"10.1109/ccece.1998.682536","title":"Parallel implementations of transition fault simulation on computational RAM (C·RAM)","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Parallel computing; SIMD; Fault (geology); Stuck-at fault; Digital electronics; Logic gate; Process (computing); Electronic circuit; Fault detection and isolation; Algorithm; Engineering; Electrical engineering","score_opus":0.06471837254324479,"score_gpt":0.3063128571780248,"score_spread":0.24159448463478,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1568801023","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.067667425,0.00018426395,0.9159587,0.00014580885,0.000105196785,0.0001372153,0.00011443216,0.007588716,0.00809824],"genre_scores_gemma":[0.4744802,0.00013484224,0.5216765,0.00013831785,0.00002820426,0.00023656547,0.00027613319,0.00032373774,0.002705557],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994437,0.0001867705,0.000045868044,0.00011469401,0.00014716416,0.00006180632],"domain_scores_gemma":[0.99780756,0.0011305825,0.00014026002,0.00048132264,0.0003666161,0.0000737418],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008951187,0.0006519007,0.00062710076,0.0004615572,0.00042100745,0.0008470583,0.0020703962,0.0008027748,0.0046795676],"category_scores_gemma":[0.003442323,0.00035747618,0.00066448376,0.000655776,0.0007539051,0.001295821,0.000858397,0.0010367705,0.00073642225],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011960038,0.00030807703,0.0041129715,0.000306861,0.00017607903,0.00034717165,0.00036274336,0.61219347,0.020284785,0.10702191,0.0049288934,0.24876107],"study_design_scores_gemma":[0.000039893148,0.00007661876,0.00010199262,0.0000075360977,0.000013738299,0.000036076322,0.000016166689,0.98135144,0.005964812,0.010205334,0.002178796,0.000007552257],"about_ca_topic_score_codex":0.004385417,"about_ca_topic_score_gemma":0.004292865,"teacher_disagreement_score":0.0046795676,"about_ca_system_score_codex":0.00088794244,"about_ca_system_score_gemma":0.0008994344,"threshold_uncertainty_score":0.015654683},"labels":[],"label_agreement":null},{"id":"W1574911578","doi":"10.1109/test.1993.470697","title":"BIST and delay fault detection","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Council for Science and Technology Policy","keywords":"Path (computing); Computer science; Fault (geology); Test (biology); Algorithm; Computer network","score_opus":0.021924995655790966,"score_gpt":0.2027351599535706,"score_spread":0.18081016429777963,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1574911578","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012681604,0.0022970263,0.95434463,0.00072422205,0.00063701795,0.00020198156,0.0003177034,0.003351905,0.025443887],"genre_scores_gemma":[0.38504398,0.003229494,0.570543,0.0024087427,0.0008352977,0.0004067491,0.0012174698,0.00044340055,0.035871923],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99899155,0.000119369244,0.000051568248,0.00024575525,0.00046902226,0.0001228342],"domain_scores_gemma":[0.99901307,0.00032147873,0.00010723579,0.00028977005,0.00021748543,0.000051007264],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004266111,0.00080324465,0.0006329375,0.0011740588,0.00036203262,0.0009422129,0.0015701125,0.0013961816,0.0075029847],"category_scores_gemma":[0.0020146412,0.00034216765,0.00061713066,0.0011986289,0.0009462341,0.0016582775,0.0011695921,0.0011604262,0.0034003335],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032892165,0.00020086269,0.001477785,0.00040614075,0.00006327946,0.0005245324,0.00007128026,0.031065907,0.09825505,0.24410588,0.008870059,0.6146303],"study_design_scores_gemma":[0.00017611911,0.00087861746,0.0021487745,0.00013935688,0.00012967459,0.004305101,0.00004224114,0.41284284,0.21865836,0.22133215,0.13915202,0.00019471039],"about_ca_topic_score_codex":0.0006831432,"about_ca_topic_score_gemma":0.0009207688,"teacher_disagreement_score":0.0075029847,"about_ca_system_score_codex":0.00063788303,"about_ca_system_score_gemma":0.0005613003,"threshold_uncertainty_score":0.025099933},"labels":[],"label_agreement":null},{"id":"W1575720719","doi":"10.1109/ats.1992.224449","title":"Cyclogen: automatic, functional-level test generator","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Binary decision diagram; Boolean function; Cyclomatic complexity; Computer science; Generator (circuit theory); Benchmark (surveying); Representation (politics); Theoretical computer science; Algorithm; Boolean circuit; Programming language; Software","score_opus":0.04708553070286995,"score_gpt":0.22483961111846457,"score_spread":0.17775408041559462,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1575720719","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024438236,0.00025260253,0.89534163,0.0002613054,0.00011309329,0.000442601,0.0017380308,0.06367337,0.013739132],"genre_scores_gemma":[0.4098132,0.00020442871,0.56612164,0.00047318076,0.00009447807,0.00082747254,0.0070826835,0.0032343455,0.0121485805],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99926573,0.0001455414,0.000040182797,0.00014788877,0.0003371248,0.00006352482],"domain_scores_gemma":[0.9990777,0.0003757617,0.00007399187,0.00022379585,0.00022107363,0.000027682172],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005787627,0.00069749815,0.00041528748,0.0015178251,0.00026433007,0.00073062343,0.001505155,0.0005369776,0.0133750625],"category_scores_gemma":[0.0021427984,0.00037513755,0.0004053181,0.0006405144,0.00046004954,0.0007629058,0.00063943455,0.0007410559,0.0023914967],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010757935,0.00024033702,0.003871498,0.0006770121,0.00009849644,0.0007912137,0.000184483,0.09075231,0.08823716,0.05534733,0.09214562,0.6665787],"study_design_scores_gemma":[0.0004086366,0.00060103537,0.001931981,0.000087437074,0.00005255166,0.0012068717,0.00003965203,0.75719154,0.1642893,0.016185367,0.05794241,0.00006325352],"about_ca_topic_score_codex":0.0011344062,"about_ca_topic_score_gemma":0.0015169372,"teacher_disagreement_score":0.0133750625,"about_ca_system_score_codex":0.0006607566,"about_ca_system_score_gemma":0.00091414887,"threshold_uncertainty_score":0.044744074},"labels":[],"label_agreement":null},{"id":"W1578137021","doi":"10.1109/iccd.2004.1347973","title":"Compressed embedded diagnosis of logic cores","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Chip; Logic gate; System on a chip; Logic synthesis; Automatic test pattern generation; Design for testing; Computer hardware; Embedded system; Algorithm; Reliability engineering; Engineering; Electronic circuit; Electrical engineering; Telecommunications","score_opus":0.03420106032850612,"score_gpt":0.2586175131074393,"score_spread":0.22441645277893318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1578137021","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054571383,0.00020467289,0.942529,0.00013340362,0.000049242455,0.000068130634,0.00012212453,0.0007678587,0.0015542445],"genre_scores_gemma":[0.61523145,0.00014734204,0.38216695,0.00014092487,0.000067833884,0.000103896804,0.00038837732,0.00008765608,0.0016656886],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999257,0.00011131569,0.00003411955,0.00010966811,0.00043458113,0.00005339651],"domain_scores_gemma":[0.99835145,0.0008839315,0.00015734935,0.0002714302,0.00028599738,0.000049877566],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035206552,0.00033881498,0.00043662442,0.0006577505,0.0002586781,0.00042513618,0.0006859011,0.00043001343,0.0014661414],"category_scores_gemma":[0.0040682885,0.00018120684,0.00021704903,0.00032102037,0.0006194955,0.0009265901,0.0007485086,0.0005394197,0.00017250542],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011176562,0.00013285913,0.0021150508,0.0003322478,0.000050838513,0.00084213074,0.00027641965,0.1537961,0.16931269,0.04467454,0.002452421,0.6248971],"study_design_scores_gemma":[0.000051972864,0.00021449022,0.00088652736,0.000030155614,0.000020246584,0.0005874088,0.00003894073,0.9105705,0.06752818,0.01650958,0.0035381676,0.000023806124],"about_ca_topic_score_codex":0.0011537117,"about_ca_topic_score_gemma":0.001931368,"teacher_disagreement_score":0.0014661414,"about_ca_system_score_codex":0.0005892256,"about_ca_system_score_gemma":0.00065726676,"threshold_uncertainty_score":0.0049048066},"labels":[],"label_agreement":null},{"id":"W1578147699","doi":"","title":"Systemc-clang: An open-source framework for analyzing mixed-abstraction SystemC models","year":2013,"lang":"en","type":"article","venue":"Forum on specification and Design Languages","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Abstraction; Representation (politics); Programming language; Plug-in; Intermediate language; Database transaction; Theoretical computer science; Parallel computing","score_opus":0.0781667057331414,"score_gpt":0.3080547590734346,"score_spread":0.22988805334029322,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1578147699","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036090382,0.00014863655,0.9103632,0.00015578196,0.000047666483,0.0002954038,0.0016998115,0.0805729,0.0031075515],"genre_scores_gemma":[0.109885156,0.00037528155,0.8438793,0.00023455912,0.00005882097,0.0010321084,0.0108762635,0.029420463,0.004238023],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99718994,0.00047789345,0.00024684213,0.00032325252,0.00147961,0.00028247415],"domain_scores_gemma":[0.99512535,0.002214801,0.00042394802,0.0011658855,0.00092935294,0.00014062988],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003537012,0.0026055449,0.0012048847,0.004489855,0.0014275196,0.0031075869,0.0046692225,0.0021632635,0.017375583],"category_scores_gemma":[0.01250732,0.002278939,0.003990506,0.0018383652,0.0015396607,0.004083475,0.0037817908,0.0031263772,0.0040497906],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00053713634,0.0004743561,0.011415482,0.0025052784,0.00069909863,0.0014143961,0.0014871211,0.40841255,0.018860279,0.21351337,0.08902293,0.25165802],"study_design_scores_gemma":[0.00010053298,0.00007603072,0.0006132768,0.0002100335,0.00008440831,0.00041435522,0.000103963306,0.85276186,0.010690736,0.048446346,0.08636884,0.00012959634],"about_ca_topic_score_codex":0.01436864,"about_ca_topic_score_gemma":0.021526279,"teacher_disagreement_score":0.017375583,"about_ca_system_score_codex":0.0029356622,"about_ca_system_score_gemma":0.005507114,"threshold_uncertainty_score":0.058127105},"labels":[],"label_agreement":null},{"id":"W1579167022","doi":"10.1109/iscas.2015.7168944","title":"Practical considerations in VLSI IC design flow with respect to tool limitations","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Workaround; Design flow; Computer science; Very-large-scale integration; Electronic design automation; Integrated circuit design; Computer architecture; Design methods; Systems engineering; Flow (mathematics); Software engineering; Physical design; Embedded system; Circuit design; Engineering; Programming language","score_opus":0.26632006266837677,"score_gpt":0.3307099842693895,"score_spread":0.06438992160101276,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1579167022","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.059958547,0.008989805,0.8386329,0.039811004,0.0011773249,0.00097400305,0.00041935072,0.0046645436,0.045372434],"genre_scores_gemma":[0.29695028,0.0052944506,0.6815234,0.003927849,0.00063099974,0.0010368146,0.0003763989,0.001031788,0.009228091],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.97860795,0.010755301,0.0012514907,0.0019702995,0.006620354,0.0007944663],"domain_scores_gemma":[0.88070464,0.08532705,0.004619777,0.016739849,0.011526264,0.0010824145],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.02733973,0.0010389393,0.00074645743,0.0012739301,0.001626141,0.004074069,0.004309259,0.0024329405,0.009841633],"category_scores_gemma":[0.089619495,0.0010349276,0.00073654123,0.0013204355,0.004278521,0.006421178,0.0019359961,0.0037988564,0.0031021305],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012395356,0.00031489672,0.005685219,0.0038482093,0.00009236667,0.001733001,0.0033172849,0.10554371,0.028557673,0.18554881,0.023927722,0.6401917],"study_design_scores_gemma":[0.00044296306,0.0017858121,0.0059998212,0.0030098315,0.00017636581,0.0047723744,0.0035073643,0.14083108,0.03077335,0.45987514,0.3485155,0.00031037495],"about_ca_topic_score_codex":0.0028118321,"about_ca_topic_score_gemma":0.002737339,"teacher_disagreement_score":0.02733973,"about_ca_system_score_codex":0.002162143,"about_ca_system_score_gemma":0.0034708325,"threshold_uncertainty_score":0.144588},"labels":[],"label_agreement":null},{"id":"W1586383135","doi":"10.1109/latw.2015.7102521","title":"Exemplar-based failure triage for regression design debugging","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Debugging; Metric (unit); Triage; Flexibility (engineering); Process (computing); Data mining; Software bug; Reliability engineering; Cluster analysis; Machine learning; Programming language; Software; Engineering","score_opus":0.14679579281446073,"score_gpt":0.30055409754662543,"score_spread":0.1537583047321647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1586383135","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017512945,0.00015846135,0.9793687,0.000093954295,0.000019005018,0.000066074026,0.0001933217,0.0021001738,0.0004872967],"genre_scores_gemma":[0.326641,0.00019146084,0.6705544,0.00009670468,0.000040323004,0.0001394751,0.0011727588,0.00019551713,0.00096836477],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983948,0.00031501908,0.00011793179,0.00038942034,0.0006399336,0.00014279019],"domain_scores_gemma":[0.99631727,0.0011999381,0.000699447,0.00079061906,0.0008347735,0.0001580154],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013017091,0.0011376478,0.001508287,0.0046369224,0.00090121577,0.001077499,0.003119393,0.0015079819,0.0018689211],"category_scores_gemma":[0.0077533945,0.000479846,0.0009972265,0.0034928767,0.00079136074,0.0017078846,0.0018960959,0.00158083,0.0012190064],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043419466,0.00041061937,0.016641513,0.00035671183,0.00020026766,0.00064142514,0.0006478062,0.3256752,0.020798871,0.019079216,0.008448596,0.60666555],"study_design_scores_gemma":[0.0000101775995,0.000061192746,0.0010757574,0.000014850097,0.000017508506,0.00029514742,0.00007764541,0.98242366,0.0069272756,0.006908931,0.0021684018,0.000019448953],"about_ca_topic_score_codex":0.0024775183,"about_ca_topic_score_gemma":0.0035799283,"teacher_disagreement_score":0.0046369224,"about_ca_system_score_codex":0.00065869495,"about_ca_system_score_gemma":0.0007353107,"threshold_uncertainty_score":0.0068841577},"labels":[],"label_agreement":null},{"id":"W1588593708","doi":"10.1109/iscas.2015.7168583","title":"An embedded probabilistic extraction unit for on-chip jitter measurements","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Computer science; CMOS; IBM; Probabilistic logic; Chip; Built-in self-test; Electronic circuit; Computer hardware; Automatic test pattern generation; Embedded system; Electronic engineering; Engineering; Electrical engineering; Artificial intelligence","score_opus":0.23540534527441442,"score_gpt":0.35291034127378207,"score_spread":0.11750499599936765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1588593708","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05444479,0.0004051558,0.92295885,0.00010343726,0.00013990924,0.0003296175,0.000644447,0.017587679,0.0033861012],"genre_scores_gemma":[0.5515832,0.0001725443,0.4405752,0.00038915488,0.00013124775,0.00041191617,0.0006897659,0.00097399805,0.0050730645],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99883944,0.0001702471,0.00007544554,0.00023330972,0.00061443844,0.000067078145],"domain_scores_gemma":[0.9981951,0.00062552746,0.00026317552,0.0004123848,0.00041480482,0.00008892111],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008301265,0.0007469022,0.0007373369,0.0013093426,0.0003683643,0.0007148614,0.0019057401,0.00092918356,0.0069857086],"category_scores_gemma":[0.003232549,0.00035629084,0.000250328,0.00082434854,0.0002573821,0.0010612003,0.0008978333,0.00066909817,0.0019636855],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010973972,0.00031600398,0.0057597305,0.00037448067,0.00013269942,0.00040983708,0.00017586641,0.0066555934,0.6091233,0.0045190793,0.004542074,0.36689404],"study_design_scores_gemma":[0.00019794962,0.0022963246,0.014730054,0.00009112895,0.00022666958,0.0031798945,0.00006799627,0.29068017,0.65340704,0.0023140942,0.032594353,0.0002144041],"about_ca_topic_score_codex":0.00039834826,"about_ca_topic_score_gemma":0.0006815864,"teacher_disagreement_score":0.0069857086,"about_ca_system_score_codex":0.00036129923,"about_ca_system_score_gemma":0.00053130277,"threshold_uncertainty_score":0.023369491},"labels":[],"label_agreement":null},{"id":"W1589566653","doi":"10.1109/test.2003.1270823","title":"Transistor-level fault analysis and test algorithm development for ternary dynamic content addressable memories","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Transistor; Ternary operation; Algorithm; Parallel computing; Arithmetic; Engineering; Electrical engineering; Mathematics; Programming language; Voltage","score_opus":0.051118463297103976,"score_gpt":0.25178475557455365,"score_spread":0.20066629227744967,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1589566653","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042355854,0.00027948973,0.9551579,0.000098804856,0.000011538526,0.000039903793,0.00006063297,0.0010204548,0.00097543775],"genre_scores_gemma":[0.46630368,0.00026551017,0.5315195,0.000068276815,0.000024036295,0.000110760186,0.0003019848,0.00010098303,0.001305336],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99962854,0.00010399408,0.0000237085,0.000047638754,0.00016128436,0.000034843124],"domain_scores_gemma":[0.9989969,0.0005952527,0.00006739878,0.000084648666,0.00024168886,0.0000141205755],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035195766,0.00044752038,0.00031381444,0.0009158838,0.00024183338,0.00053325936,0.0006649573,0.0006318791,0.0024280606],"category_scores_gemma":[0.002766109,0.00019314079,0.00039491337,0.0005806086,0.00038931312,0.000991342,0.00031273236,0.00044372978,0.000372559],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002960744,0.000117558164,0.0050215824,0.00026581934,0.000074478354,0.00025242748,0.0001455749,0.3900539,0.06677089,0.029779691,0.002726539,0.5044955],"study_design_scores_gemma":[0.000017980277,0.00010656767,0.000688194,0.000011621169,0.000017834534,0.0001201437,0.00001537691,0.97143394,0.021698719,0.004751205,0.0011302187,0.000008219873],"about_ca_topic_score_codex":0.0015215649,"about_ca_topic_score_gemma":0.0012941425,"teacher_disagreement_score":0.0024280606,"about_ca_system_score_codex":0.00064627075,"about_ca_system_score_gemma":0.00072261837,"threshold_uncertainty_score":0.008122623},"labels":[],"label_agreement":null},{"id":"W1592870878","doi":"10.1023/a:1012207210784","title":"Design for Delay Testability in High-Speed Digital ICs","year":2001,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Testability; Computer science; Reliability engineering; Embedded system; Engineering","score_opus":0.04282486703744718,"score_gpt":0.2572983600603183,"score_spread":0.21447349302287114,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1592870878","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047300827,0.00039232845,0.94569844,0.00027683977,0.000066386565,0.000162869,0.000057410012,0.00076320424,0.005281736],"genre_scores_gemma":[0.86845416,0.0002907571,0.1281552,0.0002311861,0.00009581397,0.00023018029,0.00013086341,0.00008988271,0.0023220363],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99905795,0.00026357334,0.000062890795,0.00015649748,0.00030956138,0.00014953075],"domain_scores_gemma":[0.997595,0.0012012474,0.00032931418,0.00021374508,0.0005951374,0.00006556102],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001008529,0.000691763,0.00033463477,0.000740572,0.0003831444,0.0009888234,0.001148337,0.0007258097,0.004250952],"category_scores_gemma":[0.0036653345,0.00025463908,0.00036635375,0.0002659852,0.0005211828,0.0009456983,0.00056801504,0.0006551841,0.00047265552],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010374904,0.0003352762,0.0039652437,0.0010903692,0.0002176225,0.00046427324,0.0005027254,0.19406037,0.15343986,0.15432481,0.0044053914,0.48615655],"study_design_scores_gemma":[0.0005291618,0.0024019517,0.0013507159,0.0001771364,0.00033294584,0.0007625597,0.000116948344,0.79269445,0.122330144,0.060720485,0.01852695,0.000056694113],"about_ca_topic_score_codex":0.0010087067,"about_ca_topic_score_gemma":0.0017920441,"teacher_disagreement_score":0.004250952,"about_ca_system_score_codex":0.0007449633,"about_ca_system_score_gemma":0.00082820223,"threshold_uncertainty_score":0.014220834},"labels":[],"label_agreement":null},{"id":"W1594448552","doi":"10.1109/test.2003.1270867","title":"Extraction error diagnosis and correction in high-performance designs","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Extraction (chemistry); Error detection and correction; Reliability engineering; Algorithm; Engineering; Chromatography","score_opus":0.04083509386338794,"score_gpt":0.2633321056580463,"score_spread":0.2224970117946584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1594448552","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07443862,0.00045396556,0.9153883,0.00025637852,0.00004135984,0.00008060026,0.000078948346,0.007647406,0.0016145362],"genre_scores_gemma":[0.6816843,0.00033696115,0.3151849,0.000110085784,0.00003725367,0.00007006674,0.00028812993,0.0003369348,0.0019513451],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9968227,0.0009769257,0.00014516481,0.0003260927,0.0015482904,0.0001807748],"domain_scores_gemma":[0.9913237,0.004471749,0.0011683839,0.0019684997,0.0010142211,0.000053431097],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012981293,0.000808057,0.0005755199,0.001395507,0.00047912664,0.0008898413,0.0012046478,0.0011090898,0.001515624],"category_scores_gemma":[0.0098092845,0.00040557282,0.00046513634,0.001011339,0.00079844304,0.0014079578,0.00066691206,0.00076053216,0.00046990276],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005690069,0.00018686139,0.00659995,0.0005341503,0.00010520942,0.000958982,0.000493503,0.23928918,0.091346905,0.017459173,0.0030368338,0.6394202],"study_design_scores_gemma":[0.00007387522,0.0003625331,0.0026537532,0.00007309167,0.00006511698,0.0011500563,0.0000711819,0.7616681,0.20938358,0.018242553,0.006222333,0.00003378389],"about_ca_topic_score_codex":0.0010798106,"about_ca_topic_score_gemma":0.0011275944,"teacher_disagreement_score":0.001515624,"about_ca_system_score_codex":0.00063488225,"about_ca_system_score_gemma":0.0008769304,"threshold_uncertainty_score":0.006865263},"labels":[],"label_agreement":null},{"id":"W1594648613","doi":"10.1109/imtc.1999.776039","title":"A built-in current sensor for testing analog circuit blocks","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Sensitivity (control systems); Electronic engineering; Electrical impedance; Current sensor; CMOS; Current (fluid); Computer science; Electronic circuit; Analogue electronics; Electrical engineering; High impedance; Output impedance; Engineering","score_opus":0.08244011227699181,"score_gpt":0.2897640191475611,"score_spread":0.20732390687056929,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1594648613","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11186083,0.0023491737,0.84962624,0.0006741281,0.00052343524,0.0005726431,0.00071458786,0.011030719,0.022648346],"genre_scores_gemma":[0.7319534,0.00030808375,0.25927034,0.00044743254,0.00009829857,0.00019459832,0.00032690316,0.00014067441,0.00726029],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99928844,0.000097252516,0.000028929526,0.00011973461,0.00041119012,0.000054366432],"domain_scores_gemma":[0.9988323,0.0001960752,0.00013237045,0.00018807463,0.0005527204,0.00009841103],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027471306,0.00064822496,0.00043173233,0.0005619518,0.00036886276,0.0007028831,0.0016513277,0.00056443445,0.0033479487],"category_scores_gemma":[0.0012809705,0.00031324054,0.00018525224,0.00039626908,0.00044316208,0.0008206044,0.00050031417,0.0006203664,0.0012192571],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032006376,0.00012469472,0.0020336227,0.000460981,0.000036894013,0.00018948724,0.00009682235,0.0023146535,0.86117727,0.008329599,0.005393569,0.119522415],"study_design_scores_gemma":[0.00005654947,0.0015842089,0.0021606742,0.00005209457,0.000110986584,0.0018927535,0.000037201953,0.04713949,0.90855604,0.0013618224,0.03699953,0.000048578186],"about_ca_topic_score_codex":0.00040000243,"about_ca_topic_score_gemma":0.0008567039,"teacher_disagreement_score":0.0033479487,"about_ca_system_score_codex":0.0006126451,"about_ca_system_score_gemma":0.000557824,"threshold_uncertainty_score":0.01120007},"labels":[],"label_agreement":null},{"id":"W1595513435","doi":"10.1109/iccd.2004.1347903","title":"Functional illinois scan design at RTL","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Design for testing; Scan chain; Automatic test pattern generation; Test compression; Register-transfer level; Logic synthesis; Fault coverage; Logic gate; Test set; Compression (physics); Control logic; Test data; Set (abstract data type); Data flow diagram; Embedded system; Computer hardware; Reliability engineering; Algorithm; Engineering; Integrated circuit; Electronic circuit; Programming language; Database; Artificial intelligence; Operating system","score_opus":0.04926690952433731,"score_gpt":0.21763219693965194,"score_spread":0.16836528741531465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1595513435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0593476,0.0006397794,0.80911267,0.0006619895,0.00011834925,0.0001435402,0.0002665356,0.0065088463,0.12320079],"genre_scores_gemma":[0.7477979,0.0002803684,0.22347134,0.00048049,0.00004775806,0.00019442289,0.00046302725,0.00041676406,0.026847936],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99944645,0.000140323,0.000022921524,0.000072718125,0.0002491098,0.00006853239],"domain_scores_gemma":[0.9995671,0.00012017874,0.000034685927,0.00009047558,0.00017165841,0.000015850746],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003452481,0.00032628895,0.00014594299,0.00061319745,0.00023325368,0.0005988831,0.00057931984,0.00037219498,0.008923217],"category_scores_gemma":[0.00078665663,0.0002173713,0.00022417429,0.000372583,0.0005555954,0.0008157946,0.00041669086,0.00052585144,0.00205499],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005812648,0.000080551334,0.0025012468,0.0004055139,0.0000444052,0.0006693287,0.0004977476,0.04753854,0.19593005,0.35764605,0.013871433,0.38023394],"study_design_scores_gemma":[0.00018493898,0.0012637754,0.0016857516,0.00015038544,0.00007693994,0.0025581631,0.00012522766,0.30973515,0.40305483,0.06458824,0.21646754,0.00010903733],"about_ca_topic_score_codex":0.00076698605,"about_ca_topic_score_gemma":0.0015805298,"teacher_disagreement_score":0.008923217,"about_ca_system_score_codex":0.0005844488,"about_ca_system_score_gemma":0.0005168789,"threshold_uncertainty_score":0.029851079},"labels":[],"label_agreement":null},{"id":"W1597645123","doi":"10.1109/test.1998.743299","title":"Diagnosis method based on ΔIddq probabilistic signatures: experimental results","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Iddq testing; Probabilistic logic; Computer science; Reliability engineering; Data mining; Current (fluid); Maximum likelihood; Algorithm; Engineering; Electronic engineering; Statistics; Artificial intelligence; Mathematics; Electrical engineering","score_opus":0.04586250612415722,"score_gpt":0.28179194306806854,"score_spread":0.23592943694391133,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1597645123","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87449723,0.00024956925,0.12105377,0.00019219103,0.000050020924,0.0001846796,0.00024125983,0.0016942144,0.0018369936],"genre_scores_gemma":[0.9722591,0.000040127943,0.026910177,0.000030771418,0.0000069528587,0.000056643632,0.00008310796,0.000051911993,0.0005611577],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983619,0.00043350275,0.00011282579,0.00027312714,0.0007025481,0.000116138035],"domain_scores_gemma":[0.9957562,0.0024372702,0.00033219196,0.0005910641,0.00076497364,0.00011828888],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014299272,0.00045009694,0.00041496078,0.0006190013,0.00026014206,0.0003794303,0.0009877599,0.0008378625,0.0020781117],"category_scores_gemma":[0.0041607027,0.00018685986,0.0001406152,0.00043409658,0.0006080887,0.0005644517,0.00046333903,0.00036228154,0.000316164],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0040657907,0.0018895153,0.009265772,0.0009316264,0.00019163838,0.0007067104,0.00086308527,0.06857676,0.72623926,0.003864376,0.0016788925,0.18172657],"study_design_scores_gemma":[0.000433657,0.005459572,0.004242951,0.000026252246,0.000067092136,0.00051226927,0.00011406131,0.23278734,0.75367725,0.00087154645,0.0017430655,0.00006487691],"about_ca_topic_score_codex":0.0006539508,"about_ca_topic_score_gemma":0.0004588346,"teacher_disagreement_score":0.0020781117,"about_ca_system_score_codex":0.0004104418,"about_ca_system_score_gemma":0.00025182753,"threshold_uncertainty_score":0.0075622797},"labels":[],"label_agreement":null},{"id":"W1597992048","doi":"10.1109/iscas.1995.523749","title":"Retiming for BIST-sequential circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Retiming; Sequential logic; Computer science; FLOPS; Electronic circuit; Combinational logic; Path (computing); Parallel computing; Algorithm; Logic synthesis; Logic gate; Automatic test pattern generation; Engineering; Electrical engineering","score_opus":0.08146492988600616,"score_gpt":0.2560823639319648,"score_spread":0.17461743404595864,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1597992048","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07402007,0.00045934189,0.9219744,0.00013608753,0.000019719466,0.000049536262,0.000055439687,0.0008368697,0.0024484887],"genre_scores_gemma":[0.5507841,0.00040179677,0.4460295,0.00011101087,0.000027741313,0.00006871255,0.0002459647,0.00007914923,0.0022519827],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998667,0.000042082003,0.000008464205,0.000023793344,0.00004401668,0.000014951991],"domain_scores_gemma":[0.99958915,0.00020894785,0.000050716542,0.00007387438,0.00006363239,0.0000137007755],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023938836,0.00035484292,0.00018718299,0.00050246506,0.00028021095,0.00025713365,0.00037388506,0.00021391307,0.0018085937],"category_scores_gemma":[0.0010296352,0.00013299627,0.000192644,0.0004713772,0.0003060694,0.00052003923,0.00024906363,0.00029813888,0.00026581585],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024342418,0.000060643946,0.0009378629,0.0002533288,0.000024377694,0.00018914862,0.00013466347,0.0712074,0.11089612,0.05711257,0.0017002517,0.75724024],"study_design_scores_gemma":[0.00007343527,0.0004297552,0.0016848607,0.00004428872,0.00005220886,0.0004950457,0.000071117895,0.81005627,0.115014754,0.061887827,0.010166118,0.000024321065],"about_ca_topic_score_codex":0.00080539647,"about_ca_topic_score_gemma":0.0021089842,"teacher_disagreement_score":0.0018085937,"about_ca_system_score_codex":0.00041235253,"about_ca_system_score_gemma":0.00028416415,"threshold_uncertainty_score":0.0060502887},"labels":[],"label_agreement":null},{"id":"W1615606959","doi":"10.1109/iscas.2006.1693227","title":"A High-Speed Low-Energy Dynamic PLA Using an Input-Isolation Scheme","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"CMOS; Application-specific integrated circuit; Power–delay product; Computer science; Isolation (microbiology); Logic gate; Electronic engineering; Scheme (mathematics); Dynamic demand; Energy consumption; Energy (signal processing); Power consumption; Architecture; Embedded system; Dynamic logic (digital electronics); Power (physics); Engineering; Electrical engineering; Adder; Transistor; Voltage; Mathematics","score_opus":0.01601042525389282,"score_gpt":0.23242470411958613,"score_spread":0.2164142788656933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1615606959","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27333897,0.00057124405,0.70301265,0.0004144848,0.00007974688,0.00007267451,0.0001626509,0.0032179689,0.01912956],"genre_scores_gemma":[0.8323739,0.00019317532,0.161451,0.000102993334,0.000028303348,0.00003044904,0.00010029616,0.000046397112,0.0056735305],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999436,0.00000788739,0.0000031975949,0.000020677568,0.000016848975,0.0000078052],"domain_scores_gemma":[0.99987984,0.000033238426,0.000029536803,0.000021913034,0.000026299778,0.0000091096135],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000093980845,0.00018641763,0.0001160794,0.0001811177,0.00022501222,0.00033481792,0.00055293826,0.00022785377,0.0018928589],"category_scores_gemma":[0.00017043734,0.00014974328,0.00015437603,0.00018866897,0.00020347431,0.00079096225,0.00022724218,0.00024383307,0.00048885704],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002729293,0.000052315438,0.0008153885,0.00017556004,0.00002520038,0.00029651847,0.00011885435,0.009005668,0.87765765,0.011900406,0.001163451,0.098515905],"study_design_scores_gemma":[0.00011189565,0.0017280838,0.0020448896,0.000035088084,0.00008525742,0.002280042,0.0000680234,0.14826143,0.8056723,0.003636415,0.036015615,0.00006096758],"about_ca_topic_score_codex":0.00015325082,"about_ca_topic_score_gemma":0.00047994507,"teacher_disagreement_score":0.0018928589,"about_ca_system_score_codex":0.0002104803,"about_ca_system_score_gemma":0.00018832639,"threshold_uncertainty_score":0.0063322783},"labels":[],"label_agreement":null},{"id":"W1616683448","doi":"10.1109/iscas.1999.777816","title":"On-line I/sub DDQ/ fault testing for CMOS/BiCMOS logic families","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"BiCMOS; CMOS; Testability; Iddq testing; Computer science; Bridging (networking); Electronic engineering; Logic gate; Design for testing; Fault (geology); Engineering; Embedded system; Electrical engineering; Reliability engineering; Transistor; Voltage","score_opus":0.08300551705031928,"score_gpt":0.28160140444509774,"score_spread":0.19859588739477846,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1616683448","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9729845,0.0000898248,0.025546132,0.000035719073,0.0000025118695,0.000017513392,0.00006638005,0.0001754103,0.0010819136],"genre_scores_gemma":[0.99579465,0.000032213273,0.0038960467,0.000009707229,0.0000014553199,0.000010206148,0.00006283021,0.000016048623,0.00017683285],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996784,0.000118293174,0.00001441022,0.000035549736,0.00010590816,0.000047412963],"domain_scores_gemma":[0.99825877,0.0010452141,0.00026872978,0.0001775486,0.00021170614,0.000038061215],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002567899,0.00039830743,0.0002262462,0.000492877,0.0003142881,0.00023087404,0.0006194164,0.00035257707,0.0016394991],"category_scores_gemma":[0.0019159082,0.00013727516,0.0003075061,0.00026940464,0.00035279497,0.0006465002,0.00020454494,0.00019646119,0.000104069346],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012748445,0.00048120323,0.03907544,0.0002730517,0.00010532443,0.0010303252,0.00046457053,0.6194978,0.2605973,0.007924993,0.0007827679,0.06849246],"study_design_scores_gemma":[0.000058092115,0.00088352815,0.004769806,0.000015327923,0.000037694703,0.00067956053,0.00009024759,0.8543722,0.13500966,0.0031225875,0.0009447711,0.000016529037],"about_ca_topic_score_codex":0.0016399901,"about_ca_topic_score_gemma":0.0012642912,"teacher_disagreement_score":0.0016399901,"about_ca_system_score_codex":0.0006287025,"about_ca_system_score_gemma":0.00024181216,"threshold_uncertainty_score":0.0054846406},"labels":[],"label_agreement":null},{"id":"W1622835277","doi":"10.1007/978-3-540-77120-3_37","title":"Fast Adaptive Diagnosis with a Minimum Number of Tests","year":2007,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec en Outaouais","funders":"","keywords":"Disjoint sets; Upper and lower bounds; Computer science; Algorithm; Multiprocessing; Fault (geology); Exponential function; Parallel computing; Mathematics; Combinatorics","score_opus":0.02866527703052547,"score_gpt":0.2629196713843843,"score_spread":0.23425439435385886,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1622835277","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019648345,0.00036019614,0.97493535,0.0002069407,0.00008950305,0.00010938714,0.00009263456,0.0021617126,0.0023959193],"genre_scores_gemma":[0.38553703,0.00013421806,0.60872316,0.00027882133,0.00011139204,0.00021261441,0.00028987342,0.00018374622,0.004529078],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9973755,0.0004969548,0.0001580935,0.000577846,0.0011491643,0.00024248207],"domain_scores_gemma":[0.9871296,0.009450541,0.00046763473,0.0019075248,0.0008658775,0.0001787418],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013773574,0.0015386502,0.0016153044,0.0015764559,0.0005703429,0.0012895935,0.0027041798,0.0018252383,0.007173288],"category_scores_gemma":[0.010258184,0.0008011139,0.001001034,0.00092849723,0.0009907179,0.0029622163,0.0019423391,0.0019935358,0.00142719],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0031405066,0.0002716322,0.0018129888,0.00046922377,0.00017236445,0.0003467911,0.00012785752,0.0806615,0.056920458,0.019358704,0.003943919,0.832774],"study_design_scores_gemma":[0.0003890061,0.00089085667,0.0023688895,0.00008627429,0.0002274161,0.001414932,0.000067961366,0.8875542,0.050137747,0.05209208,0.0047073197,0.00006322299],"about_ca_topic_score_codex":0.0012717714,"about_ca_topic_score_gemma":0.0028046535,"teacher_disagreement_score":0.007173288,"about_ca_system_score_codex":0.00080732245,"about_ca_system_score_gemma":0.0013944614,"threshold_uncertainty_score":0.023997068},"labels":[],"label_agreement":null},{"id":"W1629737902","doi":"10.1109/asic.1992.270217","title":"A minimal hardware overhead BIST data compaction scheme","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Overhead (engineering); Scheme (mathematics); Simple (philosophy); Computer science; Linear feedback shift register; Aliasing; Computer hardware; Built-in self-test; Embedded system; Shift register; Fault coverage; Computer engineering; Electronic circuit; Engineering; Mathematics; Artificial intelligence; Operating system","score_opus":0.1020235330282705,"score_gpt":0.2979277099148659,"score_spread":0.1959041768865954,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1629737902","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13091357,0.0005962634,0.8487769,0.00047495757,0.00014434845,0.0004468925,0.00047117288,0.005581489,0.012594351],"genre_scores_gemma":[0.7351439,0.0001976509,0.2534355,0.00037305884,0.000073796684,0.00022009715,0.00077981746,0.000120692566,0.009655438],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99938977,0.00008210694,0.00005695626,0.000092357404,0.00028382667,0.0000950693],"domain_scores_gemma":[0.9992694,0.00012202993,0.000095729876,0.00029043877,0.00017411998,0.000048205144],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002624359,0.00038346212,0.00047213695,0.0006742243,0.0003693605,0.0006105929,0.001156256,0.00052685157,0.003896984],"category_scores_gemma":[0.000897354,0.00020592434,0.00021722438,0.0007088022,0.00040478908,0.00085908565,0.0009390246,0.0005033862,0.0010661214],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008967117,0.00025341226,0.00087982026,0.00032627603,0.000037177142,0.00026071485,0.0001166388,0.012515761,0.4599598,0.051447436,0.00670007,0.46660626],"study_design_scores_gemma":[0.00035015508,0.0017076111,0.0021895133,0.000058184516,0.00010867075,0.001479429,0.000045804067,0.1665534,0.7859239,0.0107241245,0.030765876,0.00009339308],"about_ca_topic_score_codex":0.000260413,"about_ca_topic_score_gemma":0.00045557422,"teacher_disagreement_score":0.003896984,"about_ca_system_score_codex":0.00052153366,"about_ca_system_score_gemma":0.0005496523,"threshold_uncertainty_score":0.013036728},"labels":[],"label_agreement":null},{"id":"W1652210088","doi":"10.1109/ats.1992.224400","title":"A fuzzy multiple signature compaction scheme for BIST","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Signature (topology); Aliasing; Scheme (mathematics); Set (abstract data type); Point (geometry); Computer science; Fuzzy logic; Algorithm; Digital signature; Fault (geology); Computation; Mathematics; Data mining; Theoretical computer science; Artificial intelligence; Programming language","score_opus":0.02998128351937177,"score_gpt":0.2521489737479371,"score_spread":0.22216769022856533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1652210088","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027471934,0.00027944977,0.96525925,0.00018604544,0.000061866784,0.00013181227,0.00015041236,0.00120432,0.0052548437],"genre_scores_gemma":[0.39202717,0.00015959446,0.5995694,0.00018183395,0.000066946515,0.00012884874,0.00028997546,0.000086300104,0.0074899965],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994019,0.00009923168,0.00005060825,0.0000972502,0.00029345098,0.000057567704],"domain_scores_gemma":[0.99937963,0.00011560038,0.00006221987,0.00028928652,0.00012267515,0.000030592924],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045404275,0.0002914095,0.00035745744,0.0007562357,0.00046416922,0.0006060156,0.00073990424,0.0005461898,0.0043848795],"category_scores_gemma":[0.0012403706,0.0001520629,0.00038231158,0.0010009644,0.0005987321,0.0011186779,0.00078259193,0.0004975235,0.00079287565],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005269753,0.00006422543,0.00042484782,0.00013035184,0.000030410829,0.00015781316,0.00018257672,0.029420208,0.114403956,0.16565573,0.0040122373,0.6849907],"study_design_scores_gemma":[0.00017497364,0.000710204,0.0016872648,0.000062297746,0.000089688736,0.0014032087,0.00007364912,0.6473804,0.17746463,0.11733021,0.05349832,0.00012517294],"about_ca_topic_score_codex":0.0006126892,"about_ca_topic_score_gemma":0.00078413746,"teacher_disagreement_score":0.0043848795,"about_ca_system_score_codex":0.0007478003,"about_ca_system_score_gemma":0.0004143489,"threshold_uncertainty_score":0.014668882},"labels":[],"label_agreement":null},{"id":"W1730666849","doi":"10.1109/ismvl.1996.508336","title":"Testability of generalized multiple-valued Reed-Muller circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Testability; Electronic circuit; Set (abstract data type); Design for testing; Fault detection and isolation; Function (biology); Algorithm; Mathematics; Boolean function; Computer science; Multiplication (music); Fault (geology); Fault coverage; Arithmetic; Engineering; Combinatorics; Statistics; Electrical engineering; Artificial intelligence","score_opus":0.05513531328000594,"score_gpt":0.23879354450263204,"score_spread":0.1836582312226261,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1730666849","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.944749,0.00023306129,0.052813873,0.00009136687,0.000011666797,0.000027372547,0.00008081512,0.00026577472,0.0017269199],"genre_scores_gemma":[0.99564457,0.000045775992,0.003955555,0.000016835262,0.000008512571,0.000014929318,0.000044547596,0.0000081630105,0.0002611173],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998801,0.0003621994,0.00008525063,0.0002609333,0.00027412263,0.00021653352],"domain_scores_gemma":[0.9944857,0.003568,0.00091184344,0.00046448255,0.000350447,0.00021951675],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008075606,0.00055343105,0.00050136924,0.0006360363,0.00029104052,0.000961282,0.00069631886,0.00061157136,0.0009909364],"category_scores_gemma":[0.0057496005,0.00022664193,0.0005794526,0.00044487734,0.0014331833,0.0012404781,0.00076703465,0.0004497982,0.00009751759],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0040693036,0.00020660534,0.018487064,0.00091713795,0.00029688288,0.004819232,0.0012234297,0.25705743,0.31757987,0.21659479,0.00090488704,0.17784345],"study_design_scores_gemma":[0.00028662503,0.001960674,0.0058659003,0.000104278435,0.000116374715,0.0019145173,0.00017117301,0.53506935,0.19496387,0.25736114,0.0020854762,0.00010065745],"about_ca_topic_score_codex":0.00045798183,"about_ca_topic_score_gemma":0.00032160358,"teacher_disagreement_score":0.0009909364,"about_ca_system_score_codex":0.00061577524,"about_ca_system_score_gemma":0.0003642423,"threshold_uncertainty_score":0.0044677854},"labels":[],"label_agreement":null},{"id":"W1731664760","doi":"10.1023/a:1008341925559","title":"Design and Realization of a Built-In Current Sensor for IDDQ Testing and Power Dissipation Measurement","year":2000,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Iddq testing; CMOS; Electronic engineering; Engineering; Electrical engineering; Dissipation; Power (physics); Voltage; Very-large-scale integration","score_opus":0.06395749403874681,"score_gpt":0.2740878628224815,"score_spread":0.21013036878373467,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1731664760","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10455159,0.0007068987,0.87549174,0.00114747,0.00042704606,0.0010104913,0.0006353233,0.008221087,0.007808416],"genre_scores_gemma":[0.60908526,0.00023582877,0.38185844,0.00077357946,0.00016065432,0.0005247971,0.0005372244,0.00020237036,0.0066217473],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993168,0.000067722525,0.00003997924,0.00015662794,0.00033675545,0.00008204678],"domain_scores_gemma":[0.99905914,0.0001450949,0.0001400446,0.00012049135,0.00039635337,0.00013881252],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064146344,0.00079810526,0.00094231515,0.000824868,0.00065250427,0.0011452389,0.0031128458,0.0013935467,0.0023800726],"category_scores_gemma":[0.0006871016,0.0005536218,0.00036534874,0.00040835812,0.0005308459,0.00096152886,0.00070720783,0.0008292731,0.0014565623],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003927397,0.00044486774,0.003405405,0.0005547538,0.00011230723,0.00044875173,0.00040107995,0.0019652804,0.8946984,0.011697008,0.0058683776,0.08001105],"study_design_scores_gemma":[0.0002013549,0.0019384075,0.004247618,0.00004819212,0.00018862743,0.0014843702,0.00006559462,0.04229642,0.9119532,0.0012032322,0.036292274,0.00008074673],"about_ca_topic_score_codex":0.0007686261,"about_ca_topic_score_gemma":0.0011467919,"teacher_disagreement_score":0.0031128458,"about_ca_system_score_codex":0.00083190866,"about_ca_system_score_gemma":0.001475889,"threshold_uncertainty_score":0.007962167},"labels":[],"label_agreement":null},{"id":"W1733148765","doi":"10.1109/iccd.1993.393360","title":"Reducing the cost of test pattern generation by information reusing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Reuse; Benchmark (surveying); Computer science; Automatic test pattern generation; Set (abstract data type); Fault coverage; Algorithm; Path (computing); Fault (geology); Data mining; Computer engineering; Electronic circuit; Engineering; Programming language","score_opus":0.0348704558782471,"score_gpt":0.2162653564858412,"score_spread":0.18139490060759408,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1733148765","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06791336,0.0005923574,0.9219903,0.00037527006,0.000034737932,0.00015102382,0.00013153076,0.0049270466,0.0038843006],"genre_scores_gemma":[0.45270908,0.00039043018,0.5415495,0.00019171233,0.00006646601,0.0002291756,0.0006540152,0.00047531436,0.0037343255],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987708,0.00033272326,0.00010069055,0.00014752457,0.000556553,0.00009167646],"domain_scores_gemma":[0.99452114,0.0025849484,0.0005002175,0.0017939993,0.0005335152,0.000066185086],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006310052,0.0008014751,0.0006147959,0.0017474438,0.00032632967,0.000784617,0.0018178256,0.00062427897,0.004733142],"category_scores_gemma":[0.004687937,0.00033493797,0.00080732396,0.001614554,0.00050180475,0.0023007472,0.00082309585,0.0008027163,0.0010051443],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046610014,0.00016279759,0.0008712819,0.00023209523,0.000060628805,0.0003899876,0.00012497324,0.03514161,0.06379421,0.01054821,0.0021011885,0.88610697],"study_design_scores_gemma":[0.00024246478,0.000947017,0.0030804311,0.00011387562,0.00032529555,0.00238735,0.0000799699,0.6550001,0.2913087,0.02830085,0.018089838,0.00012415463],"about_ca_topic_score_codex":0.0009364046,"about_ca_topic_score_gemma":0.0010932304,"teacher_disagreement_score":0.004733142,"about_ca_system_score_codex":0.000488335,"about_ca_system_score_gemma":0.00081510027,"threshold_uncertainty_score":0.015833974},"labels":[],"label_agreement":null},{"id":"W1738282844","doi":"10.1109/iscas.2003.1206196","title":"Analog IP design flow for SoC applications","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Design flow; Integrated circuit design; Flow (mathematics); Computer architecture; Embedded system; Physics","score_opus":0.05182524559614372,"score_gpt":0.26229015645514236,"score_spread":0.21046491085899866,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1738282844","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016305998,0.00047046982,0.9722617,0.0003728158,0.00017742428,0.00027945015,0.0001494678,0.0011254868,0.023532417],"genre_scores_gemma":[0.058190975,0.0015780001,0.9116115,0.00059973693,0.00030518285,0.0005883137,0.0006004574,0.00039238104,0.0261335],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992811,0.00017432339,0.00007657092,0.00009757724,0.00032000052,0.00005043149],"domain_scores_gemma":[0.9990445,0.00028031663,0.00006155537,0.00019251685,0.00038919,0.000031950138],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012550922,0.0009248723,0.00024784936,0.0008876608,0.00053344824,0.0022457412,0.0009058551,0.0006232481,0.019083839],"category_scores_gemma":[0.0026903807,0.00032263575,0.000420947,0.00064931257,0.0006796609,0.001683074,0.0008858002,0.0013799558,0.005071371],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000866302,0.00006061915,0.00017251112,0.00069008593,0.000013439491,0.00025024117,0.00030637073,0.011983242,0.03165396,0.48662487,0.016300106,0.45185786],"study_design_scores_gemma":[0.00007725654,0.00032545425,0.00021972375,0.00035020427,0.000042105326,0.000678014,0.00009559108,0.089070365,0.04220255,0.24632227,0.6205804,0.000036215322],"about_ca_topic_score_codex":0.00033712553,"about_ca_topic_score_gemma":0.0004292422,"teacher_disagreement_score":0.019083839,"about_ca_system_score_codex":0.0005570076,"about_ca_system_score_gemma":0.001425858,"threshold_uncertainty_score":0.06384176},"labels":[],"label_agreement":null},{"id":"W1755135296","doi":"10.1109/test.1998.743213","title":"A high speed and area efficient on-chip analog waveform extractor","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Comparator; CMOS; BiCMOS; Waveform; Chip; Electronic engineering; Mixed-signal integrated circuit; Computer science; Electronic circuit; Electrical engineering; Voltage; Engineering; Transistor","score_opus":0.03634292457246198,"score_gpt":0.2145635228718691,"score_spread":0.17822059829940712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1755135296","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10978084,0.0016077333,0.85056156,0.00051884336,0.0002724435,0.00063103915,0.0009453039,0.014537298,0.021144917],"genre_scores_gemma":[0.4733771,0.00072370394,0.4942767,0.00048247597,0.00013867897,0.00019794684,0.0011121919,0.00022795387,0.029463287],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997085,0.000039254828,0.000014181799,0.000048098358,0.00015727842,0.000032636854],"domain_scores_gemma":[0.9997124,0.00006957929,0.000040954303,0.000051759038,0.00010051432,0.000024797291],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018603515,0.00045821507,0.00043304428,0.00063163735,0.00030954892,0.0008050999,0.0014121553,0.00048694925,0.008377054],"category_scores_gemma":[0.00047779462,0.00023657615,0.00017775463,0.00065203087,0.00023019464,0.0006529624,0.00036121762,0.0003107663,0.0022163875],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026154798,0.00013912078,0.0008868362,0.00023329497,0.000040777115,0.00016766164,0.000050498198,0.0013432947,0.47843066,0.0035246469,0.007507867,0.5074137],"study_design_scores_gemma":[0.00020864989,0.0019987389,0.005002042,0.00005862581,0.00013377747,0.0024198757,0.000066237415,0.07401794,0.81123906,0.0016844203,0.10309992,0.00007067631],"about_ca_topic_score_codex":0.0006902882,"about_ca_topic_score_gemma":0.0013686684,"teacher_disagreement_score":0.008377054,"about_ca_system_score_codex":0.00029908976,"about_ca_system_score_gemma":0.00038071148,"threshold_uncertainty_score":0.028024018},"labels":[],"label_agreement":null},{"id":"W1759835074","doi":"10.1109/mdt.2003.10036","title":"ITC 2003: Breaking Test Interface Bottlenecks","year":2003,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Interface (matter); Computer science; Test (biology); Automatic test pattern generation; Embedded system; Computer architecture; Operating system; Engineering; Electrical engineering; Geology","score_opus":0.02991337581237798,"score_gpt":0.24577773844011958,"score_spread":0.21586436262774159,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1759835074","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050836373,0.009522209,0.83450145,0.008801431,0.0036812674,0.000599911,0.0011645873,0.030119918,0.06077276],"genre_scores_gemma":[0.6069882,0.0031116963,0.3110604,0.0071080257,0.0022191398,0.000607127,0.0046104398,0.007865264,0.05642965],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9934296,0.0017383537,0.00044429227,0.000737055,0.00256568,0.0010849765],"domain_scores_gemma":[0.97006154,0.0075739226,0.0012586883,0.009282176,0.010460923,0.0013626504],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.010892896,0.002377446,0.0023456072,0.0025510944,0.002090762,0.0060139424,0.006085529,0.0031264634,0.035584547],"category_scores_gemma":[0.030599201,0.001465727,0.001311594,0.002063904,0.0020032923,0.011970941,0.0047031417,0.0053697485,0.008563856],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0032541065,0.00048404382,0.0034512056,0.00082695467,0.00023014171,0.00041190558,0.0005516602,0.02446727,0.032492667,0.12048897,0.28818595,0.5251552],"study_design_scores_gemma":[0.0009626854,0.0014631386,0.0023959228,0.00070848403,0.00067849195,0.0009669373,0.0003539663,0.45856017,0.12385804,0.15526353,0.2545787,0.00020992318],"about_ca_topic_score_codex":0.007028815,"about_ca_topic_score_gemma":0.008777441,"teacher_disagreement_score":0.035584547,"about_ca_system_score_codex":0.0031666968,"about_ca_system_score_gemma":0.006947354,"threshold_uncertainty_score":0.11904216},"labels":[],"label_agreement":null},{"id":"W1784558855","doi":"10.1109/dftvs.1996.572024","title":"Experimental results from I/sub DDF/ testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Computer science; Noise (video); Sampling (signal processing); Reliability engineering; Engineering; Artificial intelligence; Telecommunications; Detector","score_opus":0.0790791168997404,"score_gpt":0.23808259067374044,"score_spread":0.15900347377400004,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1784558855","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93704355,0.00065983424,0.051653713,0.00020501387,0.000105868276,0.00019241335,0.0007085127,0.0022724946,0.0071585374],"genre_scores_gemma":[0.95714706,0.00027459997,0.036881685,0.00011232307,0.000034221204,0.00010774359,0.001375669,0.0002589875,0.0038077994],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9975994,0.0004210469,0.0002006331,0.0003242484,0.0010894926,0.00036518305],"domain_scores_gemma":[0.9938683,0.0028614202,0.0004020796,0.00075189176,0.0018248131,0.0002914585],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009595265,0.0010029642,0.0005451122,0.0007115724,0.0005995475,0.00037631884,0.0012294117,0.0011789263,0.003814465],"category_scores_gemma":[0.0045189233,0.00025980567,0.0003996855,0.00076139695,0.0007097103,0.00083967275,0.0005729306,0.00043640824,0.00077353156],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0029175454,0.0017022657,0.005029861,0.0006915079,0.00013566953,0.0008486611,0.0003470688,0.014467435,0.88029486,0.00082031713,0.0021996163,0.09054518],"study_design_scores_gemma":[0.00017336562,0.0059766644,0.0041430737,0.000020955957,0.00007556511,0.00094448926,0.00013093815,0.015567214,0.9694874,0.00028375632,0.0031476668,0.000048902028],"about_ca_topic_score_codex":0.0007987059,"about_ca_topic_score_gemma":0.0008087719,"teacher_disagreement_score":0.003814465,"about_ca_system_score_codex":0.00037056566,"about_ca_system_score_gemma":0.00015847007,"threshold_uncertainty_score":0.012760639},"labels":[],"label_agreement":null},{"id":"W1788945862","doi":"10.24908/pceea.v0i0.4882","title":"CUSTOM GRAPHICAL SIMULATORS FOR VHDL LOGIC DESCRIPTIONS AND THE ALTERA NIOS II PROCESSOR","year":2013,"lang":"en","type":"article","venue":"Proceedings of the Canadian Engineering Education Association (CEEA)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Waterloo; Queen's University","funders":"Queen's University","keywords":"VHDL; Computer science; Computer architecture; Logic simulation; Register-transfer level; Hardware description language; Computer hardware; Relation (database); Logic synthesis; Field-programmable gate array; Logic gate","score_opus":0.006485906911993573,"score_gpt":0.19150686993040966,"score_spread":0.18502096301841608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1788945862","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004778013,0.00011383278,0.97003967,0.000158041,0.00009159378,0.00026729808,0.0002373187,0.008905748,0.015408568],"genre_scores_gemma":[0.1259852,0.00051664095,0.8431449,0.00038624386,0.00003967861,0.00088896387,0.0015244173,0.0019069542,0.02560699],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990005,0.00032061434,0.00012503448,0.000071144124,0.00042123106,0.00006145067],"domain_scores_gemma":[0.9982634,0.00077508256,0.0001676069,0.00042293864,0.00032094293,0.000050096067],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001136876,0.0007695584,0.000206673,0.0007052611,0.000255451,0.0009871997,0.0018396002,0.000512961,0.015987325],"category_scores_gemma":[0.0049482393,0.000506948,0.0005283902,0.00039724604,0.00047796863,0.0016614856,0.0011055508,0.0015499421,0.0035017077],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005904188,0.00040764545,0.0025522746,0.0010425015,0.00010414536,0.0009569835,0.00095242466,0.13631076,0.06856213,0.43908167,0.030389367,0.31904975],"study_design_scores_gemma":[0.00023739871,0.00036336156,0.00055804907,0.00026922268,0.00008437069,0.0012470535,0.0001379211,0.47047496,0.06516884,0.040979225,0.420379,0.00010067588],"about_ca_topic_score_codex":0.0012307562,"about_ca_topic_score_gemma":0.0021011073,"teacher_disagreement_score":0.015987325,"about_ca_system_score_codex":0.0006796719,"about_ca_system_score_gemma":0.0009622359,"threshold_uncertainty_score":0.05348295},"labels":[],"label_agreement":null},{"id":"W1825463799","doi":"10.1109/iwsoc.2004.22","title":"An embedded tester core for system-on-chip architectures","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Embedded system; System on a chip; Core (optical fiber); Overhead (engineering); Chip; Computer science; Automatic test equipment; Multi-core processor; Power consumption; System testing; Built-in self-test; Many core; Computer hardware; Engineering; Power (physics); Reliability engineering; Operating system; Parallel computing","score_opus":0.039376197060142865,"score_gpt":0.3195960098209169,"score_spread":0.280219812760774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1825463799","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08627011,0.0011096622,0.8872348,0.00020869898,0.00019442591,0.0003509091,0.0002591966,0.012836322,0.011535867],"genre_scores_gemma":[0.57782185,0.00042301868,0.40981284,0.00038562212,0.00007826626,0.00022932456,0.00080937543,0.0007042137,0.009735532],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994512,0.00012699113,0.000038323302,0.00006594499,0.00026264938,0.00005486221],"domain_scores_gemma":[0.9985807,0.0003784295,0.00015291321,0.00030663345,0.00046866777,0.00011260712],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00078508625,0.0005051339,0.0002700442,0.00032924904,0.00013642332,0.00042632633,0.0009066599,0.00035328127,0.004968689],"category_scores_gemma":[0.002084724,0.00023420258,0.00018912753,0.00021790336,0.00022681596,0.00079092383,0.0004465939,0.00073427055,0.0014450344],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006381703,0.00020786548,0.0050012954,0.0005115883,0.00008106005,0.0005321932,0.00016484808,0.009783389,0.5253934,0.030175794,0.014179903,0.41333055],"study_design_scores_gemma":[0.00021750889,0.0033947234,0.0074359453,0.000104128274,0.00017158898,0.0031717697,0.000062330415,0.27333304,0.5619524,0.006157787,0.1439337,0.000065059234],"about_ca_topic_score_codex":0.00021146314,"about_ca_topic_score_gemma":0.00043821993,"teacher_disagreement_score":0.004968689,"about_ca_system_score_codex":0.000270539,"about_ca_system_score_gemma":0.000568347,"threshold_uncertainty_score":0.016621947},"labels":[],"label_agreement":null},{"id":"W1828801786","doi":"10.1109/mtdt.1998.705951","title":"Verification of CAM tests for input stuck-at faults","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Correctness; Computer science; Fault coverage; Word (group theory); Built-in self-test; Fault (geology); Bit (key); Automatic test pattern generation; CMOS; Fault model; Algorithm; Parallel computing; Embedded system; Computer hardware; Electronic circuit; Mathematics; Electronic engineering; Engineering","score_opus":0.062103790451837365,"score_gpt":0.2661852260638524,"score_spread":0.20408143561201506,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1828801786","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6994482,0.0008511308,0.2791641,0.00047841517,0.00043902383,0.00023053134,0.000818043,0.005688198,0.012882339],"genre_scores_gemma":[0.97224236,0.000105268606,0.026384465,0.00012692974,0.000036829373,0.000091373855,0.00043240073,0.00007663064,0.0005037299],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9946371,0.0014730225,0.00039097096,0.00043329608,0.0024896674,0.0005761204],"domain_scores_gemma":[0.98033696,0.011684388,0.001728583,0.0022277958,0.0037578805,0.00026443938],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002604207,0.0008044419,0.00082303234,0.0015452949,0.00048453975,0.0014737331,0.0022115558,0.0012599203,0.0027710565],"category_scores_gemma":[0.02643071,0.00031879699,0.0008076229,0.0008410184,0.0015191537,0.0012920919,0.0009152828,0.000744639,0.000489891],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.004968274,0.0005311559,0.057339355,0.002443246,0.00047182236,0.0051849284,0.0012317481,0.113722704,0.44535112,0.13719413,0.0065042195,0.22505726],"study_design_scores_gemma":[0.0005203416,0.0020874701,0.0070012542,0.00018657488,0.00017343852,0.002007155,0.0001908903,0.46548608,0.4908303,0.025458315,0.005959352,0.00009869297],"about_ca_topic_score_codex":0.0017577711,"about_ca_topic_score_gemma":0.0012126635,"teacher_disagreement_score":0.0027710565,"about_ca_system_score_codex":0.0011422961,"about_ca_system_score_gemma":0.0021473905,"threshold_uncertainty_score":0.013772488},"labels":[],"label_agreement":null},{"id":"W1839452802","doi":"10.1109/test.2002.1041858","title":"Test and evaluation of multiple embedded mixed-signal test cores","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Waveform; Computer science; Signal generator; Electronic engineering; Offset (computer science); Robustness (evolution); Arbitrary waveform generator; Bandwidth (computing); Spurious-free dynamic range; Automatic test equipment; Engineering; Chip; CMOS; Telecommunications","score_opus":0.04433000181427951,"score_gpt":0.2715540274792253,"score_spread":0.2272240256649458,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1839452802","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.943931,0.0001759371,0.054483168,0.000043713713,0.00003943165,0.00009799156,0.00004169259,0.00033139938,0.0008557114],"genre_scores_gemma":[0.9711079,0.00003161287,0.02795655,0.00002988512,0.000010539017,0.00003983324,0.00006150742,0.000029290994,0.00073290616],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99842596,0.00035148524,0.00012350448,0.0003481671,0.00057805754,0.00017280855],"domain_scores_gemma":[0.9950583,0.0013797194,0.00056980597,0.0008740097,0.0017423455,0.0003757968],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014513728,0.00064072263,0.00053634105,0.00046760472,0.00015685339,0.00054022064,0.0012170126,0.0006234857,0.0013337028],"category_scores_gemma":[0.00545345,0.00029673037,0.00024163473,0.00030726226,0.0003024516,0.0009999616,0.00062276685,0.00028830915,0.00022868955],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020446845,0.0004695606,0.01127656,0.00022798477,0.00015402099,0.0006727523,0.00018612029,0.015613206,0.8741139,0.0012098086,0.0002745289,0.093756996],"study_design_scores_gemma":[0.00014500077,0.01063514,0.0051164357,0.000017422417,0.00013922344,0.0010479464,0.00007143886,0.098569855,0.88218594,0.00022610226,0.0018255647,0.000019922716],"about_ca_topic_score_codex":0.00023434017,"about_ca_topic_score_gemma":0.00038898966,"teacher_disagreement_score":0.0014513728,"about_ca_system_score_codex":0.00042043792,"about_ca_system_score_gemma":0.00032534587,"threshold_uncertainty_score":0.0076757073},"labels":[],"label_agreement":null},{"id":"W1842786248","doi":"10.1109/ccece.1995.528114","title":"A design for-testability technique for shorts and bridging faults in BiCMOS logic families","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Testability; Bridging (networking); BiCMOS; Computer science; Iddq testing; Design for testing; Electronic engineering; CMOS; Logic gate; Combinational logic; Reliability engineering; Embedded system; Engineering; Electrical engineering; Transistor; Voltage","score_opus":0.07034366378581088,"score_gpt":0.26455512739344633,"score_spread":0.19421146360763547,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1842786248","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19021432,0.00040128664,0.8028045,0.0002609442,0.00005351718,0.0002256232,0.000093424576,0.0027921034,0.0031542904],"genre_scores_gemma":[0.73971045,0.00012631324,0.25840476,0.00010349825,0.000030268062,0.00014269893,0.00013358385,0.00010723399,0.0012411905],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996118,0.000116708055,0.000031059124,0.00006021313,0.0001348963,0.000045273628],"domain_scores_gemma":[0.99866354,0.0006455097,0.00020625287,0.00021400626,0.0002316596,0.000039032657],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038150896,0.00046877115,0.00024354125,0.00055837934,0.000331314,0.0002542359,0.00053980213,0.00037278462,0.0016568808],"category_scores_gemma":[0.0018752168,0.00017216036,0.00031954187,0.00029103304,0.0003511981,0.000606388,0.00037901694,0.00045294323,0.00016164534],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007820606,0.000232831,0.004572477,0.00040638837,0.00012335362,0.0006919042,0.00044967132,0.04339196,0.5277513,0.026910903,0.0023686176,0.39231846],"study_design_scores_gemma":[0.0002539109,0.0022757247,0.0032087506,0.000073357885,0.00019550223,0.002489857,0.00012581723,0.40778044,0.54934984,0.018200722,0.015986944,0.000059149694],"about_ca_topic_score_codex":0.00046328557,"about_ca_topic_score_gemma":0.0007198447,"teacher_disagreement_score":0.0016568808,"about_ca_system_score_codex":0.00029659434,"about_ca_system_score_gemma":0.00030107814,"threshold_uncertainty_score":0.0055428743},"labels":[],"label_agreement":null},{"id":"W1857955865","doi":"10.1109/mtdt.1998.705952","title":"Fault models and test strategies for a two-bit per cell DRAM","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Dram; Computer science; Dynamic random-access memory; Testability; CAS latency; Process (computing); Universal memory; Embedded system; Reliability engineering; Parallel computing; Semiconductor memory; Computer hardware; Computer engineering; Electronic engineering; Computer memory; Memory refresh; Engineering; Memory controller; Programming language","score_opus":0.04451745301370576,"score_gpt":0.24619064998803597,"score_spread":0.20167319697433023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1857955865","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.110418834,0.00056849857,0.88037986,0.00042324493,0.000038165635,0.00013296417,0.00023465733,0.0007730097,0.007030733],"genre_scores_gemma":[0.868925,0.0004441961,0.12456684,0.00016163642,0.000029486862,0.00018641747,0.00022024958,0.000089076,0.005377124],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997782,0.00005131263,0.00001181899,0.000035868343,0.000092928196,0.000029804463],"domain_scores_gemma":[0.99954283,0.0002404726,0.000065472566,0.000057374604,0.00007653965,0.00001738572],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028797757,0.0005104299,0.00043163216,0.0005885723,0.00031238314,0.0005089976,0.0013610162,0.0008936491,0.0020782016],"category_scores_gemma":[0.0009197411,0.00018757355,0.0005444086,0.00026990418,0.00056866533,0.001098368,0.00036951178,0.0005794811,0.00032424196],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008413367,0.00005641819,0.00065545307,0.00005190473,0.000012454189,0.00017912846,0.000063480235,0.94436944,0.009142646,0.027692057,0.00050083833,0.01719207],"study_design_scores_gemma":[0.000008951857,0.00006698275,0.00009257232,0.000003917832,0.0000068909894,0.00005662995,0.000009414375,0.9927632,0.002072129,0.0044665607,0.00044661132,0.0000061328433],"about_ca_topic_score_codex":0.004060743,"about_ca_topic_score_gemma":0.0029728594,"teacher_disagreement_score":0.004060743,"about_ca_system_score_codex":0.0008428222,"about_ca_system_score_gemma":0.0005403545,"threshold_uncertainty_score":0.008074224},"labels":[],"label_agreement":null},{"id":"W1864353221","doi":"10.1109/newcas.2004.1359104","title":"Built-in self-test design of motion estimation computing array","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Harbin Institute of Technology","keywords":"Verilog; VHDL; Computer science; Field-programmable gate array; Encoder; Hardware description language; Motion estimation; Reliability (semiconductor); Embedded system; Computer architecture; Coding (social sciences); Built-in self-test; Logic simulation; Logic synthesis; Computer hardware; Computer engineering; Logic gate; Algorithm","score_opus":0.036977770844582855,"score_gpt":0.2645118536684934,"score_spread":0.22753408282391052,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1864353221","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21006358,0.0004691537,0.7751044,0.00030625344,0.0001345392,0.0002800809,0.00017716494,0.0036626395,0.00980218],"genre_scores_gemma":[0.90643734,0.000092187474,0.09008083,0.00017875491,0.00003424904,0.00011663728,0.00016899854,0.00009854119,0.0027924438],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965084,0.00008358378,0.000022246204,0.000059559883,0.00012042827,0.00006323794],"domain_scores_gemma":[0.9995085,0.00011383478,0.00008973541,0.000066139866,0.00018726847,0.00003451936],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022351673,0.00030887945,0.00023262318,0.00043833087,0.0002413713,0.00045995478,0.0010418786,0.000301929,0.0022800528],"category_scores_gemma":[0.0005604658,0.00015517697,0.00020577105,0.00014910752,0.00024999338,0.00040532625,0.00022006413,0.00025058305,0.00036618227],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012098806,0.00040337813,0.009639747,0.0005846899,0.00018948986,0.001322392,0.00054637674,0.096007295,0.5855044,0.030563774,0.0057494566,0.26827917],"study_design_scores_gemma":[0.00018857504,0.0020501171,0.0030759603,0.00004305996,0.00012439201,0.0013431879,0.00007352573,0.4426884,0.5322463,0.0032433881,0.0148757445,0.000047339316],"about_ca_topic_score_codex":0.0007489723,"about_ca_topic_score_gemma":0.00083503535,"teacher_disagreement_score":0.0022800528,"about_ca_system_score_codex":0.0004563494,"about_ca_system_score_gemma":0.00045190254,"threshold_uncertainty_score":0.007627547},"labels":[],"label_agreement":null},{"id":"W1864507686","doi":"10.1109/glsv.1991.143994","title":"Integrated approach to area-time tradeoff for built-in-self-test in VLSI circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Very-large-scale integration; Integer programming; Computer science; Electronic circuit; Graph; Graph theory; Linear programming; Integrated circuit; Built-in self-test; Computer engineering; Theoretical computer science; Parallel computing; Algorithm; Mathematics; Embedded system; Engineering; Electrical engineering; Combinatorics","score_opus":0.04697448092747652,"score_gpt":0.22927506396287298,"score_spread":0.18230058303539645,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1864507686","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007227726,0.0010998702,0.98227596,0.0003058521,0.000119332166,0.000044761004,0.000032498643,0.00041587398,0.008478008],"genre_scores_gemma":[0.47608197,0.0024091098,0.50026536,0.00079127355,0.00040472572,0.00014266433,0.00011539964,0.0003724407,0.019417038],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99936265,0.00012743042,0.000025865322,0.000059968464,0.00036052833,0.000063672975],"domain_scores_gemma":[0.9994,0.0003299339,0.000036569338,0.00007093175,0.00013841287,0.000024071433],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005504529,0.0008422967,0.00050378556,0.0007986957,0.00029377447,0.0017484165,0.0015383484,0.0011988585,0.0068958034],"category_scores_gemma":[0.0015863578,0.00041342172,0.0005755254,0.0008521297,0.0005350831,0.0017141005,0.00081015454,0.0017665648,0.0010237558],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043302434,0.00040535256,0.0007186057,0.00050071906,0.0002559289,0.00025960122,0.00025128585,0.19195198,0.087104455,0.4222947,0.008184721,0.28763968],"study_design_scores_gemma":[0.000054299868,0.00043274974,0.00028218466,0.00004580595,0.00012414627,0.00027502608,0.000032433953,0.8613365,0.031557668,0.090000786,0.01582496,0.000033431523],"about_ca_topic_score_codex":0.00045805934,"about_ca_topic_score_gemma":0.0010945227,"teacher_disagreement_score":0.0068958034,"about_ca_system_score_codex":0.0010138449,"about_ca_system_score_gemma":0.00047328396,"threshold_uncertainty_score":0.023068786},"labels":[],"label_agreement":null},{"id":"W1869433825","doi":"10.1109/ccece.2000.849736","title":"Gate-level fault diagnosis for scan-based VLSI environment","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Signature (topology); Very-large-scale integration; Fault (geology); Computer science; Fault coverage; Stuck-at fault; Automatic test pattern generation; Built-in self-test; Resolution (logic); Logic gate; Integrated circuit; Fault detection and isolation; Fault model; Electronic circuit; Scheme (mathematics); Electronic engineering; Algorithm; Engineering; Embedded system; Artificial intelligence; Electrical engineering; Mathematics","score_opus":0.0833974366990531,"score_gpt":0.2318329183348426,"score_spread":0.1484354816357895,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1869433825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.089852415,0.0001948136,0.9056825,0.00010162719,0.00001823299,0.000059761558,0.00011025238,0.0023245034,0.0016558729],"genre_scores_gemma":[0.7222571,0.00015561462,0.27597126,0.000086860564,0.000015387668,0.000034187615,0.00023198189,0.000071095565,0.0011765063],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99981624,0.00003522376,0.00000775759,0.000025894591,0.000091790454,0.000023160239],"domain_scores_gemma":[0.99961424,0.00017058695,0.00003217524,0.000092170376,0.000074963864,0.000015886999],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001417002,0.00027331433,0.00026069945,0.00037941095,0.00021202136,0.0003166729,0.0006324686,0.00033426296,0.001429612],"category_scores_gemma":[0.00076061336,0.00010610339,0.00021895781,0.0002243124,0.0003270429,0.0006040294,0.00037899884,0.00032224815,0.00034217388],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00060190546,0.00013186055,0.0043582744,0.0002691495,0.000048461992,0.0006220676,0.00016489267,0.09940914,0.33596477,0.044241574,0.0027769941,0.5114109],"study_design_scores_gemma":[0.000049542767,0.00046058008,0.0011953114,0.000020110594,0.00003984538,0.0005207869,0.000035014178,0.80037975,0.17395358,0.018302837,0.0050185355,0.000024038722],"about_ca_topic_score_codex":0.0006439298,"about_ca_topic_score_gemma":0.0013923349,"teacher_disagreement_score":0.001429612,"about_ca_system_score_codex":0.00030017903,"about_ca_system_score_gemma":0.00032405378,"threshold_uncertainty_score":0.0047825575},"labels":[],"label_agreement":null},{"id":"W1881506156","doi":"10.1109/test.1996.557094","title":"LIMSoft: automated tool for design and test integration of analog circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Polytechnique Montréal","funders":"","keywords":"Sensitivity (control systems); Computer science; Analogue electronics; Automatic test pattern generation; Fault (geology); Design for testing; Electronic circuit; Built-in self-test; Electronic engineering; Fault detection and isolation; Computation; Reliability engineering; Embedded system; Engineering; Algorithm; Electrical engineering; Artificial intelligence","score_opus":0.05381373514173774,"score_gpt":0.2522790968109267,"score_spread":0.19846536166918896,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1881506156","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028112065,0.00016443763,0.9249478,0.000049050006,0.0000270822,0.000063977415,0.00039662703,0.0698194,0.0017204287],"genre_scores_gemma":[0.12251433,0.0002916775,0.8624831,0.00030489502,0.00007376827,0.0006946993,0.0028632449,0.0064378018,0.0043365182],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99817884,0.0005146935,0.0001386549,0.00021858103,0.00082541356,0.00012376887],"domain_scores_gemma":[0.99604625,0.0026712618,0.00029897786,0.0005542155,0.0003523346,0.000076982054],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018936304,0.002031832,0.0008738151,0.0019886363,0.0004386195,0.001343108,0.002204364,0.00086723326,0.01805963],"category_scores_gemma":[0.00593175,0.0010605045,0.001044575,0.00091751805,0.00079983583,0.001947312,0.0015591016,0.0015695011,0.0038928697],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007775122,0.00025387184,0.0024037086,0.0012342321,0.00019185213,0.00078763405,0.00032048058,0.06454364,0.043829642,0.028223803,0.046732668,0.81070083],"study_design_scores_gemma":[0.00046924988,0.00054283935,0.0019036954,0.00031030952,0.0001485054,0.0015961723,0.000085239066,0.75219136,0.09186565,0.05705239,0.09368826,0.0001463759],"about_ca_topic_score_codex":0.0009828709,"about_ca_topic_score_gemma":0.00115332,"teacher_disagreement_score":0.01805963,"about_ca_system_score_codex":0.00070588134,"about_ca_system_score_gemma":0.0009921461,"threshold_uncertainty_score":0.060415506},"labels":[],"label_agreement":null},{"id":"W1884085015","doi":"10.1109/icecs.2001.957530","title":"Combinational verification by simulations, SAT and BDDs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Combinational logic; Satisfiability; Automatic test pattern generation; Computer science; Boolean satisfiability problem; Test vector; Intelligent verification; Functional verification; Formal verification; Algorithm; High-level verification; Runtime verification; Fault coverage; Theoretical computer science; Electronic circuit; Logic gate; Programming language; Artificial intelligence; Engineering; Test set","score_opus":0.019764517156075433,"score_gpt":0.20599673514258557,"score_spread":0.18623221798651013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1884085015","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006628942,0.0005268547,0.98929954,0.0001508684,0.000022378717,0.000039262617,0.000055042477,0.0004883924,0.002788629],"genre_scores_gemma":[0.43754533,0.002338198,0.55622345,0.00018436254,0.00007478881,0.00037225534,0.0002948646,0.00024026877,0.0027264787],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99773335,0.001125625,0.00014483811,0.00023419835,0.00068977755,0.00007225553],"domain_scores_gemma":[0.99633163,0.0028683143,0.0001824615,0.00041614848,0.0001735369,0.000027969932],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016322567,0.00088800467,0.0006487299,0.00085044414,0.00031854725,0.0012721628,0.00082059775,0.0008540005,0.0025443777],"category_scores_gemma":[0.004901985,0.0006997575,0.00082168996,0.00083066296,0.0022018976,0.0025149481,0.0010260557,0.0011783661,0.0004888815],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021682656,0.000055677112,0.0009569377,0.0004827401,0.0001295721,0.00020442325,0.00019869817,0.46614885,0.012398351,0.40606782,0.00087282824,0.11226723],"study_design_scores_gemma":[0.000043825345,0.000060545914,0.00010728115,0.00006973332,0.000032581338,0.000116314186,0.000026817963,0.8067022,0.011776476,0.17194465,0.009095943,0.000023601315],"about_ca_topic_score_codex":0.0014498222,"about_ca_topic_score_gemma":0.0015595381,"teacher_disagreement_score":0.0025443777,"about_ca_system_score_codex":0.00076867774,"about_ca_system_score_gemma":0.0007036663,"threshold_uncertainty_score":0.008632302},"labels":[],"label_agreement":null},{"id":"W1899802846","doi":"10.1109/test.1995.529946","title":"Linking diagnostic software to hardware self test in telecom systems","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Software; Computer science; Embedded system; Built-in self-test; Automatic test equipment; Test (biology); Reliability engineering; Computer hardware; Computer architecture; Operating system; Engineering","score_opus":0.020496989334917382,"score_gpt":0.21469202276916696,"score_spread":0.19419503343424957,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1899802846","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17529431,0.0022610635,0.8089054,0.00069062796,0.000143413,0.00009774807,0.00002238345,0.0024853586,0.010099675],"genre_scores_gemma":[0.7638158,0.0008132121,0.22999331,0.00036790434,0.000117464544,0.0000816875,0.000039190803,0.0001272369,0.004644205],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991429,0.0002541676,0.000031691772,0.00009255553,0.00040432953,0.000074346484],"domain_scores_gemma":[0.99859947,0.0008772112,0.00013404843,0.00017117249,0.00016706684,0.00005110956],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005309891,0.00031566044,0.00019658878,0.0011311851,0.00023505042,0.00077048806,0.0006687298,0.0010311464,0.0016913362],"category_scores_gemma":[0.0026246519,0.00031976588,0.00018757248,0.00051646546,0.00089746976,0.001474862,0.00087433186,0.00088113506,0.00033201752],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042199247,0.00026349703,0.0037373684,0.00028622168,0.000039669354,0.0013702462,0.0006951125,0.026541784,0.15503801,0.102664955,0.0019363968,0.70700485],"study_design_scores_gemma":[0.00018154949,0.00237653,0.0044775316,0.00019690947,0.00012916706,0.0054023713,0.00029019994,0.46721786,0.34620166,0.13845025,0.03497364,0.00010227354],"about_ca_topic_score_codex":0.0004339619,"about_ca_topic_score_gemma":0.00038727283,"teacher_disagreement_score":0.0016913362,"about_ca_system_score_codex":0.00035155035,"about_ca_system_score_gemma":0.00033799247,"threshold_uncertainty_score":0.00565809},"labels":[],"label_agreement":null},{"id":"W1902647564","doi":"10.1109/test.1995.529939","title":"A built-in self-test strategy for wireless communication systems","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Baseband; Intermodulation; Wireless; Electronic engineering; Computer science; Communications system; Band-pass filter; Radio frequency; Software-defined radio; Telecommunications; Electrical engineering; Engineering; Bandwidth (computing); Amplifier","score_opus":0.056810115772983026,"score_gpt":0.26328216127249887,"score_spread":0.20647204549951584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1902647564","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12251415,0.00040155288,0.86875135,0.0003240417,0.000068314424,0.00027753334,0.000031802014,0.0017540613,0.005877281],"genre_scores_gemma":[0.6975509,0.00020703432,0.29618803,0.0003505531,0.00006643038,0.00014548968,0.00006720946,0.00011238734,0.0053119143],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99950755,0.00017210928,0.000028477643,0.00006397371,0.0001951422,0.00003277344],"domain_scores_gemma":[0.99898046,0.00028463348,0.00014882775,0.0002801536,0.0002502158,0.000055695244],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038558783,0.00037695866,0.00025343796,0.0004741783,0.00034332063,0.00043530576,0.00070229225,0.0004451991,0.0013678038],"category_scores_gemma":[0.0013406012,0.00015705288,0.0002064453,0.00014143751,0.00075282966,0.0008578684,0.00041648577,0.00044501515,0.0005648279],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026332616,0.00034398783,0.0021099078,0.00020175385,0.00003574403,0.0002538154,0.00026575872,0.004818105,0.69816107,0.022843951,0.0010410969,0.2696615],"study_design_scores_gemma":[0.00009330108,0.004435905,0.0045731883,0.00007307526,0.00009299186,0.00281158,0.000096458054,0.0719318,0.8875903,0.009763962,0.018472621,0.00006477777],"about_ca_topic_score_codex":0.00012844677,"about_ca_topic_score_gemma":0.00023824394,"teacher_disagreement_score":0.0013678038,"about_ca_system_score_codex":0.00021804032,"about_ca_system_score_gemma":0.0002663623,"threshold_uncertainty_score":0.004575789},"labels":[],"label_agreement":null},{"id":"W1907736196","doi":"10.1109/vtest.1998.670899","title":"An approach to modeling and testing memories and its application to CAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Design for testing; Testability; Fault coverage; Computer science; Automatic test pattern generation; Fault (geology); Reduction (mathematics); Fault model; Word (group theory); Stuck-at fault; Algorithm; Parallel computing; Fault detection and isolation; Embedded system; Reliability engineering; Engineering; Artificial intelligence; Mathematics; Electronic circuit","score_opus":0.06398900898902385,"score_gpt":0.24562356838744134,"score_spread":0.1816345593984175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1907736196","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023620452,0.00016807507,0.9941127,0.00012427557,0.000020462772,0.00004705309,0.000037745463,0.0002576226,0.0028699262],"genre_scores_gemma":[0.1048032,0.000658245,0.8893795,0.00018505064,0.000067888635,0.00046375193,0.00014137971,0.00009138595,0.004209595],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99941623,0.00019069924,0.00003832646,0.000088420835,0.00022663531,0.00003969371],"domain_scores_gemma":[0.999332,0.00027908903,0.000054710632,0.00016797699,0.00014465326,0.000021553937],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052244635,0.0009617735,0.0006521126,0.0007595084,0.00051587925,0.0009729944,0.002207145,0.0014972962,0.0020230908],"category_scores_gemma":[0.0020116733,0.0005225273,0.0014637663,0.00071540865,0.0013211431,0.0011982054,0.00093337736,0.0016468357,0.00078777137],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004962975,0.000067282825,0.0007096473,0.0002468913,0.00005846029,0.0005232721,0.0003464084,0.3168538,0.023477219,0.5453513,0.0021708363,0.110145316],"study_design_scores_gemma":[0.000017093267,0.0001377152,0.00016474948,0.00007392462,0.00003749584,0.0005591211,0.000067464134,0.70266914,0.009910696,0.25899047,0.027346747,0.000025420217],"about_ca_topic_score_codex":0.0026487038,"about_ca_topic_score_gemma":0.0019284271,"teacher_disagreement_score":0.0026487038,"about_ca_system_score_codex":0.00075462926,"about_ca_system_score_gemma":0.0007198389,"threshold_uncertainty_score":0.0067679286},"labels":[],"label_agreement":null},{"id":"W1914094286","doi":"10.1109/iscas.1993.394073","title":"Fault characterization and testability analysis of emitter coupled logic and comparison with CMOS &amp; BiCMOS circuits","year":2002,"lang":"en","type":"article","venue":"1993 IEEE International Symposium on Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Testability; Emitter-coupled logic; BiCMOS; Logic gate; Fault (geology); Computer science; Electronic engineering; Pass transistor logic; Digital electronics; Engineering; Electronic circuit; Electrical engineering; Voltage; Logic family; Logic synthesis; Reliability engineering; Transistor","score_opus":0.0485256790012604,"score_gpt":0.26484120630778,"score_spread":0.21631552730651962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1914094286","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97683275,0.00034737308,0.02182372,0.000030124087,0.0000068781437,0.000011543048,0.00009946788,0.00015477752,0.00069327507],"genre_scores_gemma":[0.9968928,0.000041311956,0.0027612087,0.000008871388,0.0000027904948,0.000005808767,0.00009554884,0.0000074195996,0.0001841717],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996636,0.00006733926,0.00003067414,0.00005477202,0.0001493887,0.000034191744],"domain_scores_gemma":[0.99850804,0.000738855,0.00021986842,0.00019341485,0.0003080908,0.000031718337],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019350501,0.0002761213,0.00015883571,0.0015436286,0.000122576,0.00025987133,0.00033404634,0.00033572904,0.0009598648],"category_scores_gemma":[0.002122928,0.00008032419,0.00021452866,0.0005924307,0.0002279057,0.00045910125,0.00016850646,0.00011037991,0.000070850154],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018433476,0.00022864157,0.03875178,0.00039127393,0.00019689769,0.0010714422,0.0003492404,0.14234181,0.6625912,0.004613294,0.0005835725,0.14703754],"study_design_scores_gemma":[0.000051332005,0.001650614,0.034598902,0.00003276375,0.00011898409,0.002015106,0.00010905971,0.6454893,0.3121364,0.0023439326,0.0014154885,0.00003810079],"about_ca_topic_score_codex":0.0013468991,"about_ca_topic_score_gemma":0.0010892977,"teacher_disagreement_score":0.0015436286,"about_ca_system_score_codex":0.00036905674,"about_ca_system_score_gemma":0.000102033395,"threshold_uncertainty_score":0.003211081},"labels":[],"label_agreement":null},{"id":"W1914871464","doi":"10.1109/test.1995.529820","title":"Arbitrary-precision signal generation for bandlimited mixed-signal testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Bandlimiting; SIGNAL (programming language); Computer science; Electronic engineering; Signal-to-noise ratio (imaging); Noise (video); Field-programmable gate array; Range (aeronautics); Analog signal; Chip; Signal processing; Digital signal processing; Engineering; Computer hardware; Telecommunications; Mathematics; Artificial intelligence; Fourier transform","score_opus":0.10565786476998958,"score_gpt":0.2465325670212083,"score_spread":0.14087470225121873,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1914871464","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07561028,0.001419141,0.90932196,0.00038570198,0.00026602714,0.0001598066,0.000052279094,0.0014328571,0.011351974],"genre_scores_gemma":[0.59377027,0.0006262262,0.4009205,0.00027918792,0.0002144248,0.00008630971,0.00007964307,0.0001618591,0.0038616087],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993024,0.00019238169,0.000031276773,0.00008448435,0.00034477023,0.00004463499],"domain_scores_gemma":[0.99902093,0.0005011064,0.00012499126,0.00015780244,0.00015169344,0.000043369935],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000725249,0.00052582513,0.00030733141,0.00043557948,0.00023877584,0.00046378464,0.0008608621,0.00050987845,0.0037316547],"category_scores_gemma":[0.0018434674,0.00022324112,0.00015976685,0.0002788675,0.00055252865,0.0008338856,0.0006381415,0.00061832904,0.0008056981],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047210857,0.00008409029,0.0007878466,0.00031590823,0.000019871622,0.00028970934,0.00015078721,0.0054327627,0.68949765,0.025897952,0.0010236329,0.27602762],"study_design_scores_gemma":[0.000120252655,0.0017016851,0.0014842524,0.000116535746,0.000071024144,0.002222502,0.00003991928,0.09952584,0.8289616,0.011813726,0.05387214,0.000070566595],"about_ca_topic_score_codex":0.00005967284,"about_ca_topic_score_gemma":0.00021039904,"teacher_disagreement_score":0.0037316547,"about_ca_system_score_codex":0.00027323383,"about_ca_system_score_gemma":0.000117626194,"threshold_uncertainty_score":0.012483656},"labels":[],"label_agreement":null},{"id":"W1917460951","doi":"10.1109/iscas.1993.394047","title":"A functional-level testability evaluation using a new M-testability approach","year":2002,"lang":"en","type":"article","venue":"1993 IEEE International Symposium on Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Computer science; Path (computing); Design for testing; Reliability engineering; Algorithm; Programming language; Engineering","score_opus":0.20491530232367663,"score_gpt":0.29523164335668706,"score_spread":0.09031634103301042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1917460951","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014385053,0.00019194203,0.9796311,0.000057831363,0.000023439814,0.00006506646,0.0000818962,0.0004670234,0.005096662],"genre_scores_gemma":[0.49035686,0.00027569904,0.504811,0.0001327779,0.00006632735,0.00021438755,0.0003944315,0.00020939809,0.0035390903],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99825853,0.0004072645,0.000117459465,0.00024803172,0.00085407676,0.00011467584],"domain_scores_gemma":[0.99812144,0.0008016593,0.0001644074,0.0003007785,0.0005640813,0.000047545345],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011430396,0.0009802212,0.00051824225,0.0033673823,0.0002829085,0.0014081119,0.000844477,0.00074707303,0.004233613],"category_scores_gemma":[0.0040559825,0.00020248842,0.0009687043,0.0009364773,0.00083407277,0.0017722684,0.000840895,0.0008016103,0.0004883273],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003110833,0.00019950591,0.0060763475,0.00052120653,0.00018940956,0.00049871753,0.00019786315,0.1654497,0.098979995,0.21612906,0.002502302,0.50894475],"study_design_scores_gemma":[0.000059465052,0.00068696507,0.0040104287,0.000105892825,0.000108266584,0.0009022591,0.00007828582,0.8450457,0.06487495,0.07236141,0.011687442,0.000078982186],"about_ca_topic_score_codex":0.0011726214,"about_ca_topic_score_gemma":0.00090037077,"teacher_disagreement_score":0.004233613,"about_ca_system_score_codex":0.0012532258,"about_ca_system_score_gemma":0.0006174739,"threshold_uncertainty_score":0.014162779},"labels":[],"label_agreement":null},{"id":"W1922915833","doi":"10.1109/icvd.2000.812609","title":"Hierarchical test generation for systems on a chip","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Semiconductor Research Corporation","keywords":"Testability; Design for testing; Automatic test pattern generation; Computer science; System on a chip; Embedded system; Chip; Logic synthesis; Computer architecture; Core (optical fiber); Logic gate; Reliability engineering; Engineering; Electronic circuit; Algorithm","score_opus":0.07613928659928185,"score_gpt":0.2476974535768787,"score_spread":0.17155816697759685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1922915833","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013559481,0.000305691,0.9718137,0.00022165703,0.000059875463,0.00034009898,0.00034054654,0.005144994,0.008213929],"genre_scores_gemma":[0.2755298,0.00027504156,0.71630543,0.00023763509,0.000048846337,0.00057306525,0.0019470593,0.0006056324,0.0044774357],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99891746,0.00038793092,0.0000657961,0.00015113626,0.0003907543,0.00008693853],"domain_scores_gemma":[0.9984309,0.00089960755,0.00008044121,0.00032608377,0.00023446715,0.000028435794],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008372005,0.00072697195,0.00046683717,0.0009027266,0.0003755338,0.0007804649,0.0008944793,0.00057987776,0.008253374],"category_scores_gemma":[0.0035882453,0.00031595127,0.0007461506,0.00061497727,0.00087537343,0.00073027745,0.00081722543,0.00075467024,0.001234785],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002482471,0.00013128945,0.0015896247,0.0007859849,0.00007950291,0.00080363126,0.00033251906,0.25638178,0.03699018,0.14590605,0.015160347,0.5415908],"study_design_scores_gemma":[0.00013727642,0.00035057406,0.00085028174,0.00010241152,0.00006516946,0.00049790804,0.000071655384,0.77728397,0.03255872,0.14402327,0.04402438,0.000034362794],"about_ca_topic_score_codex":0.0015052238,"about_ca_topic_score_gemma":0.0018580784,"teacher_disagreement_score":0.008253374,"about_ca_system_score_codex":0.0007153143,"about_ca_system_score_gemma":0.0007050746,"threshold_uncertainty_score":0.027610242},"labels":[],"label_agreement":null},{"id":"W1923091211","doi":"10.1109/iscas.2003.1206374","title":"A tester-on-chip implementation in 0.18μ CMOS utilizing a MEMS interface","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Chip; Microelectromechanical systems; Interface (matter); Embedded system; System on a chip; CMOS; Electronic engineering; Automatic test equipment; Computer science; Computer hardware; Engineering; Electrical engineering; Materials science; Reliability engineering","score_opus":0.04227739626725232,"score_gpt":0.3157473720209885,"score_spread":0.2734699757537362,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1923091211","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21289003,0.00093382614,0.7635662,0.00032038632,0.00036065365,0.00035852354,0.00035714367,0.008730183,0.012482998],"genre_scores_gemma":[0.60367185,0.00036504664,0.3903186,0.00021918741,0.000053423468,0.0001553552,0.00021010339,0.00015622107,0.004850287],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968016,0.000050990482,0.000020550095,0.00004386433,0.00016459693,0.00003987815],"domain_scores_gemma":[0.9996351,0.000113610906,0.0000519255,0.00006023797,0.000107436696,0.00003156447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029067724,0.00038939036,0.000324127,0.00040290906,0.00015417363,0.0004133579,0.0010908882,0.00036772713,0.003134304],"category_scores_gemma":[0.00069642777,0.00024644376,0.00025013858,0.00020160955,0.00017196429,0.0005406613,0.0002334181,0.00037267662,0.00086941425],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030101393,0.00016699034,0.0048087765,0.00038479696,0.00011099306,0.0007789214,0.0002494992,0.0040273066,0.78723156,0.008452822,0.0038079098,0.18967932],"study_design_scores_gemma":[0.00023895866,0.0038153431,0.0063787336,0.000055748475,0.00028203105,0.003844692,0.00014494652,0.11660055,0.81628996,0.0013374264,0.050922323,0.00008931745],"about_ca_topic_score_codex":0.00070169615,"about_ca_topic_score_gemma":0.0017076123,"teacher_disagreement_score":0.003134304,"about_ca_system_score_codex":0.00021211944,"about_ca_system_score_gemma":0.00040318238,"threshold_uncertainty_score":0.0104852915},"labels":[],"label_agreement":null},{"id":"W1932346019","doi":"10.1109/dftvs.1993.595745","title":"Some results on yield and local design rule relaxation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"","keywords":"Cluster analysis; Exponent; Relaxation (psychology); Computer science; Optimal design; Yield (engineering); Mathematical optimization; Line (geometry); Algorithm; Mathematics; Artificial intelligence; Machine learning; Geometry","score_opus":0.06322303901327955,"score_gpt":0.2288302460989957,"score_spread":0.16560720708571613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1932346019","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.045136716,0.004942378,0.8809004,0.0010959557,0.00013700342,0.00008791336,0.00021671642,0.0005077223,0.06697515],"genre_scores_gemma":[0.7845218,0.008348359,0.17884028,0.0014839092,0.0007556981,0.0003334112,0.0006168002,0.0011151817,0.023984564],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978011,0.0005179014,0.0000902706,0.00038745804,0.0008036913,0.00039950784],"domain_scores_gemma":[0.9910822,0.0065933843,0.00077315024,0.0007303189,0.00061647996,0.00020439956],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0036377765,0.0019373122,0.0020506624,0.0013439244,0.0011772744,0.0019633062,0.0016444174,0.001408401,0.010425454],"category_scores_gemma":[0.014007078,0.00091844867,0.0021994873,0.0020533595,0.0020950392,0.002464765,0.0015645988,0.0034382557,0.001536795],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033202991,0.00038403342,0.0009121768,0.00080331595,0.0002264067,0.00052138587,0.00047169326,0.56687933,0.014511488,0.28596756,0.00912997,0.11986068],"study_design_scores_gemma":[0.00008247706,0.00035808244,0.0009982033,0.00015654947,0.00020092746,0.00033769137,0.00018710343,0.60127825,0.009106128,0.37605575,0.011165416,0.00007330109],"about_ca_topic_score_codex":0.0010086683,"about_ca_topic_score_gemma":0.0009572351,"teacher_disagreement_score":0.010425454,"about_ca_system_score_codex":0.0014876944,"about_ca_system_score_gemma":0.00085497106,"threshold_uncertainty_score":0.034876585},"labels":[],"label_agreement":null},{"id":"W1938620772","doi":"10.1109/iccd.1996.563529","title":"Design for testability of integrated operational amplifiers using oscillation-test strategy","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Oscillation (cell signaling); Testability; Design for testing; Electronic engineering; Computer science; Overhead (engineering); Amplifier; Automatic test pattern generation; Operational amplifier; Control theory (sociology); Reliability engineering; Engineering; Electrical engineering; Electronic circuit; CMOS","score_opus":0.13724040282142427,"score_gpt":0.2857139639460925,"score_spread":0.14847356112466822,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1938620772","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056591798,0.00019944833,0.9407914,0.00007498503,0.000014929551,0.00007090799,0.000026402497,0.00044719767,0.0017829542],"genre_scores_gemma":[0.82036495,0.00014774497,0.17837057,0.00006886063,0.000027770548,0.00015024818,0.00008359245,0.000052056123,0.0007341223],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99952066,0.00011942199,0.000041741383,0.000094179195,0.00017188632,0.00005214235],"domain_scores_gemma":[0.99870205,0.00071247574,0.00022293585,0.000113602866,0.00021475177,0.000034076602],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006480424,0.0005255495,0.00027623004,0.00048109906,0.00017050594,0.00046156626,0.0007419077,0.0003495672,0.001238795],"category_scores_gemma":[0.0025690298,0.00017044986,0.00023151062,0.00020595202,0.00035711937,0.0006629428,0.0002836802,0.00028309846,0.00020984287],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000539568,0.00017358187,0.0051381434,0.00040299838,0.00011823591,0.000514423,0.00024787342,0.15387864,0.33142763,0.051214457,0.001147195,0.45519722],"study_design_scores_gemma":[0.000185374,0.0015813663,0.002635093,0.00006798749,0.00013854903,0.0011732456,0.000059765,0.8334198,0.13064706,0.021811271,0.008239937,0.00004052407],"about_ca_topic_score_codex":0.00038683944,"about_ca_topic_score_gemma":0.00036970802,"teacher_disagreement_score":0.001238795,"about_ca_system_score_codex":0.0002940418,"about_ca_system_score_gemma":0.00025683572,"threshold_uncertainty_score":0.0041441917},"labels":[],"label_agreement":null},{"id":"W1941127798","doi":"10.1109/ats.1996.555160","title":"DP-BIST: a built-in self-test for DSP data paths-a low overhead and high fault coverage technique","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Built-in self-test; Datapath; Boundary scan; Embedded system; Shift register; Overhead (engineering); Fault coverage; Computer science; Automatic test pattern generation; Computer hardware; Engineering; Chip; Integrated circuit; Operating system; Electronic circuit","score_opus":0.03269631457105857,"score_gpt":0.2539821310655654,"score_spread":0.22128581649450682,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1941127798","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06446257,0.0019843918,0.9192031,0.00021116408,0.00013122673,0.00011394544,0.0001997085,0.0060516116,0.007642287],"genre_scores_gemma":[0.6556113,0.00087916234,0.33530027,0.0003014592,0.00011830749,0.000121180434,0.00053640397,0.00034872498,0.006783185],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997489,0.000032463,0.000012917213,0.000028558015,0.00014769791,0.00002951953],"domain_scores_gemma":[0.9996824,0.000101369296,0.00005108322,0.000064916705,0.0000767969,0.000023466604],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016114995,0.00030355455,0.00035448704,0.0007654119,0.00017724925,0.00034625758,0.0007982943,0.0003374517,0.0016881097],"category_scores_gemma":[0.00042993407,0.00016406809,0.00023048694,0.00038104574,0.00036064952,0.0006299123,0.00049781956,0.00046621083,0.0005415169],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022663373,0.00011603386,0.0012885731,0.0003263138,0.00003959259,0.0005611981,0.000057316927,0.006961421,0.5250837,0.0117474245,0.003172135,0.45041963],"study_design_scores_gemma":[0.00011014255,0.0021191805,0.0031120083,0.000056754732,0.00009136452,0.007874387,0.000035395493,0.17310569,0.76949275,0.0070587024,0.036885116,0.000058527014],"about_ca_topic_score_codex":0.0001805833,"about_ca_topic_score_gemma":0.00025418983,"teacher_disagreement_score":0.0016881097,"about_ca_system_score_codex":0.00019924525,"about_ca_system_score_gemma":0.00019701682,"threshold_uncertainty_score":0.0056473613},"labels":[],"label_agreement":null},{"id":"W1946667159","doi":"10.1109/pacrim.1995.519568","title":"A new BIST architecture: design and implementation in VLSI","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Built-in self-test; Very-large-scale integration; Computer science; Scheme (mathematics); Combinational logic; Signature (topology); Embedded system; Computer architecture; Code (set theory); Design for testing; Chip; Logic gate; Computer hardware; Engineering; Algorithm; Reliability engineering; Testability; Mathematics; Programming language","score_opus":0.03215690340051585,"score_gpt":0.25879373298361125,"score_spread":0.2266368295830954,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1946667159","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014158372,0.001838486,0.96625185,0.00049377483,0.00038708973,0.0001527074,0.00008957288,0.0032018938,0.013426237],"genre_scores_gemma":[0.22528936,0.0017164795,0.75304604,0.00088401465,0.00046782193,0.00029712773,0.00030305408,0.00020908048,0.017787034],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978036,0.000032630425,0.00001528427,0.00003165443,0.00011016413,0.000029934738],"domain_scores_gemma":[0.9998186,0.000027385959,0.000020083746,0.000030388228,0.00008305378,0.000020449806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029468138,0.0003077061,0.0002543714,0.0006137681,0.00018019286,0.0006874642,0.0010981471,0.0006645895,0.0047067483],"category_scores_gemma":[0.0003547198,0.00022615021,0.00019873827,0.00040530635,0.0003492539,0.0011436472,0.0004526536,0.0006145469,0.0018992536],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019005383,0.00013429185,0.0006855449,0.0005078684,0.00005440327,0.000325937,0.00011730561,0.010604528,0.25161344,0.07724125,0.0103831515,0.6481421],"study_design_scores_gemma":[0.00035268083,0.0024694921,0.0018514912,0.00018854598,0.00020309638,0.004710832,0.000081710474,0.37487823,0.3075404,0.041521613,0.26607716,0.00012475588],"about_ca_topic_score_codex":0.00018951402,"about_ca_topic_score_gemma":0.0004005368,"teacher_disagreement_score":0.0047067483,"about_ca_system_score_codex":0.0003389179,"about_ca_system_score_gemma":0.00032035937,"threshold_uncertainty_score":0.01574564},"labels":[],"label_agreement":null},{"id":"W1947113194","doi":"10.1109/vts.2005.76","title":"SRAM Retention Testing: Zero Incremental Time Integration with March Algorithms","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of British Columbia","funders":"CMC Microsystems","keywords":"Computer science; Static random-access memory; Data retention; Session (web analytics); Embedded system; Algorithm; Computer hardware; Parallel computing; Real-time computing","score_opus":0.03457742948732878,"score_gpt":0.24119486864426865,"score_spread":0.20661743915693986,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1947113194","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.061177798,0.00023192404,0.93415457,0.000114541464,0.00002449049,0.00007851956,0.000023989101,0.00222754,0.0019667244],"genre_scores_gemma":[0.49637988,0.000106691004,0.5021396,0.00006539273,0.00001805447,0.00008079701,0.00006992011,0.00010831959,0.001031308],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990835,0.00025835435,0.000047702863,0.00011823587,0.00042303506,0.00006907445],"domain_scores_gemma":[0.9978058,0.0011268056,0.00028406273,0.00036150377,0.00034901814,0.000072853014],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008332724,0.0006304745,0.0004995248,0.0007616564,0.00019129008,0.00076797855,0.0016136765,0.00053717935,0.0014799986],"category_scores_gemma":[0.004948265,0.00024363231,0.0004277069,0.00056959235,0.00052141084,0.0011279607,0.00065993844,0.0007157503,0.00028910878],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008632404,0.0002595902,0.0042677093,0.00013682728,0.00008890726,0.00017282524,0.00013442736,0.33710116,0.04659212,0.027860174,0.0012520733,0.581271],"study_design_scores_gemma":[0.000029022733,0.00023293849,0.00022335813,0.000005410458,0.000015238014,0.00009622715,0.000006999062,0.9791084,0.01673876,0.0026114956,0.00092452014,0.0000076562965],"about_ca_topic_score_codex":0.0014512656,"about_ca_topic_score_gemma":0.0014430659,"teacher_disagreement_score":0.0016136765,"about_ca_system_score_codex":0.0006178419,"about_ca_system_score_gemma":0.00071303186,"threshold_uncertainty_score":0.0049511194},"labels":[],"label_agreement":null},{"id":"W1947381599","doi":"10.1109/iscas.2001.922035","title":"Deriving accurate ASIC cell fault models for VITAL compliant VHDL simulation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Application-specific integrated circuit; VHDL; Computer science; Fault injection; Embedded system; Fault (geology); Software; Hardware description language; Task (project management); Standard cell; Computer architecture; Integrated circuit; Engineering; Field-programmable gate array; Systems engineering; Programming language; Operating system","score_opus":0.09598267773188587,"score_gpt":0.2725513324951777,"score_spread":0.17656865476329184,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1947381599","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021054879,0.00003299095,0.97342163,0.000035712837,0.000018708271,0.000041929026,0.00022685474,0.002982362,0.0021849326],"genre_scores_gemma":[0.5617749,0.00017749218,0.43333432,0.000076469594,0.000014625689,0.000265353,0.0008629774,0.0006748521,0.0028190166],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994036,0.0001113796,0.000041298033,0.00004586708,0.00035562564,0.00004217413],"domain_scores_gemma":[0.9989448,0.00040411757,0.00009433154,0.00030327105,0.00023098348,0.000022523749],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006287169,0.00054395734,0.00037999102,0.0007718598,0.00029442023,0.0007293038,0.00112612,0.00057886005,0.0025978796],"category_scores_gemma":[0.00264752,0.0004222182,0.000465617,0.0002902411,0.0003951877,0.0008673275,0.0005335512,0.0007826225,0.0006987379],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006950361,0.000040612333,0.0011772674,0.00010050288,0.000026373147,0.00012629759,0.000118473734,0.91048265,0.020828381,0.02604194,0.0015642397,0.039423734],"study_design_scores_gemma":[0.000013541012,0.000030436206,0.000063636704,0.000007953096,0.000007878557,0.00004107068,0.00000929758,0.9733181,0.019381242,0.004070489,0.0030493473,0.0000069830776],"about_ca_topic_score_codex":0.0017001275,"about_ca_topic_score_gemma":0.0022123072,"teacher_disagreement_score":0.0025978796,"about_ca_system_score_codex":0.0006549397,"about_ca_system_score_gemma":0.0009027433,"threshold_uncertainty_score":0.008690715},"labels":[],"label_agreement":null},{"id":"W1948676683","doi":"10.1109/iscas.1993.394049","title":"Initiability: A Measure Of Sequential Testability","year":2002,"lang":"en","type":"article","venue":"1993 IEEE International Symposium on Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Initialization; Sequential logic; Measure (data warehouse); Computer science; State (computer science); Algorithm; Point (geometry); Design for testing; Programming language; Mathematics; Data mining; Reliability engineering; Logic gate; Engineering","score_opus":0.06939628466402892,"score_gpt":0.26440341352396163,"score_spread":0.1950071288599327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1948676683","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12183192,0.00070823956,0.8460456,0.00022163654,0.00010941449,0.00037280962,0.0008306541,0.0032628444,0.026616855],"genre_scores_gemma":[0.81519604,0.0005445807,0.17311837,0.0001717,0.00020190977,0.00086365134,0.0019730648,0.0007459197,0.007184672],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9942146,0.0011277819,0.0004960469,0.0009029417,0.0028535293,0.00040515792],"domain_scores_gemma":[0.9721715,0.016436672,0.0033400438,0.003471498,0.0036151423,0.00096521917],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004228894,0.0013797818,0.0006823803,0.0055706883,0.00064464763,0.001963068,0.0015679044,0.0010916771,0.006027829],"category_scores_gemma":[0.025177067,0.00041612302,0.0013343806,0.0013688672,0.0022872363,0.004724065,0.0015932779,0.0019288431,0.0013580725],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016706544,0.0008358575,0.05015086,0.0012936499,0.00048751605,0.0010668944,0.0015117913,0.11533588,0.15464844,0.3219383,0.0043704095,0.3466897],"study_design_scores_gemma":[0.00020162812,0.0051723756,0.043577686,0.00036217275,0.00055099675,0.0041991244,0.0007233818,0.33643913,0.27744943,0.2885922,0.042192217,0.0005396312],"about_ca_topic_score_codex":0.00054833316,"about_ca_topic_score_gemma":0.0003615037,"teacher_disagreement_score":0.006027829,"about_ca_system_score_codex":0.0010155225,"about_ca_system_score_gemma":0.0009449891,"threshold_uncertainty_score":0.022364795},"labels":[],"label_agreement":null},{"id":"W1949070107","doi":"10.1109/ectc.1996.550764","title":"A practical test method for DC-DC converter qualification","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Converters; Robustness (evolution); Electrical engineering; Power electronics; Computer science; Electronic engineering; Electronics; Power (physics); Engineering; Voltage","score_opus":0.13446379708999762,"score_gpt":0.36703756502218426,"score_spread":0.23257376793218665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1949070107","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019783461,0.0010801622,0.95303863,0.0003791225,0.0005402122,0.0011919776,0.00024781446,0.0023397938,0.021398803],"genre_scores_gemma":[0.32458603,0.0010325134,0.6338076,0.0006957711,0.00013068902,0.0017191967,0.000702078,0.00037682307,0.03694926],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99677026,0.000376781,0.00015077343,0.00029103886,0.00231563,0.00009550421],"domain_scores_gemma":[0.997358,0.00039603372,0.000094192204,0.00056055095,0.0014964805,0.00009469307],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013576664,0.0008573813,0.00065943645,0.0015637156,0.0008227081,0.0009828209,0.001416678,0.0014272539,0.0088615],"category_scores_gemma":[0.0038686853,0.0003451734,0.00028532773,0.00091496273,0.00080353365,0.0009844187,0.0012086816,0.0010742286,0.0042458833],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020838434,0.00023291746,0.0019375724,0.0005535608,0.000023523437,0.000495235,0.0003311781,0.001966866,0.64950866,0.012127594,0.007581039,0.32503355],"study_design_scores_gemma":[0.00014613378,0.0023549332,0.005388553,0.00024509427,0.0000745514,0.005833003,0.00036024943,0.035277054,0.78660256,0.0064088097,0.15719762,0.000111514215],"about_ca_topic_score_codex":0.00047448959,"about_ca_topic_score_gemma":0.0009207228,"teacher_disagreement_score":0.0088615,"about_ca_system_score_codex":0.00043320036,"about_ca_system_score_gemma":0.00090952474,"threshold_uncertainty_score":0.029644728},"labels":[],"label_agreement":null},{"id":"W1954427394","doi":"10.1109/ccece.1993.332197","title":"On fault coverage in VLSI built-in self-test with multiple intermediate signature analysis","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Signature (topology); Benchmark (surveying); Fault coverage; Computer science; Fault (geology); Very-large-scale integration; Data mining; Algorithm; Electronic circuit; Engineering; Mathematics; Embedded system","score_opus":0.009397311513565787,"score_gpt":0.20907886672962223,"score_spread":0.19968155521605643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1954427394","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.51223385,0.0012772139,0.4800808,0.00029381257,0.000023161314,0.00003087361,0.00015334682,0.0017003927,0.004206566],"genre_scores_gemma":[0.98568696,0.00014957858,0.013613658,0.000029653034,0.000013277729,0.0000101466185,0.000098392666,0.00006230834,0.00033608614],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981073,0.00068839383,0.00005527041,0.00014901068,0.00075054617,0.00024938796],"domain_scores_gemma":[0.99171865,0.0063981605,0.00057972036,0.00068350893,0.0005118396,0.00010814259],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012985435,0.00064408913,0.00058361597,0.0017633539,0.00028314273,0.000696217,0.00074740057,0.0005338569,0.0012728731],"category_scores_gemma":[0.008248782,0.00017175586,0.00050476205,0.0009934286,0.00078244647,0.0014074134,0.0005682958,0.00038596094,0.00017122245],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007181038,0.00012460948,0.00811878,0.00014774951,0.00010341843,0.00024163388,0.00016294801,0.8030614,0.020156063,0.019679692,0.0010539263,0.14643154],"study_design_scores_gemma":[0.000010512185,0.00017684634,0.000734541,0.0000115766115,0.000019039791,0.000094873765,0.000013656942,0.9815762,0.010281401,0.0068007577,0.00027162963,0.0000088633315],"about_ca_topic_score_codex":0.002958187,"about_ca_topic_score_gemma":0.001753081,"teacher_disagreement_score":0.002958187,"about_ca_system_score_codex":0.0012584578,"about_ca_system_score_gemma":0.0005158532,"threshold_uncertainty_score":0.0091308355},"labels":[],"label_agreement":null},{"id":"W1955890204","doi":"10.1007/3-540-44798-9_11","title":"Register Transformations with Multiple Clock Domains","year":2001,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Retiming; Digital clock manager; Abstraction; Clock skew; Clock domain crossing; Domain (mathematical analysis); Clock gating; Synchronous circuit; Range (aeronautics); Clock signal; Timing failure; Computer architecture; Parallel computing; Telecommunications","score_opus":0.019378182821370687,"score_gpt":0.22753063649278835,"score_spread":0.20815245367141766,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1955890204","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.052324638,0.0010922833,0.81652015,0.00039904847,0.00043916955,0.000115076524,0.0001314516,0.0029791335,0.12599906],"genre_scores_gemma":[0.7095281,0.0008713027,0.22008443,0.0003106595,0.00022994209,0.00011927622,0.00020589853,0.0007232169,0.067927144],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99961084,0.000064299755,0.000024816633,0.00008849626,0.00015013647,0.00006143382],"domain_scores_gemma":[0.99967957,0.0000899692,0.00003219515,0.00015792799,0.000028032702,0.000012340961],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019299828,0.0005446079,0.00032837727,0.0005551208,0.00039150025,0.00089528115,0.00064909324,0.000408061,0.011479231],"category_scores_gemma":[0.0007995482,0.00031030443,0.00047583095,0.0006164549,0.000855844,0.0016818038,0.0010162552,0.0010166159,0.0026587092],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023968836,0.00006228256,0.00013606512,0.0001708194,0.000022265,0.0003000348,0.00013729012,0.009945055,0.057481904,0.5624476,0.003943855,0.36511317],"study_design_scores_gemma":[0.000100440986,0.00032584,0.00029304504,0.00008332578,0.000074985015,0.0013886333,0.00008378444,0.052073278,0.21144669,0.6035154,0.1305544,0.00006023417],"about_ca_topic_score_codex":0.00014524994,"about_ca_topic_score_gemma":0.0003975309,"teacher_disagreement_score":0.011479231,"about_ca_system_score_codex":0.00030848157,"about_ca_system_score_gemma":0.0003049902,"threshold_uncertainty_score":0.038401842},"labels":[],"label_agreement":null},{"id":"W1965206671","doi":"10.5555/1015090.1015327","title":"Automatic process migration of datapath hard IP libraries","year":2004,"lang":"en","type":"article","venue":"Asia and South Pacific Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer architecture; Computer science; Process (computing); Reusability; Integrated circuit design; Embedded system; Software; Operating system","score_opus":0.04543135963890113,"score_gpt":0.23910169904037587,"score_spread":0.19367033940147474,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1965206671","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18013225,0.00030118547,0.80242145,0.00013929723,0.00004431615,0.00036643381,0.00019268849,0.011094978,0.0053073694],"genre_scores_gemma":[0.55996996,0.00031832524,0.43085644,0.00018637114,0.000023980569,0.00029464875,0.0010453551,0.001172402,0.006132507],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999684,0.00004421195,0.000022456523,0.000044056134,0.00014704563,0.000058290687],"domain_scores_gemma":[0.9993223,0.0001671358,0.00009071119,0.00023894977,0.00015559126,0.000025382313],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044285654,0.00051234994,0.00029575598,0.00062048354,0.00038012562,0.0006314032,0.0009876225,0.0002930586,0.0013597265],"category_scores_gemma":[0.0015486578,0.0002584146,0.00036480406,0.0003749366,0.0002475598,0.0006601448,0.00077121827,0.0005536239,0.00045149654],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003004236,0.0002041665,0.0055699563,0.000250382,0.000035458692,0.0005937293,0.0005727883,0.066658884,0.2555242,0.013054397,0.0051418655,0.6520938],"study_design_scores_gemma":[0.00009255126,0.00040908085,0.0031587451,0.000042160824,0.00006653343,0.0006535121,0.00016951404,0.3595992,0.5816054,0.011483014,0.042675514,0.000044778004],"about_ca_topic_score_codex":0.0009528143,"about_ca_topic_score_gemma":0.0013865795,"teacher_disagreement_score":0.0013597265,"about_ca_system_score_codex":0.00045900542,"about_ca_system_score_gemma":0.0010137564,"threshold_uncertainty_score":0.0045487285},"labels":[],"label_agreement":null},{"id":"W1966120745","doi":"10.1002/jcd.20149","title":"Mixed covering arrays on graphs","year":2007,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa; University of Waterloo","funders":"","keywords":"Combinatorics; Mathematics; Bipartite graph; Vertex (graph theory); Alphabet; Graph; Row; Discrete mathematics; Computer science","score_opus":0.04613618521940243,"score_gpt":0.26001373705092606,"score_spread":0.21387755183152363,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966120745","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42972964,0.0004202739,0.54690963,0.00031524678,0.000075990414,0.0000972648,0.0005413873,0.0011666078,0.020743959],"genre_scores_gemma":[0.85317844,0.00019017501,0.14213768,0.00014937388,0.00008187348,0.00017066438,0.0005512023,0.00015447677,0.0033861713],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9986993,0.00033191664,0.0000973332,0.00027845998,0.0003984261,0.00019439824],"domain_scores_gemma":[0.99579936,0.0019825855,0.00064914324,0.00085132295,0.0004879919,0.0002296621],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005031082,0.00056044845,0.00053301844,0.0011558095,0.00054358394,0.0012802687,0.0005674898,0.00048609855,0.0038326948],"category_scores_gemma":[0.003933931,0.0003628119,0.0004728477,0.0015153347,0.000790784,0.0021956093,0.0010925371,0.00058590394,0.00053300854],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051567383,0.00012361852,0.0050659403,0.00029745064,0.00009178273,0.00058852084,0.0005218002,0.15327626,0.0647342,0.56761014,0.0055601606,0.2016145],"study_design_scores_gemma":[0.000044332395,0.00036038223,0.0021215833,0.00006015622,0.000059812704,0.0010443392,0.00030258964,0.42864358,0.049773335,0.49447885,0.023055578,0.000055378412],"about_ca_topic_score_codex":0.00030856626,"about_ca_topic_score_gemma":0.00032062456,"teacher_disagreement_score":0.0038326948,"about_ca_system_score_codex":0.0005729839,"about_ca_system_score_gemma":0.0002826858,"threshold_uncertainty_score":0.012821674},"labels":[],"label_agreement":null},{"id":"W1966558271","doi":"10.1109/mdat.2013.2274651","title":"Evolution of Graphics Northbridge Test and Debug Architectures Across Four Generations of AMD ASICs","year":2013,"lang":"en","type":"article","venue":"IEEE Design and Test","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Debugging; Application-specific integrated circuit; Graphics; Computer architecture; Embedded system; Architecture; Computer science; Operating system","score_opus":0.029648559029666927,"score_gpt":0.23468042502225062,"score_spread":0.2050318659925837,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966558271","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.855587,0.0016923253,0.06590076,0.0035723853,0.00014761549,0.00019181213,0.00026899663,0.0017587987,0.07088027],"genre_scores_gemma":[0.8912457,0.0005467009,0.087071285,0.0005118185,0.000023765086,0.00008643027,0.00028909286,0.00013722214,0.020087872],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993443,0.00012849452,0.000023408853,0.000066708446,0.0003487844,0.000088298766],"domain_scores_gemma":[0.9992849,0.00007540019,0.000052935284,0.00010040745,0.00039957286,0.0000868606],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010012496,0.00024188805,0.000111311114,0.0008913318,0.00032450576,0.00097253744,0.00065522036,0.00047651274,0.0025081174],"category_scores_gemma":[0.0019178477,0.00018962754,0.0001158082,0.0005430751,0.00051326107,0.00080003706,0.0007850859,0.00066925323,0.00035984023],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007484058,0.00018527852,0.026414944,0.00013322807,0.000030505238,0.0008268569,0.001852083,0.04161274,0.08911874,0.10536189,0.01926525,0.7144501],"study_design_scores_gemma":[0.0003286212,0.0045692376,0.063038856,0.00024966826,0.000084533676,0.0038853448,0.001476271,0.25029367,0.13205357,0.04221154,0.50164676,0.00016199761],"about_ca_topic_score_codex":0.0039701555,"about_ca_topic_score_gemma":0.007248321,"teacher_disagreement_score":0.0039701555,"about_ca_system_score_codex":0.0018382821,"about_ca_system_score_gemma":0.0009211927,"threshold_uncertainty_score":0.013337731},"labels":[],"label_agreement":null},{"id":"W1967263853","doi":"10.1145/2742060.2742122","title":"Statistically Validating the Impact of Process Variations on Analog and Mixed Signal Designs","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Latin hypercube sampling; Monte Carlo method; Robustness (evolution); Process variation; Computer science; Jackknife resampling; Mixed-signal integrated circuit; Analogue electronics; Variation (astronomy); Process (computing); Design of experiments; Algorithm; Electronic circuit; Integrated circuit; Statistics; Engineering; Mathematics; Electrical engineering","score_opus":0.09521166788879064,"score_gpt":0.3359741388160355,"score_spread":0.24076247092724484,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967263853","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24792445,0.00014260138,0.7498559,0.000096747375,0.000027682841,0.00008305578,0.00009482645,0.0007645859,0.0010101377],"genre_scores_gemma":[0.9117384,0.00003546358,0.087813064,0.000038385006,0.0000116253705,0.0000677598,0.0000933606,0.000053311418,0.00014863271],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99337304,0.0038045354,0.00022713086,0.0006929373,0.0017241174,0.00017834712],"domain_scores_gemma":[0.9602901,0.031344835,0.0027168763,0.0037838896,0.0016732339,0.00019110451],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0052541965,0.00060213543,0.00047513883,0.0008172246,0.00036569408,0.0005196119,0.00083034916,0.00052727206,0.0007502257],"category_scores_gemma":[0.03314045,0.00028980421,0.0004994386,0.00042016807,0.00093222415,0.00080018194,0.00045284457,0.0006572821,0.0001365351],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052642095,0.00021273203,0.030889994,0.00018619731,0.00029049223,0.00021812269,0.00015376031,0.82145935,0.048873622,0.015493361,0.0003016041,0.08139446],"study_design_scores_gemma":[0.000027946227,0.0007241296,0.004235426,0.000015770673,0.000030080273,0.00019781581,0.000035522102,0.94370276,0.04463979,0.005906376,0.00045784563,0.000026532107],"about_ca_topic_score_codex":0.00079946325,"about_ca_topic_score_gemma":0.0011992331,"teacher_disagreement_score":0.0052541965,"about_ca_system_score_codex":0.0005645714,"about_ca_system_score_gemma":0.0009663546,"threshold_uncertainty_score":0.027787149},"labels":[],"label_agreement":null},{"id":"W1970455331","doi":"10.5555/1266366.1266414","title":"Interactive presentation: Low cost debug architecture using lossy compression for silicon debug","year":2007,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Background debug mode interface; Computer science; Lossy compression; Embedded system; Field-programmable gate array; Architecture; Computer architecture; Computer hardware; Operating system","score_opus":0.03424140884789944,"score_gpt":0.29718538812241213,"score_spread":0.2629439792745127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1970455331","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01851309,0.0003515755,0.9059915,0.0004954656,0.00046290964,0.00035579034,0.00070605695,0.0496821,0.023441544],"genre_scores_gemma":[0.3108551,0.00064110884,0.54968923,0.00075354293,0.00058866775,0.00072557165,0.002345187,0.0059813303,0.12842028],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998254,0.00002879101,0.0000064743244,0.000028777396,0.00008526786,0.000025421139],"domain_scores_gemma":[0.99954516,0.0001455803,0.000012109192,0.00009687885,0.00014611219,0.00005407002],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035940175,0.0010624967,0.0003772646,0.00066766504,0.00029998276,0.0008334777,0.0014540711,0.001021441,0.14394268],"category_scores_gemma":[0.0013000291,0.00030091513,0.00030169907,0.00034209198,0.00025263362,0.0010005392,0.0011065913,0.0006601646,0.017421013],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0023857884,0.0002083376,0.0010711197,0.00038546356,0.00006262651,0.0006311854,0.0002960035,0.009786327,0.20367232,0.009553297,0.12835898,0.64358854],"study_design_scores_gemma":[0.00077042,0.0013126006,0.0028624644,0.00014213103,0.00012594344,0.001469846,0.00015164075,0.47625333,0.20067395,0.013877615,0.30222958,0.00013036994],"about_ca_topic_score_codex":0.00046698024,"about_ca_topic_score_gemma":0.0008953072,"teacher_disagreement_score":0.14394268,"about_ca_system_score_codex":0.00029571625,"about_ca_system_score_gemma":0.00025248458,"threshold_uncertainty_score":0.48153627},"labels":[],"label_agreement":null},{"id":"W1971840499","doi":"10.1109/isqed.2008.4479840","title":"Partitioning for Selective Flip-Flop Redundancy in Sequential Circuits","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Redundancy (engineering); Spare part; Benchmark (surveying); Computer science; Parallel computing; Electronic circuit; FLOPS; Flip-flop; Interconnection; Sequential logic; Overhead (engineering); Transistor; Built-in self-test; Embedded system; Logic gate; Electronic engineering; Reliability engineering; Engineering; Algorithm; CMOS; Electrical engineering; Telecommunications","score_opus":0.05675239136322672,"score_gpt":0.26882094904441134,"score_spread":0.21206855768118463,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1971840499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40124223,0.0011654563,0.5932485,0.00012456354,0.000036144043,0.00014343808,0.00011214071,0.0011494011,0.0027781045],"genre_scores_gemma":[0.8273685,0.00023993563,0.17124419,0.0000499229,0.000021302323,0.00008934321,0.00013975662,0.00007727705,0.0007698441],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997768,0.000089365145,0.0000124446215,0.000027984355,0.000066549765,0.000026983684],"domain_scores_gemma":[0.9994448,0.00029410011,0.000072405775,0.00010452276,0.00006916193,0.000015056912],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027839938,0.00045174645,0.0002784825,0.0005402054,0.0002874194,0.00021265323,0.00043332035,0.00021944332,0.0009209517],"category_scores_gemma":[0.0014340183,0.00021926867,0.0002710251,0.00032375116,0.00024775532,0.00045153525,0.00031980427,0.00014103766,0.00019427872],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009410189,0.00010913752,0.0030650017,0.00037856394,0.00007799037,0.00035830078,0.00029797142,0.35384023,0.24178867,0.010056212,0.0016543005,0.38743258],"study_design_scores_gemma":[0.00010105755,0.0009249216,0.0030865583,0.000043309647,0.0001276037,0.00089565635,0.00011660597,0.8506039,0.12384323,0.013913343,0.0063142786,0.000029511297],"about_ca_topic_score_codex":0.00081462006,"about_ca_topic_score_gemma":0.0015958688,"teacher_disagreement_score":0.0009209517,"about_ca_system_score_codex":0.00031183296,"about_ca_system_score_gemma":0.00027171592,"threshold_uncertainty_score":0.0030809045},"labels":[],"label_agreement":null},{"id":"W1972346095","doi":"10.5555/2840819.2840933","title":"Reducing Post-Silicon Coverage Monitoring Overhead with Emulation and Bayesian Feature Selection","year":2015,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Emulation; Metric (unit); Overhead (engineering); Bayesian probability; Set (abstract data type); Data mining; Coverage probability; Algorithm; Artificial intelligence; Engineering; Mathematics; Statistics","score_opus":0.06592253746372478,"score_gpt":0.2829704950587749,"score_spread":0.21704795759505013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1972346095","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.031233918,0.00011810747,0.9655606,0.000112896756,0.000010493035,0.000054298947,0.000058936228,0.0020645242,0.00078624365],"genre_scores_gemma":[0.66090286,0.000100938945,0.336569,0.00017937584,0.000030137748,0.00019201815,0.00041962645,0.00027420538,0.0013317458],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99840564,0.00045052567,0.00007750817,0.00020782079,0.0007162625,0.00014229733],"domain_scores_gemma":[0.99513996,0.002876177,0.00049102976,0.0007149723,0.00069108343,0.00008672292],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014635168,0.0012399695,0.0010018316,0.0011738082,0.000331673,0.0005945593,0.0013800123,0.000799941,0.0015022176],"category_scores_gemma":[0.008478314,0.0005536038,0.0008487829,0.00069552637,0.00041185573,0.001459829,0.0008665015,0.0010430455,0.00049395586],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041937054,0.00024204594,0.008966749,0.00010137082,0.00011360975,0.00023037582,0.00013596464,0.4887158,0.038021043,0.0060850196,0.0026869075,0.4542818],"study_design_scores_gemma":[0.00001826258,0.00007062402,0.0010937268,0.0000058284772,0.000017759847,0.000071915376,0.000008553117,0.98756915,0.008082988,0.0024407883,0.00060997973,0.000010439708],"about_ca_topic_score_codex":0.0025876234,"about_ca_topic_score_gemma":0.004620264,"teacher_disagreement_score":0.0025876234,"about_ca_system_score_codex":0.0007808685,"about_ca_system_score_gemma":0.0009950844,"threshold_uncertainty_score":0.0077399015},"labels":[],"label_agreement":null},{"id":"W1973688898","doi":"10.1109/eptc.2013.6745814","title":"Test-time reduction methodology: Innovative ways to reduce test time for server products","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Microprocessor; Computer science; Embedded system; Reduction (mathematics); Test (biology); Reliability engineering; Test method; Power (physics); Test compression; Server; Automatic test equipment; Operating system; Automatic test pattern generation; Engineering; Electrical engineering","score_opus":0.08701717822965149,"score_gpt":0.295640873382946,"score_spread":0.20862369515329449,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973688898","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023223167,0.0006749364,0.97159487,0.00015080908,0.00003207926,0.000084121886,0.0000335983,0.0014696359,0.0027368],"genre_scores_gemma":[0.24752168,0.0005756664,0.7461808,0.00025433136,0.000054054508,0.0001412894,0.0001848866,0.00045021076,0.004637071],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988907,0.00016948827,0.00005797267,0.00014277312,0.00067097496,0.00006802351],"domain_scores_gemma":[0.9988312,0.0003616414,0.00018741465,0.00026221073,0.00032089677,0.00003667457],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006263171,0.00064554956,0.00051053695,0.0015043998,0.00033606542,0.0005994627,0.0013423389,0.00039496267,0.0025138035],"category_scores_gemma":[0.0016206244,0.00030604695,0.0004449,0.001196498,0.00047263337,0.0012385854,0.0005306699,0.0007642071,0.0007999307],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017663722,0.00022325949,0.0012287155,0.00034125062,0.0000680187,0.00010610959,0.00017556707,0.016677115,0.21987318,0.012273781,0.0018773907,0.74697894],"study_design_scores_gemma":[0.00011171151,0.0018295055,0.0050035724,0.00011844206,0.00019323183,0.0019892305,0.00018116132,0.27598932,0.6442662,0.02030951,0.049907602,0.00010047446],"about_ca_topic_score_codex":0.00063621846,"about_ca_topic_score_gemma":0.0013522608,"teacher_disagreement_score":0.0025138035,"about_ca_system_score_codex":0.00039356097,"about_ca_system_score_gemma":0.00078171835,"threshold_uncertainty_score":0.0084095},"labels":[],"label_agreement":null},{"id":"W1974945585","doi":"10.1109/eptc.2013.6745815","title":"Waiting time optimization of non-deterministic tests at ATE","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Chip; Reliability engineering; Test (biology); Test compression; Orthogonal array testing; Embedded system; Automatic test pattern generation; Engineering; Operating system; Software; Electronic circuit","score_opus":0.010945228228931993,"score_gpt":0.2149494171637857,"score_spread":0.20400418893485373,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974945585","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23283738,0.0015329629,0.7496753,0.00044181212,0.00015488276,0.0001268448,0.00014868006,0.0035331792,0.011548982],"genre_scores_gemma":[0.90299,0.00014910776,0.09268003,0.0001373907,0.000028503888,0.00006864679,0.00015778007,0.00024619867,0.0035423376],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980813,0.0003842575,0.00011339051,0.00031531748,0.000760101,0.00034569245],"domain_scores_gemma":[0.9943541,0.0030756756,0.00088093075,0.000587337,0.00085528125,0.00024671454],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010928243,0.00081893656,0.0005329189,0.0006741375,0.00037864115,0.00088926114,0.0015951442,0.0004500214,0.003100282],"category_scores_gemma":[0.005981385,0.0003167049,0.00040605792,0.00060727494,0.00041393397,0.0009008242,0.00058326096,0.0007478676,0.00047568695],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0029345306,0.00048557323,0.004865903,0.00041678685,0.00008898411,0.00034472745,0.00023147505,0.5157876,0.15904814,0.0281146,0.0026215343,0.28506008],"study_design_scores_gemma":[0.00014810283,0.0013973442,0.0025355776,0.000025002602,0.00010540242,0.00022843257,0.000049843115,0.88161737,0.10406468,0.005085484,0.0046911305,0.000051594045],"about_ca_topic_score_codex":0.0022011162,"about_ca_topic_score_gemma":0.0033001425,"teacher_disagreement_score":0.003100282,"about_ca_system_score_codex":0.0011315898,"about_ca_system_score_gemma":0.0015402597,"threshold_uncertainty_score":0.010371447},"labels":[],"label_agreement":null},{"id":"W1978718503","doi":"10.1109/tim.2014.2313431","title":"On System-on-Chip Testing Using Hybrid Test Vector Compression","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Lossless compression; Computer science; Test vector; Embedded system; System on a chip; Computer hardware; Test compression; Overhead (engineering); Benchmark (surveying); Data compression; Very-large-scale integration; Automatic test pattern generation; Integration testing; Fault coverage; Electronic circuit; Software; Engineering; Test set; Algorithm","score_opus":0.06817084494368852,"score_gpt":0.2532771614171576,"score_spread":0.1851063164734691,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1978718503","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10562483,0.00071130897,0.8873325,0.000099945624,0.000028861581,0.00014218678,0.00005923819,0.0015314943,0.0044696853],"genre_scores_gemma":[0.78743047,0.00028756124,0.2094614,0.000081266786,0.000035866415,0.00012240505,0.00019165064,0.00008841909,0.002300966],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99902415,0.00022038966,0.000040022303,0.000093300514,0.0005691081,0.00005294494],"domain_scores_gemma":[0.998855,0.00055967044,0.00010164167,0.00025280126,0.00020644513,0.000024381348],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042024278,0.0005459218,0.00033677684,0.0009283786,0.00020269607,0.00040506126,0.00068833976,0.00036841907,0.0014350347],"category_scores_gemma":[0.0016734893,0.00013317025,0.00025900287,0.00086572894,0.00045176537,0.000936886,0.0005043352,0.0002948444,0.0002789632],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004766747,0.00014941914,0.0029121528,0.00020886351,0.00008543137,0.00021064685,0.00012276965,0.096475296,0.118999705,0.010667511,0.0011986098,0.7684929],"study_design_scores_gemma":[0.000054800657,0.0009861996,0.00296002,0.000038444025,0.00005949145,0.0009649452,0.000040973864,0.8218744,0.16208462,0.0052988613,0.0056090453,0.000028232102],"about_ca_topic_score_codex":0.00058227143,"about_ca_topic_score_gemma":0.0007901814,"teacher_disagreement_score":0.0014350347,"about_ca_system_score_codex":0.00033500182,"about_ca_system_score_gemma":0.0003367089,"threshold_uncertainty_score":0.0048006773},"labels":[],"label_agreement":null},{"id":"W1979404875","doi":"10.1007/s10836-005-1543-z","title":"Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Automatic test pattern generation; Combinational logic; Computer science; Equivalence (formal languages); Algorithm; Reliability engineering; Sequential logic; Fault coverage; Parallel computing; Electronic circuit; Logic gate; Engineering; Mathematics; Electrical engineering; Discrete mathematics","score_opus":0.06617603612310759,"score_gpt":0.274039001556087,"score_spread":0.20786296543297944,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1979404875","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11515765,0.00027790933,0.876248,0.00025527432,0.00006996071,0.00015226373,0.00013183802,0.0014844275,0.0062226453],"genre_scores_gemma":[0.8650664,0.000058261972,0.1336559,0.00011240769,0.000027192133,0.00006874818,0.00016375762,0.00006440359,0.0007829288],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978479,0.0007864564,0.00011242902,0.00032850294,0.00073689,0.00018783374],"domain_scores_gemma":[0.9940416,0.0041272035,0.00026496875,0.0009920588,0.00050905574,0.00006503596],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001586678,0.00047333492,0.0004899811,0.0010559281,0.00033198018,0.0007297972,0.0011105203,0.0009492158,0.0029745516],"category_scores_gemma":[0.0082959905,0.00028880077,0.0005056286,0.0005933435,0.0009329546,0.0017218507,0.0008246413,0.00080323813,0.00030885704],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021164226,0.00039882126,0.0028084554,0.0003898256,0.0001005316,0.000819121,0.00038075718,0.11564817,0.047193494,0.12709185,0.0030155568,0.700037],"study_design_scores_gemma":[0.00030147692,0.0007537481,0.0016332924,0.00006247203,0.00010563928,0.0009728037,0.00007503968,0.7585302,0.04411277,0.1906845,0.0027268801,0.000041182084],"about_ca_topic_score_codex":0.0008588138,"about_ca_topic_score_gemma":0.0011656171,"teacher_disagreement_score":0.0029745516,"about_ca_system_score_codex":0.0005928908,"about_ca_system_score_gemma":0.00067036937,"threshold_uncertainty_score":0.009950817},"labels":[],"label_agreement":null},{"id":"W1982372429","doi":"10.1109/cjece.2007.4413128","title":"Test bus assignment, sizing, and partitioning for system-on-chip","year":2007,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Sizing; Chip; Embedded system; Computer science; System on a chip; Design for testing; Test (biology); Engineering; Reliability engineering; Testability","score_opus":0.009261576874844716,"score_gpt":0.18543875566140972,"score_spread":0.176177178786565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1982372429","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12897299,0.00075028447,0.8649611,0.0002752817,0.00002693364,0.00019421906,0.00008297584,0.0011921278,0.003544057],"genre_scores_gemma":[0.5945989,0.0002920982,0.40339243,0.00009609355,0.000017792176,0.00015765407,0.00021940295,0.00009321936,0.0011324176],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99966526,0.00017205997,0.000012226007,0.000034455505,0.00008243522,0.00003347686],"domain_scores_gemma":[0.99949086,0.00025160547,0.00008602223,0.00006743597,0.00008651736,0.000017516557],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043266307,0.00054912764,0.0002928204,0.0007032248,0.00035718782,0.00039909343,0.00062560337,0.00035390287,0.0011240055],"category_scores_gemma":[0.0015743431,0.00018773817,0.0002511317,0.00066875335,0.00034794156,0.00047041863,0.00023865067,0.0003687146,0.00018757014],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018611908,0.00019418864,0.0025096277,0.00017019478,0.000061615836,0.00009896435,0.000103627724,0.48188302,0.057568025,0.01152931,0.0023301225,0.44336522],"study_design_scores_gemma":[0.000042339627,0.00022559856,0.0008951208,0.000012951694,0.000043172768,0.000116357776,0.000040168554,0.9692323,0.019948974,0.0068633747,0.0025701784,0.000009470431],"about_ca_topic_score_codex":0.0023074162,"about_ca_topic_score_gemma":0.0048271623,"teacher_disagreement_score":0.0023074162,"about_ca_system_score_codex":0.00072518503,"about_ca_system_score_gemma":0.0013428886,"threshold_uncertainty_score":0.0052616},"labels":[],"label_agreement":null},{"id":"W1986150659","doi":"10.1260/1708-5284.10.1.73","title":"Fault-tolerance in VLSI systems design using data compression under constraints of failure probabilities-overview and current status","year":2013,"lang":"en","type":"article","venue":"World Journal of Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Very-large-scale integration; Aliasing; Computer science; Combinational logic; Benchmark (surveying); Fault coverage; Computer engineering; Algorithm; Electronic circuit; Engineering; Embedded system; Logic gate; Filter (signal processing)","score_opus":0.08887460121050278,"score_gpt":0.28221967389244124,"score_spread":0.19334507268193846,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1986150659","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043745473,0.056870583,0.8858185,0.0008107977,0.000070621034,0.000100811136,0.00003564872,0.00044132673,0.012106155],"genre_scores_gemma":[0.733144,0.0622497,0.2005553,0.00020781848,0.0004572833,0.00019053719,0.00012992887,0.00008848726,0.002977043],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99944085,0.00014600779,0.000038111153,0.00006860027,0.0002666319,0.000039800103],"domain_scores_gemma":[0.9988431,0.000785626,0.00010499667,0.000086236636,0.00015598781,0.000024035087],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009578796,0.0005721361,0.0006074248,0.0010806683,0.0001733604,0.001241361,0.0009463393,0.00072017784,0.0012257192],"category_scores_gemma":[0.0018833544,0.00036094102,0.00042343445,0.0016348952,0.00080149755,0.0019945703,0.00054341066,0.0005646846,0.0002585701],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016275588,0.000105518324,0.0022132795,0.0017661392,0.00008525656,0.00015555727,0.00023424558,0.20449905,0.02531692,0.14000079,0.00084750756,0.624613],"study_design_scores_gemma":[0.000048526228,0.0006769043,0.0015548359,0.00047702895,0.000090357855,0.00055290386,0.00017411652,0.8473277,0.032944538,0.084251486,0.031842478,0.000059174552],"about_ca_topic_score_codex":0.0003491013,"about_ca_topic_score_gemma":0.00026945653,"teacher_disagreement_score":0.001241361,"about_ca_system_score_codex":0.0006560239,"about_ca_system_score_gemma":0.0005186603,"threshold_uncertainty_score":0.0050657988},"labels":[],"label_agreement":null},{"id":"W1987184084","doi":"10.1109/newcas.2012.6328987","title":"Using LCSS algorithm for circuit level verification of analog designs","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Robustness (evolution); Parametric statistics; Algorithm; Computer science; Process variation; Subsequence; Electronic circuit; Analogue electronics; Ring oscillator; Process (computing); Mathematics; Bounded function; Electronic engineering; Engineering; Statistics; CMOS; Electrical engineering","score_opus":0.36419172267452976,"score_gpt":0.34196679685392367,"score_spread":0.02222492582060609,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1987184084","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006205385,0.000087832595,0.99061126,0.0000279036,0.000013956199,0.00005838895,0.0000557028,0.0021124484,0.00082711916],"genre_scores_gemma":[0.19251382,0.000114239985,0.8048627,0.00009163478,0.000026994661,0.0002769331,0.000483947,0.00028556198,0.0013441794],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971125,0.0009083605,0.0002820127,0.00044206987,0.0011359592,0.00011894513],"domain_scores_gemma":[0.9921239,0.0047689956,0.00075019564,0.001179474,0.0011170848,0.000060316568],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020533323,0.0011491029,0.0009312796,0.0028463982,0.0007505961,0.0011358757,0.0011834173,0.0010078206,0.0052676513],"category_scores_gemma":[0.0116916215,0.00043840025,0.0010372669,0.0013681464,0.0010864654,0.0017771561,0.0010272387,0.00087132456,0.0014928955],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003541406,0.00011877902,0.0024717962,0.00044621425,0.00014543037,0.000324861,0.00016939509,0.3801761,0.05327047,0.037772674,0.002144995,0.5226051],"study_design_scores_gemma":[0.000030521263,0.00014634471,0.00020842548,0.00003863537,0.000022177477,0.00019682075,0.000022156337,0.95339197,0.022877596,0.020409105,0.0026386024,0.000017635468],"about_ca_topic_score_codex":0.0017767957,"about_ca_topic_score_gemma":0.0018802752,"teacher_disagreement_score":0.0052676513,"about_ca_system_score_codex":0.00086098147,"about_ca_system_score_gemma":0.0016437585,"threshold_uncertainty_score":0.017622054},"labels":[],"label_agreement":null},{"id":"W1988805628","doi":"10.1155/2001/87048","title":"Random Pattern Testability Enhancement by Circuit Rewiring","year":2000,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Testability; Observability; Design for testing; Overhead (engineering); Node (physics); Computer science; Fault (geology); Algorithm; Electronic engineering; Engineering; Reliability engineering; Mathematics","score_opus":0.030540473453511106,"score_gpt":0.222682090309043,"score_spread":0.1921416168555319,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988805628","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32884863,0.0004267134,0.66453236,0.0001727078,0.000028309116,0.000081751336,0.000036960133,0.0015731233,0.004299431],"genre_scores_gemma":[0.9129184,0.00019526675,0.08576335,0.000056533434,0.000022478269,0.000047398895,0.00008649239,0.000067139845,0.00084295124],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999767,0.000048139584,0.000014853065,0.000047185436,0.00008957007,0.000033125634],"domain_scores_gemma":[0.9990386,0.00041098244,0.00017457169,0.00023005191,0.00012101757,0.000024860206],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019984362,0.00037866135,0.00026514358,0.00054534886,0.00012282979,0.0002030851,0.00046777262,0.00025481297,0.0010355761],"category_scores_gemma":[0.001179443,0.00012744148,0.00034367002,0.00031028345,0.00029462154,0.0006113706,0.00029684303,0.00024843088,0.00016855501],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017130331,0.00012577504,0.0028360637,0.00020078564,0.000055640146,0.0004718058,0.000082902785,0.0677713,0.6154835,0.009202956,0.0005043605,0.30309355],"study_design_scores_gemma":[0.00007620944,0.0010770812,0.005674455,0.00002114678,0.00011716742,0.0021666612,0.000039764232,0.4709741,0.5036734,0.008316354,0.007834312,0.000029313429],"about_ca_topic_score_codex":0.00016132506,"about_ca_topic_score_gemma":0.00026215133,"teacher_disagreement_score":0.0010355761,"about_ca_system_score_codex":0.00016180851,"about_ca_system_score_gemma":0.0001490066,"threshold_uncertainty_score":0.0034643412},"labels":[],"label_agreement":null},{"id":"W1988957663","doi":"10.1007/s10836-005-6142-5","title":"An Analog Circuit Fault Characterization Methodology","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Interpolation (computer graphics); Fault (geology); Impulse (physics); Algorithm; Fault coverage; Data mining; Electronic circuit; Artificial intelligence; Engineering","score_opus":0.07310959031122055,"score_gpt":0.3039439901987346,"score_spread":0.23083439988751403,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988957663","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0066614468,0.000088695735,0.9898559,0.000047597583,0.000014693344,0.00007598525,0.000045486377,0.00073341525,0.002476932],"genre_scores_gemma":[0.49833408,0.00027016786,0.49254486,0.00020463702,0.00006678768,0.00017900272,0.00033436815,0.0001282702,0.007937874],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99936587,0.000117337484,0.000037545255,0.00012795838,0.00029079552,0.000060525286],"domain_scores_gemma":[0.9986926,0.0003542842,0.00011909397,0.000309997,0.00049235433,0.000031724805],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004099516,0.00087947847,0.00042699478,0.0020504566,0.0005353012,0.0009625806,0.0010455551,0.00056177395,0.0050919517],"category_scores_gemma":[0.0018926086,0.0002690448,0.00052405236,0.0010399137,0.0004850194,0.001360336,0.0007796751,0.0006486214,0.0010477458],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001224053,0.00020086138,0.0017144667,0.00020907803,0.0000773327,0.00017337807,0.00012329618,0.040175885,0.14438666,0.034969274,0.0022217738,0.7756256],"study_design_scores_gemma":[0.000044194683,0.00041917112,0.0027350732,0.000076367614,0.00014836912,0.0010218493,0.00011497903,0.7874898,0.15219352,0.037794106,0.017915035,0.000047568643],"about_ca_topic_score_codex":0.0010154621,"about_ca_topic_score_gemma":0.0014787025,"teacher_disagreement_score":0.0050919517,"about_ca_system_score_codex":0.00055945356,"about_ca_system_score_gemma":0.00078166765,"threshold_uncertainty_score":0.017034292},"labels":[],"label_agreement":null},{"id":"W1989578025","doi":"10.1109/tc.2012.163","title":"Post-silicon code coverage for multiprocessor system-on-chip designs","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Semiconductor Research Corporation","keywords":"Computer science; Silicon; Silicon chip; Multiprocessing; Measure (data warehouse); Chip; Correctness; Embedded system; Code (set theory); Booting; Reliability engineering; Parallel computing; Set (abstract data type); Engineering; Materials science; Optoelectronics; Telecommunications; Algorithm","score_opus":0.04303599528037141,"score_gpt":0.26149946436767824,"score_spread":0.21846346908730682,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989578025","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8386123,0.00092210004,0.1545213,0.00014854502,0.000024135958,0.00004956223,0.00035716503,0.0028509984,0.0025138627],"genre_scores_gemma":[0.98064935,0.00008352773,0.018460251,0.000021627862,0.0000070902756,0.000039877155,0.00028570803,0.000103375096,0.0003491739],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99843115,0.0003298452,0.000059666698,0.0001382548,0.00090039446,0.00014072294],"domain_scores_gemma":[0.9905972,0.0050329966,0.0015694051,0.0015366769,0.0011395928,0.00012412353],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009836096,0.0005423196,0.00031538878,0.0013102682,0.00024663322,0.00045222038,0.0005628285,0.00038479653,0.0014678877],"category_scores_gemma":[0.008547773,0.00024413317,0.0003145093,0.0005821036,0.0004047598,0.0007302326,0.00049083773,0.00037422223,0.00022188302],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009850081,0.00019963464,0.0787398,0.0004021877,0.00010071468,0.00050986273,0.00038977724,0.41961676,0.30593023,0.005783232,0.0013291688,0.18601361],"study_design_scores_gemma":[0.000020758345,0.0009712994,0.029137854,0.000035551755,0.000040139,0.00029450512,0.000056938843,0.7876303,0.17661768,0.003460089,0.0017080349,0.000026831827],"about_ca_topic_score_codex":0.0012264339,"about_ca_topic_score_gemma":0.0026765473,"teacher_disagreement_score":0.0014678877,"about_ca_system_score_codex":0.00070673047,"about_ca_system_score_gemma":0.00057057047,"threshold_uncertainty_score":0.005201876},"labels":[],"label_agreement":null},{"id":"W1991073801","doi":"10.1109/mdt.2007.131","title":"Empirical Validation of Yield Recovery Using Idle-Cycle Insertion","year":2007,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Nvidia; Advanced Micro Devices; Semiconductor Research Corporation","keywords":"Idle; Computer science; Chip; Yield (engineering); Power (physics); Reliability engineering; Real-time computing; Embedded system; Electronic engineering; Engineering; Telecommunications","score_opus":0.09840035293056341,"score_gpt":0.2977852087607461,"score_spread":0.19938485583018267,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1991073801","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9680881,0.00022697395,0.029250443,0.00010717555,0.000018490558,0.0000925621,0.00027053742,0.0003558397,0.001589964],"genre_scores_gemma":[0.9927781,0.000048470214,0.0065727653,0.000032525542,0.000005099533,0.000037318896,0.00018529534,0.000028971663,0.00031142245],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9943153,0.0018528403,0.00046740836,0.00094799575,0.002029466,0.0003869512],"domain_scores_gemma":[0.9134564,0.05459991,0.008226895,0.013608713,0.009609192,0.00049888977],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.007817468,0.00057879026,0.00036370778,0.0010974747,0.0004958457,0.00048484193,0.002019524,0.0010871026,0.0011640775],"category_scores_gemma":[0.04584212,0.00028206958,0.00034489296,0.0010082979,0.0012446104,0.0008407696,0.00093450706,0.00070764136,0.0004197609],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0047572576,0.0045532244,0.20931403,0.00073783845,0.0003721516,0.0010196997,0.0013847717,0.13636722,0.48252115,0.0055313925,0.0020687722,0.15137255],"study_design_scores_gemma":[0.00014558938,0.012736762,0.050442003,0.000053594904,0.00020755727,0.00083481224,0.00042828007,0.21521679,0.71512413,0.0013740349,0.003321165,0.00011524914],"about_ca_topic_score_codex":0.001092613,"about_ca_topic_score_gemma":0.0012569843,"teacher_disagreement_score":0.007817468,"about_ca_system_score_codex":0.00068074604,"about_ca_system_score_gemma":0.00041225247,"threshold_uncertainty_score":0.041343212},"labels":[],"label_agreement":null},{"id":"W1992864170","doi":"10.1109/newcas.2009.5290420","title":"Automatic verification methodology based on structural test patterns","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Functional verification; Bottleneck; Computer science; Intelligent verification; High-level verification; Verification; Automation; Formal verification; Electronic design automation; Software verification; Design flow; Automatic test pattern generation; Verification and validation of computer simulation models; Reliability engineering; Embedded system; Software; Engineering; Programming language; Software construction","score_opus":0.060500145494678456,"score_gpt":0.3043993520041662,"score_spread":0.2438992065094877,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1992864170","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006761711,0.00005521158,0.99078804,0.00004105325,0.000019056226,0.00005974375,0.00004460629,0.0013486394,0.0008819589],"genre_scores_gemma":[0.3662627,0.00023847763,0.6309154,0.000114223294,0.000036069898,0.00038100078,0.000464111,0.00023210995,0.0013558293],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981146,0.000651569,0.00013859879,0.00017721136,0.0008411995,0.00007685956],"domain_scores_gemma":[0.997863,0.0011429824,0.00018503187,0.00041993766,0.0003653694,0.000023754812],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010284749,0.0006119926,0.00040270283,0.00087994913,0.00023763889,0.00052851567,0.0011848988,0.00062657776,0.002338313],"category_scores_gemma":[0.0034492298,0.00030644517,0.00068789703,0.0004194657,0.00068162795,0.0010289885,0.00052981015,0.0006212016,0.0006198986],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002996874,0.00017129007,0.0018282444,0.0005614972,0.00014486312,0.000683871,0.00015304564,0.29843566,0.208533,0.10082603,0.0021887629,0.38617408],"study_design_scores_gemma":[0.000114824026,0.00031126678,0.00039148532,0.00004832366,0.000049383743,0.0006360534,0.000013571971,0.85790116,0.09308368,0.0377256,0.009695618,0.000029128547],"about_ca_topic_score_codex":0.00042984166,"about_ca_topic_score_gemma":0.00034858118,"teacher_disagreement_score":0.002338313,"about_ca_system_score_codex":0.00028580744,"about_ca_system_score_gemma":0.00084537145,"threshold_uncertainty_score":0.007822454},"labels":[],"label_agreement":null},{"id":"W1994872806","doi":"10.5555/2755753.2755817","title":"Minimizing the number of process corner simulations during design verification","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Process corners; Process (computing); Transistor; Computer science; Key (lock); Function (biology); Voltage; Range (aeronautics); Integrated circuit; Semiconductor device modeling; Mathematical optimization; Electronic engineering; Engineering; Mathematics; Electrical engineering; CMOS","score_opus":0.09092664291730389,"score_gpt":0.30687893192750026,"score_spread":0.21595228901019636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994872806","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07406681,0.0001044748,0.9240733,0.0001358972,0.000009939858,0.000039320923,0.00002389522,0.000624093,0.00092233735],"genre_scores_gemma":[0.8199395,0.000060737315,0.17900772,0.00006608484,0.000012086288,0.00009087844,0.00007749656,0.00012988273,0.0006156267],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998889,0.0005677806,0.000043696775,0.00014461463,0.00024339168,0.00011151447],"domain_scores_gemma":[0.9898499,0.008230801,0.0006225101,0.0006814368,0.0004691435,0.0001460639],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015773725,0.0007463194,0.00069504825,0.00042651696,0.00033427667,0.000405202,0.0009813103,0.0007851151,0.0014752657],"category_scores_gemma":[0.010294674,0.00053792715,0.0005522217,0.00033517275,0.0007695059,0.00096143363,0.0007416939,0.0011127902,0.00030606706],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001848204,0.000039834136,0.0009910449,0.000026496311,0.000027439943,0.00002916474,0.000027786067,0.97270817,0.0050600218,0.0021703523,0.0001570059,0.01857798],"study_design_scores_gemma":[0.0000060029433,0.000021274063,0.00008037029,0.000002356946,0.0000034305729,0.0000068762934,0.0000025143408,0.9973309,0.0016534637,0.00082622503,0.00006503893,0.0000015656746],"about_ca_topic_score_codex":0.0028207158,"about_ca_topic_score_gemma":0.0027991775,"teacher_disagreement_score":0.0028207158,"about_ca_system_score_codex":0.0009150909,"about_ca_system_score_gemma":0.0014520627,"threshold_uncertainty_score":0.008342087},"labels":[],"label_agreement":null},{"id":"W1997447710","doi":"10.1109/ccece.2013.6567737","title":"A multipath channel emulator integrated with a QAM modulator","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Baseband; Transmitter; Computer hardware; Computer science; Electronic engineering; Digital signal processing; Emulation; Channel (broadcasting); Radio receiver design; Multipath propagation; QAM; Quadrature amplitude modulation; Embedded system; Engineering; Telecommunications; CMOS; Bit error rate","score_opus":0.0103519514816524,"score_gpt":0.18616344610546132,"score_spread":0.1758114946238089,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997447710","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15881673,0.000877983,0.8188575,0.00031287316,0.00028086078,0.00033803275,0.00021267879,0.0045386255,0.015764726],"genre_scores_gemma":[0.73254603,0.0003578876,0.25608778,0.00021033768,0.00009320735,0.00013653454,0.00009790794,0.00013358482,0.010336846],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994936,0.000081904305,0.000024661978,0.00007973103,0.00027065809,0.000049387807],"domain_scores_gemma":[0.999448,0.00017416955,0.000088172535,0.00010866941,0.00014717728,0.000033795714],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004954226,0.00032565775,0.00042098775,0.00048393116,0.00031800836,0.0005542397,0.00068729353,0.0005952578,0.0028147427],"category_scores_gemma":[0.0010819647,0.00024675412,0.00021897785,0.0003338948,0.00027971718,0.00070755195,0.0004417647,0.0006470041,0.0011523481],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005107607,0.00014231629,0.0022055132,0.00020456854,0.00005261592,0.0003113715,0.0001777792,0.009682281,0.8179572,0.019478135,0.0009780851,0.14829923],"study_design_scores_gemma":[0.00012236921,0.0023622997,0.0025248318,0.00008625841,0.00014537138,0.0020813688,0.000041561987,0.08665252,0.8565118,0.0022998624,0.047099773,0.00007211223],"about_ca_topic_score_codex":0.0003156276,"about_ca_topic_score_gemma":0.00046660006,"teacher_disagreement_score":0.0028147427,"about_ca_system_score_codex":0.00038209718,"about_ca_system_score_gemma":0.000748754,"threshold_uncertainty_score":0.009416223},"labels":[],"label_agreement":null},{"id":"W1997526146","doi":"10.1109/test.2014.7035337","title":"On-chip constrained random stimuli generation for post-silicon validation using compact masks","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Chip; Random number generation; Binary number; Algorithm; Volume (thermodynamics); Theoretical computer science; Mathematics","score_opus":0.07294315649115955,"score_gpt":0.2970341225981895,"score_spread":0.22409096610702994,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997526146","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13249882,0.00023561849,0.8613124,0.00012186559,0.00007135328,0.00016953428,0.00011431554,0.0014923421,0.003983841],"genre_scores_gemma":[0.76402813,0.00008644981,0.23370881,0.00008754897,0.000015568632,0.0001348158,0.00010337258,0.00015819965,0.001676998],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995097,0.00011153492,0.000023424585,0.00006966304,0.00024948176,0.000036149017],"domain_scores_gemma":[0.99869734,0.0005788345,0.00025719072,0.0002864735,0.00014068931,0.00003955395],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046658135,0.00042925225,0.00027097552,0.00022695807,0.00014764997,0.0003493993,0.00078827864,0.0003094489,0.002078094],"category_scores_gemma":[0.0015545313,0.00015452641,0.00017018449,0.00018722369,0.00046262832,0.00056363904,0.0005053744,0.0003305776,0.00034987496],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045087317,0.000116687406,0.00080804003,0.00024270113,0.000033408873,0.0004401226,0.0002007869,0.08387513,0.75871617,0.024738424,0.0013144478,0.12906322],"study_design_scores_gemma":[0.000064837244,0.00067951274,0.0007856444,0.00002551671,0.000020307292,0.00044455403,0.00003075338,0.31800225,0.66657746,0.005636277,0.007690246,0.000042519194],"about_ca_topic_score_codex":0.00023681107,"about_ca_topic_score_gemma":0.00045932867,"teacher_disagreement_score":0.002078094,"about_ca_system_score_codex":0.00039540837,"about_ca_system_score_gemma":0.0003600842,"threshold_uncertainty_score":0.0069518685},"labels":[],"label_agreement":null},{"id":"W1997564856","doi":"10.1007/s11265-011-0635-5","title":"An Efficient Block Entropy Based Compression Scheme for Systems-on-a-Chip Test Data","year":2011,"lang":"en","type":"article","venue":"Journal of Signal Processing Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Positive Living North; University of Northern British Columbia","funders":"","keywords":"Computer science; Very-large-scale integration; Data compression; Test vector; Chip; Compression ratio; Entropy (arrow of time); Scheme (mathematics); Test data; Algorithm; Block (permutation group theory); Computer engineering; Embedded system; Mathematics; Artificial intelligence; Engineering; Test set","score_opus":0.09692173878471042,"score_gpt":0.2912436106994541,"score_spread":0.19432187191474368,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997564856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06909032,0.00079418725,0.924997,0.0002600368,0.00016755631,0.00016966015,0.0002611362,0.0014600729,0.002800071],"genre_scores_gemma":[0.62234735,0.00040494264,0.37119123,0.00026333475,0.00019324306,0.00016795141,0.00080309657,0.00009762076,0.0045312447],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999453,0.0001014345,0.000036182835,0.000046441473,0.00031081436,0.000052064588],"domain_scores_gemma":[0.9991154,0.00036301246,0.00007799996,0.00022768063,0.0001791514,0.000036777972],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043918623,0.00057522295,0.00050575973,0.0008586089,0.00034084602,0.0005306008,0.0005909731,0.0004726717,0.0023894452],"category_scores_gemma":[0.0016701245,0.00016814952,0.0002508924,0.00074143877,0.00028198835,0.0007792068,0.0008050002,0.00049254583,0.00057756604],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010813462,0.00016808358,0.0009043758,0.0001460901,0.00006585318,0.00025138303,0.000084353305,0.040491518,0.21547455,0.012743506,0.0041477825,0.7244411],"study_design_scores_gemma":[0.00008131261,0.00045272676,0.0016915235,0.00003189113,0.00006523994,0.000655605,0.000025215813,0.807693,0.1794118,0.0045698714,0.0052845795,0.000037209666],"about_ca_topic_score_codex":0.0006714032,"about_ca_topic_score_gemma":0.0015315709,"teacher_disagreement_score":0.0023894452,"about_ca_system_score_codex":0.00032429732,"about_ca_system_score_gemma":0.0005635367,"threshold_uncertainty_score":0.00799346},"labels":[],"label_agreement":null},{"id":"W1997997233","doi":"10.1109/mdt.2011.62","title":"Guest Editors' Introduction: Multicore SoC Validation with Transaction-Level Models","year":2011,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"University of Toronto; University of Florida","keywords":"Computer science; Debugging; Multi-core processor; Computer architecture; Database transaction; Software engineering; Embedded system; Database; Programming language; Parallel computing","score_opus":0.0877603150293892,"score_gpt":0.2274271205323582,"score_spread":0.139666805502969,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997997233","genre_codex":"editorial","genre_gemma":"editorial","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"editorial","genre_consensus":"editorial","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014605742,0.01675836,0.042505533,0.04605431,0.87856644,0.00007695639,0.00026639676,0.0011809426,0.013130435],"genre_scores_gemma":[0.030837264,0.026786769,0.024736146,0.03302908,0.7726353,0.0001425993,0.0007249412,0.0014471065,0.109660715],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99735105,0.00033186143,0.00024148935,0.00037039278,0.0015286779,0.00017650628],"domain_scores_gemma":[0.9840844,0.004096093,0.0005347427,0.0007940097,0.009568492,0.00092239515],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0032767993,0.0010418822,0.0010430531,0.0017944844,0.0007610799,0.003354067,0.001491344,0.0023493303,0.011760429],"category_scores_gemma":[0.012791181,0.0005653519,0.0008475904,0.001272138,0.00076268334,0.0027097345,0.0012908082,0.0053009596,0.0053339],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000065202774,0.000035644516,0.00023080572,0.00022472625,0.000022307366,0.00015163684,0.00004004969,0.0012749858,0.00074951694,0.0028315824,0.9305159,0.06385759],"study_design_scores_gemma":[0.00003454369,0.00012625077,0.0004063146,0.00023983287,0.00004143551,0.000582887,0.0000614968,0.008988871,0.0016896356,0.0039595338,0.9838275,0.000041771804],"about_ca_topic_score_codex":0.00064473855,"about_ca_topic_score_gemma":0.0013652262,"teacher_disagreement_score":0.011760429,"about_ca_system_score_codex":0.0007525205,"about_ca_system_score_gemma":0.0010462053,"threshold_uncertainty_score":0.039342582},"labels":[],"label_agreement":null},{"id":"W1998292906","doi":"10.1007/s10836-009-5127-1","title":"Testing Multilayer Flexible Wireless Multisensor Platforms","year":2009,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Embedded system; Wireless; System testing; Computer science; Reliability (semiconductor); Integration testing; Bandwidth (computing); Engineering; Computer hardware; Power (physics); Computer network; Telecommunications","score_opus":0.03771603001357316,"score_gpt":0.2655309691858157,"score_spread":0.22781493917224255,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998292906","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.911626,0.00021294484,0.08455925,0.00012942562,0.00005443665,0.00006652369,0.00010135519,0.00034905985,0.0029009078],"genre_scores_gemma":[0.98977715,0.000067858746,0.00885354,0.000035528203,0.0000070022797,0.000022355855,0.0000371359,0.000021246102,0.001178137],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991798,0.000075046926,0.000049670303,0.00013337565,0.00043159802,0.00013054522],"domain_scores_gemma":[0.998456,0.00050168706,0.00033990145,0.0003245735,0.00028905936,0.00008863595],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004473233,0.0006164185,0.00039715064,0.00046970483,0.00027967585,0.0007540337,0.0011017539,0.0008367164,0.002149834],"category_scores_gemma":[0.0017878652,0.0003566033,0.0002946457,0.00032202914,0.00052834617,0.0018009963,0.00203617,0.00035462595,0.00038827074],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028832295,0.00005885281,0.0029826062,0.00010193631,0.000041874573,0.00039783708,0.00014695553,0.017439075,0.95566005,0.001368883,0.0001692274,0.021344388],"study_design_scores_gemma":[0.000050591563,0.001512838,0.006125116,0.000040295356,0.00006969123,0.00063675636,0.0002750305,0.15798534,0.82882667,0.0024546608,0.0019855408,0.00003746081],"about_ca_topic_score_codex":0.00040150763,"about_ca_topic_score_gemma":0.00051450153,"teacher_disagreement_score":0.002149834,"about_ca_system_score_codex":0.0004384109,"about_ca_system_score_gemma":0.00024039613,"threshold_uncertainty_score":0.007191837},"labels":[],"label_agreement":null},{"id":"W2002766583","doi":"10.1109/isqed.2010.5450450","title":"Accelerating trace computation in post-silicon debug","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; TRACE (psycholinguistics); Computer science; Crash; Chip; Embedded system; State (computer science); Silicon; Background debug mode interface; Software bug; Fraction (chemistry); Silicon chip; Computation; Computer hardware; Operating system; Software; Algorithm; Chemistry","score_opus":0.02351622085920666,"score_gpt":0.26058342470659845,"score_spread":0.2370672038473918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2002766583","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07222219,0.0003548179,0.91525334,0.00021355537,0.000055338845,0.000087564076,0.00011144043,0.0092281215,0.0024736747],"genre_scores_gemma":[0.746143,0.00022502895,0.25017607,0.00007847689,0.000029749193,0.00012066637,0.000334897,0.00036570226,0.0025264288],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976736,0.0006608349,0.00009378837,0.00032405206,0.00088174315,0.00036597025],"domain_scores_gemma":[0.9917354,0.005210389,0.0004938512,0.0014958705,0.0008678935,0.00019666062],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015743776,0.001115249,0.00095871184,0.0014749946,0.00063536956,0.001258251,0.0018587409,0.0007050615,0.004049916],"category_scores_gemma":[0.009141544,0.00051508914,0.0006895724,0.001003914,0.001080325,0.003133264,0.0017808777,0.0015373937,0.0008836515],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017140522,0.00038318563,0.00787907,0.00029052977,0.00009433677,0.00023401607,0.0004113613,0.3660961,0.04698087,0.05406775,0.00384807,0.5180007],"study_design_scores_gemma":[0.000057506375,0.00024511505,0.00057481206,0.000016566053,0.000023623423,0.00006429215,0.000045765468,0.9521731,0.025810283,0.019488677,0.0014822314,0.00001801412],"about_ca_topic_score_codex":0.004965356,"about_ca_topic_score_gemma":0.00579694,"teacher_disagreement_score":0.004965356,"about_ca_system_score_codex":0.0011706538,"about_ca_system_score_gemma":0.0025773346,"threshold_uncertainty_score":0.013548374},"labels":[],"label_agreement":null},{"id":"W2003749588","doi":"10.1109/mtv.2011.16","title":"Model Checker to FPGA Prototype Commmunication Bottleneck Issue","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut National de la Recherche Scientifique","funders":"","keywords":"Computer science; Field-programmable gate array; Bottleneck; Model checking; Software portability; Embedded system; Observability; Formal verification; Network packet; Latency (audio); Computer hardware; Programming language; Computer network","score_opus":0.10618489580798098,"score_gpt":0.2764315060935011,"score_spread":0.17024661028552013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2003749588","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.083704054,0.00013793555,0.86251396,0.00036574583,0.00014864292,0.00047229778,0.001184334,0.032680236,0.018792832],"genre_scores_gemma":[0.71264017,0.00019069288,0.27216345,0.0003649383,0.000030126597,0.00044931046,0.0013634103,0.001006416,0.011791418],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985852,0.00043083122,0.000103030514,0.00023482299,0.0004742184,0.00017179557],"domain_scores_gemma":[0.9978352,0.0012791121,0.00011044479,0.00039560135,0.00034360267,0.000036052097],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00090890744,0.0007547156,0.00044888715,0.00077561423,0.00041396258,0.001012006,0.0013659196,0.00070799544,0.011035703],"category_scores_gemma":[0.00438565,0.0003301417,0.000726965,0.00037113327,0.00070970523,0.0012021626,0.0007074609,0.0010164503,0.0009420782],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012522808,0.0006661064,0.0041729216,0.0013772789,0.00020891719,0.002354708,0.00054992293,0.61420965,0.08864974,0.11839274,0.019012565,0.14915311],"study_design_scores_gemma":[0.0002771896,0.00044092804,0.00056005374,0.00009555291,0.000110902736,0.0003341189,0.00006500365,0.8540318,0.11765025,0.010004724,0.016397854,0.000031611682],"about_ca_topic_score_codex":0.0058373422,"about_ca_topic_score_gemma":0.006759928,"teacher_disagreement_score":0.011035703,"about_ca_system_score_codex":0.0010678356,"about_ca_system_score_gemma":0.0017971199,"threshold_uncertainty_score":0.036918104},"labels":[],"label_agreement":null},{"id":"W2004379154","doi":"10.1016/j.vlsi.2006.02.002","title":"Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip","year":2006,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Reconfigurability; Embedded system; Scalability; Overhead (engineering); Computer science; Flexibility (engineering); System on a chip; Computer architecture; Testability; Engineering; Reliability engineering; Operating system","score_opus":0.04214418407946698,"score_gpt":0.2998784366247405,"score_spread":0.25773425254527355,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2004379154","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1441665,0.00092680845,0.8385032,0.00035868076,0.00027485273,0.00032682836,0.00022687478,0.009153956,0.0060622296],"genre_scores_gemma":[0.887007,0.00012349777,0.10954201,0.0002705106,0.00006214236,0.00016541278,0.00021548892,0.00010013847,0.0025137612],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993438,0.00010624746,0.000053224667,0.00016340689,0.0001975887,0.00013563091],"domain_scores_gemma":[0.99896073,0.00021996265,0.00020415752,0.0002500756,0.00028812472,0.000077086865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005462697,0.0005610612,0.0005108451,0.000977955,0.00052526954,0.0010957918,0.0031368851,0.00068742386,0.0029530046],"category_scores_gemma":[0.0011383888,0.00033598582,0.00034344487,0.0004982808,0.00038859047,0.0008946016,0.00060876133,0.00052416226,0.0005069132],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013183852,0.00043534336,0.005952621,0.0005193679,0.00039473313,0.00116009,0.0005195507,0.031132335,0.49732932,0.030930016,0.013074181,0.41723403],"study_design_scores_gemma":[0.00040554715,0.002087389,0.005686064,0.00006907641,0.00048486888,0.0026000591,0.00010374673,0.40370607,0.546165,0.005620186,0.032898437,0.00017354287],"about_ca_topic_score_codex":0.0010923429,"about_ca_topic_score_gemma":0.0015116488,"teacher_disagreement_score":0.0031368851,"about_ca_system_score_codex":0.0007000824,"about_ca_system_score_gemma":0.000872139,"threshold_uncertainty_score":0.009878755},"labels":[],"label_agreement":null},{"id":"W2007173800","doi":"10.5555/2132325.2132460","title":"Debugging with dominance: on-the-fly RTL debug solution implications","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Vennsa Technologies (Canada); University of Toronto","funders":"","keywords":"Debugging; Algorithmic program debugging; Computer science; Bottleneck; Robustness (evolution); Very-large-scale integration; Dominance (genetics); Parallel computing; Computer engineering; Embedded system; Programming language","score_opus":0.06003102885310853,"score_gpt":0.22433569356738836,"score_spread":0.16430466471427985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2007173800","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.031767633,0.00055235106,0.95245916,0.0008042963,0.000047541835,0.0001117043,0.000079676916,0.0044369893,0.009740672],"genre_scores_gemma":[0.46508667,0.00041798042,0.5289095,0.0003613392,0.000039266994,0.000096242635,0.00017784067,0.00053324254,0.004377919],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983493,0.0008473477,0.00006770234,0.00015174766,0.00045110125,0.00013280792],"domain_scores_gemma":[0.9959615,0.0023935009,0.00027696238,0.0006642576,0.00060888164,0.00009493773],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016578939,0.00083751965,0.00045778003,0.0009603681,0.0006203262,0.001102703,0.0011790796,0.00077197264,0.0060004205],"category_scores_gemma":[0.008580564,0.00045005657,0.00037497698,0.00040320933,0.00070304424,0.0018630727,0.0015793158,0.0008698621,0.0012193467],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004923188,0.00016756072,0.0025559743,0.00030774152,0.000033461558,0.000663587,0.00060643867,0.108752646,0.07177601,0.02801931,0.007138612,0.7794863],"study_design_scores_gemma":[0.00013193826,0.0003054129,0.0007347662,0.00013106027,0.00005503935,0.00087099517,0.00018534284,0.8870166,0.05802677,0.036263783,0.016227577,0.000050736064],"about_ca_topic_score_codex":0.0014256312,"about_ca_topic_score_gemma":0.0024279093,"teacher_disagreement_score":0.0060004205,"about_ca_system_score_codex":0.0005906316,"about_ca_system_score_gemma":0.0013205858,"threshold_uncertainty_score":0.020073414},"labels":[],"label_agreement":null},{"id":"W2010574338","doi":"10.1109/tc.2013.107","title":"On a New Mechanism of Trigger Generation for Post-Silicon Debugging","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Observability; Debugging; Computer science; Controllability; Embedded system; Root cause; TRACE (psycholinguistics); Overhead (engineering); Reduction (mathematics); Computer hardware; Real-time computing; Reliability engineering; Engineering; Operating system","score_opus":0.028583165224706386,"score_gpt":0.23440041982760146,"score_spread":0.20581725460289507,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010574338","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005489446,0.00011952082,0.9851216,0.00009066488,0.00008221434,0.00011863289,0.00006962239,0.0075082877,0.0013999869],"genre_scores_gemma":[0.22607233,0.00025797592,0.7644964,0.00038657177,0.00020280533,0.0003435037,0.00033023543,0.0012327589,0.006677403],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9974946,0.0003877032,0.0002180131,0.00073972903,0.0009410741,0.00021896345],"domain_scores_gemma":[0.99432474,0.0017465582,0.00052420737,0.0025849137,0.0006510783,0.00016854357],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016255807,0.0010630772,0.0007936425,0.0022764024,0.0006870024,0.0019147915,0.0031096188,0.0013328037,0.0077097006],"category_scores_gemma":[0.004231037,0.0006423689,0.0008571514,0.0012613571,0.0013372367,0.0031776843,0.0018270105,0.0017133991,0.001984197],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013119117,0.0004258707,0.0027241185,0.0004648255,0.00013336385,0.0011076141,0.0007925044,0.024028847,0.26960704,0.17973068,0.0069501996,0.512723],"study_design_scores_gemma":[0.00028468875,0.0014660895,0.0011783344,0.00010122966,0.00025741706,0.002336138,0.000088742425,0.3550985,0.5120427,0.04782204,0.0791148,0.00020930542],"about_ca_topic_score_codex":0.0005405042,"about_ca_topic_score_gemma":0.0005739144,"teacher_disagreement_score":0.0077097006,"about_ca_system_score_codex":0.00063184655,"about_ca_system_score_gemma":0.001121591,"threshold_uncertainty_score":0.025791526},"labels":[],"label_agreement":null},{"id":"W2010903192","doi":"10.1109/test.2012.6401541","title":"In-system constrained-random stimuli generation for post-silicon validation","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Porting; Computer science; Random number generation; Embedded system; Computer architecture; Real-time computing; Software; Algorithm; Operating system","score_opus":0.049351677092487674,"score_gpt":0.277149848264657,"score_spread":0.22779817117216933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010903192","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012180827,0.00002767942,0.9851635,0.000027658045,0.000014212453,0.00014353191,0.00004566238,0.0010321484,0.0013647318],"genre_scores_gemma":[0.40424892,0.00006546172,0.59257627,0.00012214822,0.000020247711,0.00037817084,0.00020436528,0.00043475608,0.0019496543],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99895346,0.00047549166,0.00005973607,0.0001162931,0.00032588592,0.00006906869],"domain_scores_gemma":[0.9974611,0.0013819347,0.0002364452,0.0005970109,0.00027421792,0.000049389764],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012443857,0.0006167458,0.0003111176,0.00030927075,0.00017993635,0.00044919678,0.000991968,0.00037162643,0.0049301796],"category_scores_gemma":[0.0034651158,0.00018116848,0.00029676178,0.00016837366,0.00052499253,0.0005560605,0.0005749804,0.0005372892,0.00069404714],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074253976,0.0003696403,0.0019190921,0.00070258987,0.00009336782,0.00061612716,0.00037890734,0.23354292,0.40276325,0.08783434,0.0028110805,0.26822612],"study_design_scores_gemma":[0.00011078313,0.00077229016,0.00064399076,0.00004748094,0.000040146377,0.00044014215,0.00003328283,0.66847724,0.29658785,0.0232804,0.009535469,0.00003097565],"about_ca_topic_score_codex":0.0001532327,"about_ca_topic_score_gemma":0.00042970508,"teacher_disagreement_score":0.0049301796,"about_ca_system_score_codex":0.00027846204,"about_ca_system_score_gemma":0.00061157777,"threshold_uncertainty_score":0.016493082},"labels":[],"label_agreement":null},{"id":"W2011813090","doi":"10.1049/iet-cdt:20060199","title":"Bridging fault diagnostic tool based on Δ <i>I</i> <sub>DDQ</sub> probabilistic signatures, circuit layout parasitics and logic errors","year":2007,"lang":"en","type":"article","venue":"IET Computers & Digital Techniques","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"CMC Microsystems","keywords":"Bridging (networking); Iddq testing; Parasitic extraction; Probabilistic logic; Fault coverage; Fault (geology); Computer science; Algorithm; Logic gate; Stuck-at fault; Fault detection and isolation; Engineering; Electronic engineering; Computer engineering; Reliability engineering; Electronic circuit; Electrical engineering; Artificial intelligence; CMOS","score_opus":0.013708788878061725,"score_gpt":0.23266124691496257,"score_spread":0.21895245803690083,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2011813090","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019009292,0.00013156327,0.9731002,0.00008048301,0.000028889124,0.00004791504,0.00011028277,0.0066811624,0.00081016956],"genre_scores_gemma":[0.31507516,0.0001069708,0.68283504,0.00009412101,0.000018053663,0.00010149441,0.0002179758,0.00015012235,0.0014010321],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997688,0.000035764406,0.000015245283,0.000038352486,0.00012356388,0.000018293065],"domain_scores_gemma":[0.998979,0.00062317797,0.00009271454,0.000104083614,0.00016257404,0.00003843261],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034626384,0.0006386039,0.0007328004,0.0013636858,0.00021261816,0.00052511785,0.0008605775,0.00075021497,0.003349352],"category_scores_gemma":[0.002028141,0.00025681366,0.0002900154,0.00051518047,0.00033607488,0.000717273,0.00062629924,0.00048938807,0.00050396903],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004276985,0.0001369081,0.0035696563,0.00034610607,0.00013796767,0.00089770724,0.00016708503,0.13723373,0.11427465,0.011030984,0.005050858,0.7267267],"study_design_scores_gemma":[0.00006143708,0.00022902265,0.0008563013,0.000028401973,0.00004962177,0.0010698925,0.000028823168,0.93471736,0.054399975,0.0043266127,0.0041989232,0.000033662047],"about_ca_topic_score_codex":0.0007422567,"about_ca_topic_score_gemma":0.00095998374,"teacher_disagreement_score":0.003349352,"about_ca_system_score_codex":0.00036925258,"about_ca_system_score_gemma":0.00049002015,"threshold_uncertainty_score":0.01120472},"labels":[],"label_agreement":null},{"id":"W2012999122","doi":"10.1109/tcad.2007.891362","title":"FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Boolean satisfiability problem; Computer architecture; Boolean function; Logic block; Flexibility (engineering); Block (permutation group theory); Architecture; Logic synthesis; Programmable logic device; Parallel computing; Embedded system; Computer engineering; Theoretical computer science; Algorithm; Logic gate; Mathematics","score_opus":0.05594715363241539,"score_gpt":0.27142103745580887,"score_spread":0.21547388382339347,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012999122","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06483074,0.00020529097,0.92411625,0.00017069528,0.00003302909,0.00014738772,0.00009558122,0.0016024507,0.008798498],"genre_scores_gemma":[0.44978586,0.00015283338,0.5470527,0.00008490566,0.000015467807,0.00011185913,0.00026428784,0.0002682697,0.002263843],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999311,0.00021588674,0.000037823575,0.000075549,0.00029945478,0.0000602151],"domain_scores_gemma":[0.9992411,0.0003991794,0.0000801401,0.00011343721,0.00015218508,0.000013829738],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006092225,0.0006762887,0.00032599695,0.0008765888,0.00042180042,0.00062128,0.00069351983,0.0003307075,0.004418982],"category_scores_gemma":[0.001955023,0.00027698852,0.0005461747,0.00046335428,0.0004077445,0.0009213437,0.00045162262,0.00057630293,0.00047473545],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032516484,0.000194115,0.0021479782,0.00039439282,0.000094072115,0.0002833278,0.00014702427,0.26666468,0.14253907,0.033255734,0.0033704478,0.550584],"study_design_scores_gemma":[0.00012178353,0.00038398645,0.0008470681,0.00004287919,0.000053789525,0.00027053407,0.00009352002,0.8527075,0.122733995,0.014940889,0.007775478,0.000028626118],"about_ca_topic_score_codex":0.0016096722,"about_ca_topic_score_gemma":0.0029927464,"teacher_disagreement_score":0.004418982,"about_ca_system_score_codex":0.00076280365,"about_ca_system_score_gemma":0.000792686,"threshold_uncertainty_score":0.014782906},"labels":[],"label_agreement":null},{"id":"W2014833562","doi":"10.1016/j.micpro.2005.12.002","title":"Verification and fault synthesis algorithm at switch-level","year":2006,"lang":"en","type":"article","venue":"Microprocessors and Microsystems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; High-level synthesis; Algorithm; Fault (geology); Parallel computing; Embedded system; Field-programmable gate array","score_opus":0.011824340861005712,"score_gpt":0.1967037298490825,"score_spread":0.1848793889880768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2014833562","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035816938,0.00011892452,0.9553934,0.00017851051,0.000057352652,0.00014054317,0.00029181465,0.004053113,0.003949502],"genre_scores_gemma":[0.65186733,0.00010554958,0.34295428,0.00020639763,0.00004032763,0.00018447117,0.0008093496,0.00024837872,0.0035838888],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993467,0.00012772392,0.000044407265,0.00015637456,0.00021132492,0.00011349421],"domain_scores_gemma":[0.9992299,0.00036671004,0.000048789025,0.0001616274,0.00017716203,0.000015793323],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006237074,0.00069474726,0.0005182459,0.00076834747,0.00047446316,0.0008412099,0.0011608973,0.0007276152,0.009760431],"category_scores_gemma":[0.001837535,0.00028413653,0.00085394026,0.00037589576,0.00046538294,0.0010493547,0.00073666614,0.00055655604,0.0010339391],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010112645,0.000240677,0.0028583475,0.00075135176,0.00020113938,0.0006437132,0.00022198989,0.29068044,0.11647865,0.09287389,0.0071349014,0.48690367],"study_design_scores_gemma":[0.00021105839,0.00033035228,0.0007968087,0.000056462526,0.00017333198,0.00022530284,0.00005704729,0.84055394,0.10277542,0.048779424,0.006011276,0.000029604384],"about_ca_topic_score_codex":0.002248657,"about_ca_topic_score_gemma":0.002375305,"teacher_disagreement_score":0.009760431,"about_ca_system_score_codex":0.0006580346,"about_ca_system_score_gemma":0.0015621687,"threshold_uncertainty_score":0.0326519},"labels":[],"label_agreement":null},{"id":"W2019193046","doi":"10.1109/mtv.2012.23","title":"Progressive-BackSpace: Efficient Predecessor Computation for Post-Silicon Debug","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Debugging; Observability; TRACE (psycholinguistics); State (computer science); Set (abstract data type); Overhead (engineering); Computer engineering; Embedded system; Computation; Chip; Instruction set; Software bug; Finite-state machine; Image (mathematics); System on a chip; Parallel computing; Algorithm; Software; Programming language; Artificial intelligence","score_opus":0.023542088744451777,"score_gpt":0.2887115280504051,"score_spread":0.2651694393059533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2019193046","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038467653,0.00031508683,0.9403354,0.0000998318,0.000046876066,0.00014588662,0.00019452875,0.01879177,0.0016029229],"genre_scores_gemma":[0.37484202,0.00013264907,0.62094176,0.000104903134,0.000022971532,0.00017776852,0.00049412367,0.0005907178,0.0026931618],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99935144,0.0001684654,0.000050693558,0.00010915318,0.00023227658,0.00008783939],"domain_scores_gemma":[0.9980718,0.00092187774,0.00015966913,0.000569285,0.00021099676,0.00006641859],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00088542595,0.0013006526,0.00067748665,0.001826428,0.00045451455,0.0009141807,0.0023935612,0.00079281145,0.007290416],"category_scores_gemma":[0.0034676096,0.0006028208,0.0007023418,0.0007953675,0.00088540366,0.0023804654,0.0019230089,0.0007829906,0.0010910903],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015931269,0.00031445562,0.005401009,0.00040314646,0.00009367345,0.00032742988,0.00041962316,0.15033649,0.03745353,0.027785257,0.008901337,0.766971],"study_design_scores_gemma":[0.0001776149,0.00036805138,0.00046872807,0.000032190117,0.000029624853,0.00017166907,0.00005348185,0.93108267,0.042812265,0.01927117,0.0054879203,0.00004462145],"about_ca_topic_score_codex":0.0028587733,"about_ca_topic_score_gemma":0.0050958786,"teacher_disagreement_score":0.007290416,"about_ca_system_score_codex":0.00075324764,"about_ca_system_score_gemma":0.0016379062,"threshold_uncertainty_score":0.02438891},"labels":[],"label_agreement":null},{"id":"W2019680707","doi":"10.5555/2840819.2840932","title":"On-Chip Generation of Uniformly Distributed Constrained-Random Stimuli for Post-Silicon Validation","year":2015,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; Computer science; Reuse; Controllability; Chip; Silicon; Silicon chip; System on a chip; Embedded system; Distributed computing; Engineering; Mathematics; Materials science","score_opus":0.1920424749463393,"score_gpt":0.3205339476530021,"score_spread":0.12849147270666278,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2019680707","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07973987,0.00011672065,0.91254973,0.00007219604,0.00010766067,0.000310412,0.00012637215,0.0027852166,0.0041918033],"genre_scores_gemma":[0.68982226,0.00006552104,0.30632928,0.00013475222,0.000022107035,0.0003932085,0.00018784223,0.0004646024,0.0025803775],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992711,0.00016125992,0.000040443716,0.00013298712,0.0003256276,0.00006845596],"domain_scores_gemma":[0.99834776,0.0007161021,0.00018939275,0.0004198589,0.00025949973,0.00006745912],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006671866,0.00057282904,0.0003811634,0.00035366692,0.00019637523,0.00033661808,0.00093203323,0.000356589,0.0043744273],"category_scores_gemma":[0.0027101121,0.0001960237,0.00022097245,0.00021792662,0.00042919596,0.0004419509,0.0006644033,0.00045385148,0.0008137721],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00065080466,0.00023162572,0.0010780497,0.00037217035,0.000045773737,0.0005194223,0.00019428854,0.08009709,0.72897005,0.016711736,0.0022363532,0.16889271],"study_design_scores_gemma":[0.00009757414,0.00075283885,0.0007049164,0.00002332623,0.000025429816,0.0003764092,0.000033662505,0.38792133,0.59851253,0.0039941757,0.007505535,0.000052175208],"about_ca_topic_score_codex":0.00014624486,"about_ca_topic_score_gemma":0.00031413804,"teacher_disagreement_score":0.0043744273,"about_ca_system_score_codex":0.0002692416,"about_ca_system_score_gemma":0.0005098464,"threshold_uncertainty_score":0.014633894},"labels":[],"label_agreement":null},{"id":"W2024266646","doi":"10.1007/s10836-005-4819-4","title":"A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Test (biology); Interconnection; Computer science; Focus (optics); Reliability engineering; Simulation; Engineering; Embedded system; Telecommunications","score_opus":0.03608723652672524,"score_gpt":0.272369330211523,"score_spread":0.23628209368479774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2024266646","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040193528,0.00037683803,0.94869673,0.00056436774,0.000105278865,0.00008510673,0.00022221191,0.0004299685,0.009325902],"genre_scores_gemma":[0.9287774,0.0005632902,0.06389072,0.00026009005,0.00013609321,0.00017725001,0.00036878802,0.00013001199,0.0056963805],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994967,0.00019701675,0.000022375705,0.00006677935,0.00016900018,0.000048161328],"domain_scores_gemma":[0.997698,0.001427878,0.0003072809,0.00018126237,0.00031460205,0.00007088595],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008682924,0.0007385894,0.0006617082,0.0006521999,0.0004003215,0.00077057845,0.0013667801,0.0019869003,0.0039930386],"category_scores_gemma":[0.0065071946,0.00042398841,0.0007030141,0.0007608569,0.000597887,0.0012499117,0.00046767274,0.00094916276,0.00040780747],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028584374,0.000021091633,0.00013855488,0.000022108186,0.000006166325,0.00007231664,0.000014067756,0.9788344,0.0011031436,0.016101377,0.0003323255,0.0033258437],"study_design_scores_gemma":[0.000005113078,0.000017780838,0.000036047924,0.000002463889,0.0000039913575,0.000032590728,0.0000020538382,0.9968913,0.00014292517,0.0026673242,0.00019613456,0.0000022916176],"about_ca_topic_score_codex":0.0030833213,"about_ca_topic_score_gemma":0.0018159411,"teacher_disagreement_score":0.0039930386,"about_ca_system_score_codex":0.0008474236,"about_ca_system_score_gemma":0.0007959825,"threshold_uncertainty_score":0.013358057},"labels":[],"label_agreement":null},{"id":"W2024928975","doi":"10.1016/j.sysarc.2003.08.009","title":"A novel FPGA local interconnect test scheme and automatic TC derivation/generation","year":2003,"lang":"en","type":"article","venue":"Journal of Systems Architecture","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of Alberta","funders":"","keywords":"Field-programmable gate array; Computer science; Scheme (mathematics); Interconnection; Set (abstract data type); Test set; Gate array; Code (set theory); Embedded system; Parallel computing; Automatic test pattern generation; Algorithm; Computer engineering; Computer hardware; Electronic circuit; Electrical engineering; Mathematics; Artificial intelligence; Programming language; Telecommunications","score_opus":0.020964916460518346,"score_gpt":0.2254189133517613,"score_spread":0.20445399689124297,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2024928975","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.057605807,0.00026794767,0.92379576,0.00016718685,0.00011926699,0.00026364715,0.00020074558,0.009851451,0.00772818],"genre_scores_gemma":[0.64574105,0.000057751287,0.34813443,0.0001882969,0.00006989305,0.00012557555,0.00030960556,0.00026748682,0.0051059425],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993425,0.000119855904,0.000036884063,0.00015032252,0.00027088597,0.00007947962],"domain_scores_gemma":[0.9989774,0.00021100864,0.00011625309,0.00039482705,0.00023631915,0.00006432546],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003139961,0.0006240809,0.0005396936,0.0009999388,0.0006134067,0.00080378255,0.0017606501,0.00052885705,0.00656397],"category_scores_gemma":[0.0008493767,0.00024873685,0.00024490483,0.000659372,0.00036591917,0.00087037944,0.0007635029,0.000573738,0.0012855142],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00096162973,0.00025087438,0.0028976044,0.000233747,0.00008989364,0.00047225849,0.00013401601,0.013774026,0.3650023,0.016748,0.0076455004,0.5917902],"study_design_scores_gemma":[0.00041372384,0.0022149435,0.0038977542,0.00007011636,0.0002740884,0.0036861126,0.0000811089,0.41604355,0.54050183,0.0069150017,0.02577605,0.00012568779],"about_ca_topic_score_codex":0.0014265201,"about_ca_topic_score_gemma":0.0042899633,"teacher_disagreement_score":0.00656397,"about_ca_system_score_codex":0.0005851681,"about_ca_system_score_gemma":0.0009000285,"threshold_uncertainty_score":0.02195865},"labels":[],"label_agreement":null},{"id":"W2026629685","doi":"10.1145/1950413.1950442","title":"Line-level incremental resynthesis techniques for FPGAs","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada)","funders":"","keywords":"Field-programmable gate array; Computer science; Compiler; CAD; Reuse; Process (computing); Suite; High-level synthesis; Logic block; Parallel computing; Computer architecture; Embedded system; Programming language; Engineering drawing; Engineering","score_opus":0.16790509868695822,"score_gpt":0.2790190768378252,"score_spread":0.11111397815086696,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2026629685","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039510205,0.000568737,0.95158875,0.000066616834,0.000034862194,0.00007171071,0.000075777876,0.004741498,0.0033418287],"genre_scores_gemma":[0.41467217,0.0003912733,0.5803277,0.000101156016,0.00004363356,0.00011434201,0.0003674139,0.0005911421,0.003391118],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997454,0.000045197707,0.0000150131855,0.000043202297,0.000118460855,0.000032665183],"domain_scores_gemma":[0.9994598,0.00025609185,0.000069391295,0.00014060123,0.000060161045,0.000014020643],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002578092,0.00048924464,0.00022523738,0.00065004785,0.00022031671,0.00028132537,0.0007521875,0.00023404096,0.0035112666],"category_scores_gemma":[0.0010088644,0.00025475127,0.00042501788,0.00028529507,0.00033904813,0.0006157001,0.00039472742,0.00039863941,0.00058644754],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024859916,0.00006918228,0.00088832434,0.0002914047,0.000049593036,0.00046226475,0.00018676222,0.08224069,0.24921748,0.016954346,0.0024878522,0.64690346],"study_design_scores_gemma":[0.00014092823,0.0011277351,0.0021752585,0.00008632139,0.000138874,0.0014788491,0.00010179122,0.49389535,0.41948286,0.029087098,0.052203413,0.0000815651],"about_ca_topic_score_codex":0.00051652774,"about_ca_topic_score_gemma":0.0012292074,"teacher_disagreement_score":0.0035112666,"about_ca_system_score_codex":0.000232933,"about_ca_system_score_gemma":0.00029420835,"threshold_uncertainty_score":0.011746407},"labels":[],"label_agreement":null},{"id":"W2027120473","doi":"10.1109/ims3tw.2012.32","title":"Trading Off Test Coverage and False Reject Risk of Self-Calibrating Self-Test Systems","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Built-in self-test; Fault coverage; Reliability engineering; Calibration; Test (biology); Fault detection and isolation; Comparator; Overhead (engineering); Electronic circuit; Engineering; Embedded system; Mathematics; Statistics; Voltage; Artificial intelligence; Electrical engineering","score_opus":0.013377770538877702,"score_gpt":0.21372171214273672,"score_spread":0.20034394160385902,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2027120473","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.72811306,0.0012454086,0.26620626,0.00053272827,0.00001743007,0.000034701443,0.0001301012,0.0007488478,0.0029714373],"genre_scores_gemma":[0.99435353,0.000081630715,0.005263348,0.000024465824,0.000013126333,0.000007274452,0.000023226623,0.000037558562,0.00019577057],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9938624,0.0025123907,0.0002509904,0.0006400541,0.0020812587,0.0006529028],"domain_scores_gemma":[0.91933376,0.06751387,0.0047004293,0.0051045264,0.0027285428,0.00061881304],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0047475467,0.00084545364,0.0010576018,0.0015316665,0.00029102303,0.0016823426,0.0015414732,0.0020199334,0.0011065408],"category_scores_gemma":[0.036032412,0.00044889955,0.0005047185,0.0006823156,0.0010888163,0.0026118373,0.0014237718,0.0006628781,0.0002206015],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021848355,0.00017214063,0.031810913,0.00021195113,0.00029717092,0.0015581086,0.00021468241,0.7918572,0.071296014,0.014903918,0.00044525845,0.08504783],"study_design_scores_gemma":[0.00003931857,0.00073160965,0.005912679,0.000024977608,0.000108189975,0.001270381,0.00005141516,0.94560844,0.03602017,0.009858588,0.00034030454,0.00003385073],"about_ca_topic_score_codex":0.00046341636,"about_ca_topic_score_gemma":0.00042496054,"teacher_disagreement_score":0.0047475467,"about_ca_system_score_codex":0.0009869444,"about_ca_system_score_gemma":0.00032923243,"threshold_uncertainty_score":0.025107682},"labels":[],"label_agreement":null},{"id":"W2028474966","doi":"10.1109/iccicct.2014.6992997","title":"On-chip test generation scheme based on reconfigurable programmable and multiple twisted-ring counters","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Petroleum Technology Research Centre","keywords":"ModelSim; VHDL; Field-programmable gate array; Computer science; Built-in self-test; Fault coverage; Ring (chemistry); Embedded system; Computer hardware; Scheme (mathematics); Reduction (mathematics); Automatic test pattern generation; Parallel computing; Engineering; Mathematics; Electronic circuit","score_opus":0.026119280800392195,"score_gpt":0.2216169470755756,"score_spread":0.19549766627518342,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028474966","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55027467,0.0004763008,0.43524277,0.00015304075,0.00015534618,0.00030538172,0.00031141433,0.005285083,0.0077960026],"genre_scores_gemma":[0.95133,0.00004367751,0.04763963,0.000038316608,0.0000076989,0.000047526926,0.000096125215,0.00003768754,0.0007593521],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99967825,0.000082665305,0.00002759077,0.00007830685,0.00008012379,0.00005305403],"domain_scores_gemma":[0.99940765,0.0001542725,0.00011687845,0.00016157045,0.00011901546,0.00004062297],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027565993,0.00034034936,0.0002803692,0.0006060133,0.00021405116,0.00036127184,0.0011333963,0.00028918294,0.0018252479],"category_scores_gemma":[0.0007387731,0.00014372329,0.00020576145,0.00037433198,0.00024834232,0.00046732582,0.00022758803,0.0002084921,0.00020881458],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020864762,0.0003595065,0.0076439106,0.00036527167,0.00018146056,0.0010191064,0.00024154776,0.13686813,0.46390092,0.018436342,0.0033183312,0.36557904],"study_design_scores_gemma":[0.00026623663,0.0023494966,0.0036385464,0.000035270707,0.00018456347,0.0017482778,0.00003760585,0.5870405,0.39246625,0.002687695,0.0094610015,0.00008450059],"about_ca_topic_score_codex":0.00087278115,"about_ca_topic_score_gemma":0.0011505932,"teacher_disagreement_score":0.0018252479,"about_ca_system_score_codex":0.0004774359,"about_ca_system_score_gemma":0.00048483384,"threshold_uncertainty_score":0.006106019},"labels":[],"label_agreement":null},{"id":"W2029024668","doi":"10.1260/1708-5284.9.6.519","title":"Implementing built-in self-test environment for cores-based digital circuits with Verilog HDL","year":2012,"lang":"en","type":"article","venue":"World Journal of Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Verilog; Testability; Computer architecture; Benchmark (surveying); Digital electronics; Embedded system; Design for testing; Electronic circuit; Built-in self-test; Software; Fault coverage; Computer engineering; Reliability engineering; Engineering; Field-programmable gate array; Operating system","score_opus":0.012174973698407456,"score_gpt":0.2121249886940335,"score_spread":0.19995001499562606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2029024668","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051407225,0.00021830834,0.929238,0.00009903436,0.00008391427,0.00017758925,0.00032941278,0.012674858,0.00577161],"genre_scores_gemma":[0.6916382,0.00041856876,0.3007401,0.00018250567,0.000043658147,0.00030978522,0.0010076984,0.0007905978,0.004868897],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996113,0.00011329919,0.000041420542,0.00003730717,0.00013881721,0.000057773326],"domain_scores_gemma":[0.9992429,0.0003822967,0.000078101395,0.00016426234,0.00011962175,0.000012801386],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006306109,0.00032066583,0.00021899726,0.0004369204,0.00015754845,0.0006591204,0.0009034197,0.00032724906,0.0043941736],"category_scores_gemma":[0.0014238465,0.00018545089,0.00028350874,0.00017414802,0.0002206663,0.0007035103,0.00028150834,0.00057080784,0.0009190894],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00092638563,0.00053742144,0.0053892294,0.0017822948,0.00013724905,0.0014491295,0.00059685856,0.16333415,0.27105024,0.07361472,0.009312926,0.47186932],"study_design_scores_gemma":[0.00036303754,0.0011249204,0.0018306356,0.0002349909,0.00011454509,0.0013347784,0.00008156034,0.5215658,0.40801883,0.012667414,0.052607257,0.000056210312],"about_ca_topic_score_codex":0.00050799525,"about_ca_topic_score_gemma":0.00058640866,"teacher_disagreement_score":0.0043941736,"about_ca_system_score_codex":0.00024635214,"about_ca_system_score_gemma":0.0005693443,"threshold_uncertainty_score":0.0146999955},"labels":[],"label_agreement":null},{"id":"W2029394480","doi":"10.1109/autest.2012.6334550","title":"Arithmetic compaction circuits for mixed-signal systems testing","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Decoding methods; Binary number; Distortion (music); Circuit design; Electronic circuit; Computer hardware; Electronic engineering; Algorithm; Embedded system; Arithmetic; Engineering; Electrical engineering; Telecommunications; Mathematics","score_opus":0.07908334631923677,"score_gpt":0.26831059904581683,"score_spread":0.18922725272658006,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2029394480","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03583702,0.0014501603,0.9530987,0.0002789904,0.000059723177,0.000095495,0.000050548824,0.00079425826,0.008335083],"genre_scores_gemma":[0.61505836,0.0009432962,0.37925202,0.00027764056,0.00010816238,0.00012448155,0.00009741055,0.00007543033,0.004063223],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995572,0.00011383132,0.000028430404,0.000057803485,0.00021187862,0.000030787276],"domain_scores_gemma":[0.9992817,0.0003073932,0.00014807658,0.00010849705,0.00014170494,0.000012564549],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000378678,0.0005446165,0.00027537125,0.0005059422,0.00021255168,0.00066405546,0.00060673745,0.00053634716,0.0024344134],"category_scores_gemma":[0.0012852583,0.00014720926,0.00022402899,0.00041879452,0.00049123535,0.0008357256,0.00027491926,0.00047372788,0.00038312373],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033847027,0.000078814766,0.0009570987,0.0006237048,0.00005418941,0.00042488618,0.00022474848,0.059854332,0.21607251,0.25195518,0.002881304,0.4665348],"study_design_scores_gemma":[0.00011145606,0.0010239559,0.0013378306,0.00019916713,0.0001696016,0.0017230833,0.000065082146,0.50156957,0.3816696,0.055916052,0.0561389,0.0000756173],"about_ca_topic_score_codex":0.00019749266,"about_ca_topic_score_gemma":0.0003026307,"teacher_disagreement_score":0.0024344134,"about_ca_system_score_codex":0.00061538623,"about_ca_system_score_gemma":0.0002511188,"threshold_uncertainty_score":0.008143902},"labels":[],"label_agreement":null},{"id":"W2031432351","doi":"10.5555/2755753.2755770","title":"A methodology for automated design of embedded bit-flips detectors in post-silicon validation","year":2015,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Detector; Bit (key); Latency (audio); Embedded system; Domain (mathematical analysis); Computer hardware; Electronic engineering; Computer engineering; Real-time computing; Engineering; Telecommunications","score_opus":0.13803969597320634,"score_gpt":0.315442635163041,"score_spread":0.17740293918983466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031432351","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0044837473,0.000047620055,0.99331117,0.00003227584,0.000012032086,0.00018871223,0.00004088387,0.0015496562,0.0003340535],"genre_scores_gemma":[0.10037867,0.000074256866,0.89791465,0.000080799466,0.000015176863,0.00034974163,0.00018900011,0.00025711025,0.000740557],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99560755,0.0015513779,0.00039673876,0.0006374662,0.0014471794,0.00035970806],"domain_scores_gemma":[0.99211615,0.0035227395,0.0010515839,0.0016571449,0.0015256001,0.00012681566],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0036110962,0.0013218462,0.00086856633,0.0013837155,0.0006493234,0.0015226572,0.0024507153,0.0011905698,0.0026133894],"category_scores_gemma":[0.008730859,0.0007273947,0.0016547132,0.0006331405,0.0015253563,0.001544633,0.0015212166,0.0013756414,0.0009851026],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040853771,0.0005903232,0.0063693468,0.0012863686,0.00028765228,0.00089883234,0.00076547154,0.21459764,0.19137095,0.079493046,0.0035962828,0.5003355],"study_design_scores_gemma":[0.00013037224,0.0008920561,0.0011849835,0.00017345698,0.00019087073,0.00065472466,0.00012738108,0.77993447,0.15991624,0.043267924,0.013445382,0.00008213516],"about_ca_topic_score_codex":0.00093637826,"about_ca_topic_score_gemma":0.0014448417,"teacher_disagreement_score":0.0036110962,"about_ca_system_score_codex":0.0007024277,"about_ca_system_score_gemma":0.002189545,"threshold_uncertainty_score":0.019097567},"labels":[],"label_agreement":null},{"id":"W2031499833","doi":"10.1109/ats.2012.70","title":"Multi-level EDT to Reduce Scan Channels in SoC Designs","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Scheme (mathematics); Encoding (memory); Channel (broadcasting); System on a chip; Embedded system; Computer network; Mathematics; Artificial intelligence","score_opus":0.20505344257098046,"score_gpt":0.3264457096544283,"score_spread":0.12139226708344786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031499833","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17973031,0.0011759667,0.8118692,0.00020813696,0.000071280665,0.000078923375,0.00015783841,0.0026487277,0.0040595117],"genre_scores_gemma":[0.7772333,0.00030420217,0.21874073,0.00013188225,0.000031169555,0.00006639499,0.00021449904,0.00015914212,0.0031186738],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995968,0.000073291376,0.000043607717,0.000056219425,0.00014447812,0.00008573126],"domain_scores_gemma":[0.9992623,0.00026195412,0.00010828335,0.00020777389,0.00012697827,0.000032686814],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024473606,0.00040913082,0.00032650458,0.00058201066,0.0002609735,0.00045476892,0.0007441261,0.00026667866,0.0026490754],"category_scores_gemma":[0.00086327374,0.00021548418,0.00036535817,0.0004977875,0.00025120834,0.001098008,0.00076144305,0.0005008574,0.00024325303],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005186578,0.00014612208,0.0034265122,0.00051805243,0.00008849103,0.0004902909,0.00022934866,0.060273472,0.4415725,0.014009516,0.0025303182,0.4761967],"study_design_scores_gemma":[0.000086999535,0.0009643329,0.0024593628,0.00006810806,0.00014514732,0.001250356,0.00008861651,0.34170383,0.62862325,0.007003371,0.01754636,0.00006023857],"about_ca_topic_score_codex":0.00047111782,"about_ca_topic_score_gemma":0.0012102298,"teacher_disagreement_score":0.0026490754,"about_ca_system_score_codex":0.00038155206,"about_ca_system_score_gemma":0.00044965005,"threshold_uncertainty_score":0.008862019},"labels":[],"label_agreement":null},{"id":"W2031732101","doi":"10.1109/tcad.2004.829796","title":"Indirect Test Architecture for SoC Testing","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Modular design; Computer science; Embedded system; System on a chip; Testability; Modularity (biology); Network packet; Design for testing; Computer architecture; Core (optical fiber); Chip; Architecture; Computer hardware; Engineering; Computer network; Operating system; Reliability engineering; Telecommunications","score_opus":0.052724592937307545,"score_gpt":0.24127665782957713,"score_spread":0.18855206489226958,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031732101","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030350603,0.00072714925,0.9249103,0.00036685748,0.00013611502,0.00021669707,0.00010589756,0.0034762216,0.039710186],"genre_scores_gemma":[0.59863025,0.000741178,0.3830938,0.0004666195,0.00016600617,0.00049556553,0.00050200324,0.00032473303,0.015579816],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994281,0.000147636,0.000030215833,0.00010795165,0.00022403047,0.00006207542],"domain_scores_gemma":[0.9992556,0.00014014298,0.00008035754,0.0002521676,0.00022926864,0.000042371543],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00055207254,0.0006698227,0.0002618246,0.00073762186,0.00032159992,0.0009267459,0.001205899,0.0005609035,0.0051215],"category_scores_gemma":[0.0011294881,0.00019238556,0.00042479634,0.0003814888,0.0008386752,0.0013412966,0.0011000523,0.00097100047,0.0011228952],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003176976,0.0002153899,0.004033592,0.0005736863,0.0000908282,0.0004542415,0.0004895023,0.07819708,0.094811805,0.40552568,0.008151183,0.40713936],"study_design_scores_gemma":[0.000096328265,0.0013938862,0.0031339913,0.00023018126,0.00019226459,0.0012093962,0.00010645569,0.65472287,0.0687902,0.124757975,0.14528894,0.00007745614],"about_ca_topic_score_codex":0.00084958156,"about_ca_topic_score_gemma":0.0012031713,"teacher_disagreement_score":0.0051215,"about_ca_system_score_codex":0.00085577345,"about_ca_system_score_gemma":0.00079506484,"threshold_uncertainty_score":0.017133117},"labels":[],"label_agreement":null},{"id":"W2033697244","doi":"10.1016/j.microrel.2005.12.005","title":"Transistor-level to gate-level comprehensive fault synthesis for n-input primitive gates","year":2006,"lang":"en","type":"article","venue":"Microelectronics Reliability","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"High-level synthesis; Transistor; Computer science; Gate equivalent; Electrical engineering; Electronic engineering; Engineering; Embedded system; Gate oxide; Field-programmable gate array; Voltage","score_opus":0.033360078591586205,"score_gpt":0.25196031784461126,"score_spread":0.21860023925302505,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2033697244","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25906384,0.00029245438,0.72804886,0.00012486218,0.000031550753,0.000121336176,0.00044454227,0.002045423,0.009827126],"genre_scores_gemma":[0.8281875,0.00009468801,0.16880319,0.000069116126,0.000010137708,0.0000506185,0.00047999847,0.000081664555,0.0022230176],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998667,0.000023158183,0.000008211569,0.000026540507,0.000051121442,0.000024174742],"domain_scores_gemma":[0.9997248,0.00010931816,0.000026071342,0.000060551065,0.000069304195,0.0000098285345],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020583483,0.00040212067,0.00033260175,0.00045909054,0.0003104888,0.0004397025,0.00051931944,0.00031647764,0.0030521716],"category_scores_gemma":[0.00068092125,0.0001554133,0.00047656422,0.00029767025,0.0002940219,0.0005489751,0.0003350274,0.00024524622,0.00023334088],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045501004,0.00011359304,0.0023009414,0.00043674212,0.00010344244,0.00034291827,0.00019239564,0.53180474,0.14754303,0.057118706,0.0025920572,0.25699642],"study_design_scores_gemma":[0.00003335413,0.00025408663,0.0012389767,0.000027053635,0.00008667035,0.00014441801,0.000041003983,0.8948906,0.078248955,0.022066826,0.0029481088,0.00001984643],"about_ca_topic_score_codex":0.0024671967,"about_ca_topic_score_gemma":0.008072828,"teacher_disagreement_score":0.0030521716,"about_ca_system_score_codex":0.0005907687,"about_ca_system_score_gemma":0.00096577476,"threshold_uncertainty_score":0.010210514},"labels":[],"label_agreement":null},{"id":"W2035109781","doi":"10.1109/dft.2011.44","title":"Hierarchical Embedded Logic Analyzer for Accurate Root-Cause Analysis","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Spectrum analyzer; Computer science; Root cause analysis; Root (linguistics); Logic analyzer; Reliability engineering; Engineering","score_opus":0.10132967187828648,"score_gpt":0.3024651397781265,"score_spread":0.20113546789984002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2035109781","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030945638,0.00016287304,0.9566362,0.00004184645,0.000017464019,0.00010200133,0.0002867034,0.009537161,0.0022701109],"genre_scores_gemma":[0.41294342,0.00008918228,0.5834245,0.00009605713,0.000016610793,0.0001490301,0.00058635836,0.00024376884,0.002451],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999466,0.00011164892,0.000042433527,0.00011509728,0.00021602363,0.000048841244],"domain_scores_gemma":[0.9992975,0.0002961885,0.00008661701,0.00015896127,0.00013746052,0.000023247158],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043100532,0.00056226517,0.00034489724,0.0010342913,0.00024290329,0.0005392349,0.0006351522,0.00032536636,0.0046111546],"category_scores_gemma":[0.0013651223,0.00025413604,0.00027605024,0.00047732846,0.00019230082,0.00078940025,0.00043205987,0.0004360236,0.0010349182],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006533117,0.00022795188,0.0044368,0.00034591218,0.000085669744,0.0005166542,0.00015991683,0.081668146,0.42597607,0.02843982,0.005989728,0.45150003],"study_design_scores_gemma":[0.00008334525,0.00032409458,0.002274117,0.000022609129,0.00006301486,0.00037353212,0.000028643597,0.82698095,0.1519275,0.009231288,0.0086596375,0.000031267053],"about_ca_topic_score_codex":0.0010212965,"about_ca_topic_score_gemma":0.0023699112,"teacher_disagreement_score":0.0046111546,"about_ca_system_score_codex":0.00042350992,"about_ca_system_score_gemma":0.00096118037,"threshold_uncertainty_score":0.015425861},"labels":[],"label_agreement":null},{"id":"W2036210008","doi":"10.1109/ats.2014.30","title":"On Supporting Sequential Constraints for On-Chip Generation of Post-silicon Validation Stimuli","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Chip; Silicon; System on a chip; Embedded system; Computer architecture; Materials science","score_opus":0.06877334893032064,"score_gpt":0.3050414043341444,"score_spread":0.23626805540382376,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036210008","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.062443808,0.00015110661,0.93118435,0.000100116835,0.000051485724,0.00019462686,0.00008620574,0.0019461135,0.0038421515],"genre_scores_gemma":[0.55082023,0.0001642392,0.44563538,0.00017806246,0.000038804406,0.0003415568,0.0001639231,0.0004064447,0.0022514057],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981956,0.00044459387,0.00011559442,0.00027785357,0.0007900669,0.00017632013],"domain_scores_gemma":[0.99533206,0.002495295,0.00047282816,0.0011685535,0.00040731562,0.00012385144],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013743568,0.0006470386,0.00043954953,0.0004432996,0.00035301832,0.00073240144,0.0013157498,0.00056168344,0.003956527],"category_scores_gemma":[0.0045243558,0.00028253626,0.00037380168,0.0003570251,0.0008560079,0.0011339594,0.0010737036,0.00088663155,0.00068945414],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00082236744,0.0003692235,0.0013302807,0.00037215647,0.00003837741,0.00055441237,0.0003110974,0.07947501,0.6237396,0.066467084,0.0012547465,0.22526567],"study_design_scores_gemma":[0.00013552059,0.0012301803,0.00074435817,0.00007819365,0.000045782,0.0005159841,0.00006344664,0.41491055,0.5444707,0.020692607,0.017034695,0.00007798758],"about_ca_topic_score_codex":0.00053040084,"about_ca_topic_score_gemma":0.0010438771,"teacher_disagreement_score":0.003956527,"about_ca_system_score_codex":0.00031550578,"about_ca_system_score_gemma":0.0009917303,"threshold_uncertainty_score":0.013235927},"labels":[],"label_agreement":null},{"id":"W2036592619","doi":"10.1109/fpt.2011.6132671","title":"A framework for verifying functional correctness in Odin II","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"CMC Microsystems","keywords":"Correctness; Computer science; Field-programmable gate array; Architecture; Computer architecture; Cover (algebra); Electronic circuit; Software engineering; Embedded system; Programming language; Engineering; Electrical engineering","score_opus":0.14544141050053636,"score_gpt":0.2747360926601692,"score_spread":0.12929468215963283,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036592619","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00527246,0.000096352254,0.98979634,0.000079677055,0.000024165027,0.000111297864,0.00013321525,0.0025716855,0.0019148525],"genre_scores_gemma":[0.2710992,0.00032281378,0.72266954,0.00026700328,0.00006468706,0.0004838837,0.0007329925,0.00070557074,0.0036542967],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99584585,0.0011883522,0.00038770834,0.0006733517,0.0014450479,0.0004596815],"domain_scores_gemma":[0.99575484,0.002248565,0.00034217758,0.0010071445,0.0005455882,0.00010169757],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0046652732,0.0013963139,0.00087853917,0.0018267828,0.0009923734,0.003249614,0.0025293832,0.0012206807,0.0046636746],"category_scores_gemma":[0.010277275,0.00115556,0.002256475,0.0007034782,0.0033187272,0.0033431498,0.0031731878,0.0021216453,0.0011627648],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033265896,0.00016645667,0.0021649865,0.0005736342,0.00010768046,0.0008006758,0.00059885526,0.21916135,0.019548433,0.66077477,0.002693618,0.09307689],"study_design_scores_gemma":[0.00013251262,0.00029326222,0.0004422845,0.00022581499,0.000110268375,0.00032768704,0.00016421983,0.6093986,0.027446382,0.33046392,0.030913098,0.00008193333],"about_ca_topic_score_codex":0.0055969534,"about_ca_topic_score_gemma":0.0044069947,"teacher_disagreement_score":0.0055969534,"about_ca_system_score_codex":0.0019192228,"about_ca_system_score_gemma":0.0025147398,"threshold_uncertainty_score":0.024672627},"labels":[],"label_agreement":null},{"id":"W2036706191","doi":"10.1007/s10836-006-9502-x","title":"TBSA: Threshold-Based Simulation Accuracy Method for Fast Analog DC Fault Simulation","year":2006,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Benchmark (surveying); Speedup; Convergence (economics); Computer science; Algorithm; Fault (geology); Parametric statistics; Parallel computing; Mathematics; Statistics","score_opus":0.03682807068470644,"score_gpt":0.3307642513125956,"score_spread":0.2939361806278892,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036706191","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003630702,0.000058903788,0.99202955,0.000051937914,0.000048537244,0.000032755735,0.000057748235,0.0023907293,0.0016992263],"genre_scores_gemma":[0.4066666,0.000186445,0.58537984,0.00017581726,0.000054806205,0.00027423992,0.00034826828,0.0015618622,0.005352085],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99955493,0.000098937664,0.000026124822,0.000038976912,0.00024273539,0.000038334958],"domain_scores_gemma":[0.99859625,0.0005532516,0.000088102264,0.00022272755,0.00047002328,0.00006967389],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007503844,0.0006558895,0.0006487738,0.0008979996,0.00045654541,0.0007917084,0.0017917627,0.0008451946,0.010094374],"category_scores_gemma":[0.0040288772,0.0004276922,0.0005648489,0.00059307186,0.00038510366,0.0010829221,0.00081823417,0.0013934121,0.0017204857],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003355168,0.00011826157,0.0010753353,0.00026450597,0.000097754724,0.00010750928,0.00014977403,0.7273666,0.025341867,0.04938051,0.0073127053,0.18844964],"study_design_scores_gemma":[0.000010349987,0.000013600585,0.000034351724,0.000006242052,0.000005857633,0.00001188971,0.0000035460607,0.99403065,0.0022639418,0.0024040116,0.0012119508,0.0000034960483],"about_ca_topic_score_codex":0.004956532,"about_ca_topic_score_gemma":0.0041199266,"teacher_disagreement_score":0.010094374,"about_ca_system_score_codex":0.00074948,"about_ca_system_score_gemma":0.0011340377,"threshold_uncertainty_score":0.03376907},"labels":[],"label_agreement":null},{"id":"W2040195773","doi":"10.1142/s0129626406002472","title":"A PARALLEL PROBABILISTIC SYSTEM-LEVEL FAULT DIAGNOSIS APPROACH FOR LARGE MULTIPROCESSOR SYSTEMS","year":2006,"lang":"en","type":"article","venue":"Parallel Processing Letters","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Probabilistic logic; A priori and a posteriori; Multiprocessing; Parallel algorithm; Identification (biology); Fault (geology); Node (physics); Parallel computing; Evolutionary algorithm; Computation; Algorithm; Artificial intelligence","score_opus":0.036607184321355436,"score_gpt":0.24671891148101482,"score_spread":0.2101117271596594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2040195773","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011577056,0.00007867838,0.9870712,0.000111215966,0.000010175491,0.00002385038,0.000010445008,0.00030565282,0.0008116587],"genre_scores_gemma":[0.40815926,0.0001497531,0.5897423,0.000091422975,0.000020911115,0.0000891299,0.000055082473,0.000048544654,0.0016435488],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996612,0.00006615924,0.000014342053,0.000069695605,0.00016069852,0.000028052431],"domain_scores_gemma":[0.9995579,0.00021444811,0.000051830117,0.000062210194,0.000095960466,0.000017646724],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050605554,0.00040509427,0.00042125734,0.00052789995,0.00045615606,0.00042469005,0.0008466512,0.0007081804,0.0010539999],"category_scores_gemma":[0.001568023,0.000238501,0.00047625042,0.0003462736,0.0005219755,0.0006859874,0.0004962991,0.00060091197,0.00020055963],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045370278,0.000040205345,0.000998548,0.000051758034,0.000033620356,0.0001380575,0.000048773203,0.8715819,0.009075021,0.012822215,0.00034627822,0.10481826],"study_design_scores_gemma":[0.000007920936,0.000018674431,0.00015539315,0.000002624447,0.000008324456,0.00007959923,0.0000046502028,0.9902603,0.0018820657,0.0069283205,0.0006480834,0.0000039492415],"about_ca_topic_score_codex":0.0024886157,"about_ca_topic_score_gemma":0.002763515,"teacher_disagreement_score":0.0024886157,"about_ca_system_score_codex":0.0006426135,"about_ca_system_score_gemma":0.00084144523,"threshold_uncertainty_score":0.0049482584},"labels":[],"label_agreement":null},{"id":"W2042428442","doi":"10.1109/tc.2011.192","title":"Mapping Trigger Conditions onto Trigger Units during Post-silicon Validation and Debugging","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Computer science; Embedded system; Chip; Computer hardware; Computer architecture; Real-time computing; Operating system; Telecommunications","score_opus":0.03934467965454598,"score_gpt":0.22356990706725777,"score_spread":0.1842252274127118,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042428442","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09488615,0.00017976703,0.89130956,0.000120833145,0.00008009366,0.0002651148,0.00014449509,0.009956242,0.0030577565],"genre_scores_gemma":[0.66350335,0.00015569213,0.33253244,0.0001572398,0.0000352595,0.00022807872,0.00032199424,0.0011042253,0.0019616738],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99835783,0.0005372631,0.00013715471,0.0002634007,0.00047713856,0.00022722525],"domain_scores_gemma":[0.99316967,0.0038612313,0.00089861755,0.0012691314,0.000693605,0.00010773229],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001569564,0.0011892499,0.000582742,0.0008702314,0.00040852866,0.0014165511,0.0015252742,0.00080525223,0.0040725856],"category_scores_gemma":[0.007280753,0.0005285907,0.0004287621,0.0004666574,0.0007952845,0.001585858,0.0006876987,0.00094278617,0.00070025184],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002052677,0.00041421448,0.0125000905,0.0008613225,0.000116327916,0.0017903572,0.001069089,0.13645996,0.33555022,0.058661122,0.0057343277,0.44479033],"study_design_scores_gemma":[0.00012571586,0.0005907386,0.0024546843,0.00008298928,0.0000869585,0.00053569645,0.00017368273,0.30911246,0.6506504,0.023571635,0.012541775,0.00007335899],"about_ca_topic_score_codex":0.00065586105,"about_ca_topic_score_gemma":0.0011261946,"teacher_disagreement_score":0.0040725856,"about_ca_system_score_codex":0.0005493886,"about_ca_system_score_gemma":0.0012130822,"threshold_uncertainty_score":0.013624132},"labels":[],"label_agreement":null},{"id":"W2042512025","doi":"10.1007/s10836-009-5131-5","title":"Qualifying Serial Interface Jitter Rapidly and Cost-effectively","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Transmitter; Computer science; Bit error rate; Interface (matter); Computer hardware; Electronic engineering; Real-time computing; Embedded system; Engineering; Telecommunications; Decoding methods; Parallel computing","score_opus":0.023635359675852823,"score_gpt":0.2826714233076269,"score_spread":0.25903606363177406,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042512025","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43249243,0.0008727355,0.5428656,0.0003605982,0.000500578,0.0003989038,0.0001949237,0.0067155333,0.015598727],"genre_scores_gemma":[0.87844974,0.00014491336,0.11406644,0.00026092143,0.0001452874,0.000059324022,0.00022424659,0.00034846918,0.0063006445],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99827886,0.00031366118,0.00008414723,0.00019162444,0.000930396,0.00020130773],"domain_scores_gemma":[0.9958817,0.001604435,0.00045949116,0.0007386738,0.0011762625,0.00013948568],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014066503,0.0010366584,0.0006064256,0.0015665174,0.00064869836,0.0017379053,0.0008757965,0.0006257491,0.0043573542],"category_scores_gemma":[0.0069052703,0.00026280247,0.00023409788,0.0007391858,0.0005410753,0.0015528589,0.000929311,0.0007810895,0.00097596913],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022196611,0.00052318705,0.015562867,0.00011460879,0.000065812215,0.00029410023,0.00013393069,0.021993726,0.24552435,0.009081177,0.0023626313,0.702124],"study_design_scores_gemma":[0.00025635067,0.0021835708,0.015622486,0.00006239821,0.00025061012,0.0010707189,0.0002086596,0.30310398,0.65344405,0.009552131,0.01414605,0.00009901397],"about_ca_topic_score_codex":0.0013794156,"about_ca_topic_score_gemma":0.0032870346,"teacher_disagreement_score":0.0043573542,"about_ca_system_score_codex":0.0007719421,"about_ca_system_score_gemma":0.0011935227,"threshold_uncertainty_score":0.014576852},"labels":[],"label_agreement":null},{"id":"W2042692297","doi":"10.1145/1837274.1837300","title":"Bridging pre-silicon verification and post-silicon validation","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Silicon; Emulation; Computer science; Bridging (networking); Scope (computer science); Formal verification; Systems engineering; Engineering; Materials science; Theoretical computer science; Programming language; Optoelectronics","score_opus":0.012303245042640874,"score_gpt":0.2378768151217093,"score_spread":0.22557357007906842,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042692297","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022019919,0.016037483,0.88853955,0.0077866805,0.0014094881,0.00027282472,0.000076109085,0.0011628749,0.062694944],"genre_scores_gemma":[0.5134294,0.019339403,0.435668,0.004051884,0.00093161257,0.00035281508,0.00037193476,0.0009991551,0.0248559],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.985913,0.006065243,0.0007314771,0.0009548397,0.00557581,0.00075957784],"domain_scores_gemma":[0.96033525,0.024698833,0.0013627054,0.005540146,0.0076112053,0.0004518235],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.018719196,0.0009960083,0.001206419,0.0019098159,0.00078528497,0.0039716396,0.0027416707,0.0027090956,0.006039447],"category_scores_gemma":[0.021243807,0.0006849431,0.00088903116,0.0007141029,0.0034837238,0.007819891,0.0039016304,0.0034625183,0.0017643195],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032168068,0.00017955196,0.0023302038,0.0016888893,0.00010599721,0.0007757552,0.0016031171,0.019579915,0.032048564,0.3825073,0.008892296,0.54996675],"study_design_scores_gemma":[0.00011385181,0.0009623986,0.0027685207,0.0026502674,0.0000945765,0.0018930983,0.0014372817,0.07015986,0.13472642,0.42606014,0.3589675,0.00016601257],"about_ca_topic_score_codex":0.0003756398,"about_ca_topic_score_gemma":0.0008011776,"teacher_disagreement_score":0.018719196,"about_ca_system_score_codex":0.0014361126,"about_ca_system_score_gemma":0.0031576273,"threshold_uncertainty_score":0.09899777},"labels":[],"label_agreement":null},{"id":"W2043080690","doi":"10.1002/jcd.20035","title":"Group construction of covering arrays","year":2004,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":55,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; University of Ottawa","funders":"","keywords":"Combinatorics; Mathematics; Group (periodic table); Extension (predicate logic); Column (typography); Set (abstract data type); Algebraic number; Geometry; Physics; Computer science; Connection (principal bundle); Mathematical analysis","score_opus":0.022744075756981605,"score_gpt":0.23509329946316176,"score_spread":0.21234922370618015,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2043080690","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4355928,0.00041683647,0.4717995,0.00052569294,0.00045132881,0.000247126,0.00029531424,0.0015302426,0.08914122],"genre_scores_gemma":[0.88764966,0.00017300982,0.10245489,0.00018231041,0.00009631678,0.00014691934,0.00031377902,0.00015921396,0.008823908],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9988084,0.0003029981,0.00005878941,0.00020395749,0.00033969857,0.00028618722],"domain_scores_gemma":[0.9986029,0.00041258,0.00020465253,0.00038872394,0.0002219733,0.0001691003],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043108687,0.00040249922,0.00042403894,0.0011324713,0.0007959191,0.0011080507,0.0004965175,0.0004667186,0.0049151494],"category_scores_gemma":[0.001717866,0.0002927813,0.00061537686,0.00096746883,0.001162101,0.0009860368,0.0018394907,0.0008848289,0.0009840024],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004312245,0.0001240461,0.0023982278,0.00021572567,0.000052738596,0.0007902978,0.0011733596,0.027493088,0.07223331,0.7571414,0.00790001,0.13004658],"study_design_scores_gemma":[0.00015777684,0.00076319,0.0020457844,0.000087448316,0.00009069222,0.0015495574,0.00049761136,0.11928045,0.12620136,0.6302014,0.11903081,0.000093857816],"about_ca_topic_score_codex":0.00047546707,"about_ca_topic_score_gemma":0.000428933,"teacher_disagreement_score":0.0049151494,"about_ca_system_score_codex":0.0005343963,"about_ca_system_score_gemma":0.00048838847,"threshold_uncertainty_score":0.016442835},"labels":[],"label_agreement":null},{"id":"W2043314294","doi":"10.5555/1509456.1509496","title":"A succinct memory model for automated design debugging","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Encoding (memory); Memory model; TRACE (psycholinguistics); Reduction (mathematics); Embedded system; Semiconductor memory; State (computer science); Representation (politics); Programming language; Parallel computing; Computer hardware; Shared memory; Artificial intelligence","score_opus":0.09463807136907813,"score_gpt":0.2662407108130699,"score_spread":0.17160263944399173,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2043314294","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0060252133,0.00007760284,0.9921042,0.000102993414,0.000016337204,0.000045069646,0.00011340754,0.0008581487,0.00065701175],"genre_scores_gemma":[0.42796934,0.0003917565,0.566867,0.00023698132,0.000047336587,0.00053561863,0.000542317,0.00035310615,0.003056484],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99854654,0.0006194108,0.00012441387,0.00018238348,0.00043313202,0.00009411281],"domain_scores_gemma":[0.9957449,0.0021651085,0.00038494062,0.0012286785,0.0004134892,0.000062920306],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014783194,0.00088980445,0.00054498564,0.0009518004,0.00034769418,0.0013921042,0.0019469311,0.0012939452,0.003345882],"category_scores_gemma":[0.0074162357,0.00053022493,0.0009111072,0.0005626866,0.0013624402,0.0035647883,0.0014834038,0.0018324082,0.00069893704],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034100807,0.00013568866,0.0010276949,0.00028201062,0.000043734115,0.00039193663,0.00033493628,0.6756048,0.015502233,0.23251183,0.0020960937,0.071727954],"study_design_scores_gemma":[0.000029967287,0.00005029164,0.000037682723,0.000045412573,0.000014635534,0.00007218896,0.000016163116,0.94874877,0.007806854,0.040168554,0.0029961884,0.000013268639],"about_ca_topic_score_codex":0.0013019318,"about_ca_topic_score_gemma":0.0014334925,"teacher_disagreement_score":0.003345882,"about_ca_system_score_codex":0.0008221728,"about_ca_system_score_gemma":0.0012324677,"threshold_uncertainty_score":0.011193097},"labels":[],"label_agreement":null},{"id":"W2043769126","doi":"10.1109/mwscas.2013.6674839","title":"SAT-based reversible gate/wire replacement fault testing","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Backtracking; Computer science; Set (abstract data type); Boolean satisfiability problem; Automatic test pattern generation; Satisfiability; Fault coverage; Process (computing); Logic gate; Fault (geology); Algorithm; Matching (statistics); Test set; Reliability engineering; Engineering; Electronic circuit; Mathematics; Electrical engineering; Artificial intelligence; Programming language","score_opus":0.03183791520571647,"score_gpt":0.23026382294954875,"score_spread":0.19842590774383229,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2043769126","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14157368,0.00062662933,0.84362906,0.00025332955,0.000056816658,0.00021554039,0.0005329723,0.0030906508,0.01002128],"genre_scores_gemma":[0.7949538,0.00031194167,0.2008574,0.00017067345,0.00003386114,0.00011933417,0.0010475591,0.00011917291,0.002386201],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99929976,0.0002340436,0.00003666176,0.00011512051,0.0002516946,0.000062631014],"domain_scores_gemma":[0.99865603,0.0007518707,0.00014234538,0.00027199663,0.00014883974,0.000028851091],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047611134,0.0004931401,0.000490217,0.0007342572,0.0002497487,0.00048342682,0.0013005927,0.00052367983,0.0037787755],"category_scores_gemma":[0.0016591446,0.00020142434,0.0007521319,0.0008328576,0.0007233432,0.00084760773,0.00047734554,0.00045453184,0.0005540713],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00060957484,0.0003074264,0.0037807496,0.0006397562,0.00017828679,0.00070156343,0.00015635711,0.41890138,0.13871656,0.093014754,0.0037273492,0.33926624],"study_design_scores_gemma":[0.00007713935,0.00035287425,0.00084738986,0.000020914715,0.00005899506,0.0003578651,0.00003399945,0.921995,0.05490732,0.01849478,0.0028302066,0.000023643854],"about_ca_topic_score_codex":0.001371588,"about_ca_topic_score_gemma":0.0020868052,"teacher_disagreement_score":0.0037787755,"about_ca_system_score_codex":0.000555065,"about_ca_system_score_gemma":0.0005312752,"threshold_uncertainty_score":0.012641311},"labels":[],"label_agreement":null},{"id":"W2044605272","doi":"10.1109/tvlsi.2012.2202409","title":"Scalable Signal Selection for Post-Silicon Debug","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Scalability; Debugging; Benchmark (surveying); Computer engineering; Metric (unit); Theoretical computer science; Embedded system; Algorithm; Engineering; Mathematics","score_opus":0.019388046879824105,"score_gpt":0.2453616756555041,"score_spread":0.22597362877568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044605272","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11513664,0.00038920363,0.87894094,0.00019423166,0.000020942936,0.00009167647,0.00006207058,0.0037357337,0.0014286427],"genre_scores_gemma":[0.72683084,0.00013460727,0.27141997,0.00005064137,0.000021189977,0.00006638064,0.0001558563,0.00020056403,0.0011199203],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990829,0.00029483793,0.000030324949,0.00015169503,0.00036011683,0.00007997099],"domain_scores_gemma":[0.9962255,0.002295174,0.00044822978,0.00068334426,0.00027164145,0.00007616545],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008600656,0.0008432002,0.00040961296,0.0012993056,0.00044058863,0.0006082649,0.00086678925,0.00045487494,0.0020695885],"category_scores_gemma":[0.0042282296,0.00027451906,0.00032643485,0.00072365697,0.0006127637,0.0013607868,0.0007704437,0.00064144086,0.00035301613],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007247391,0.00022804143,0.009837383,0.0001641943,0.000058307465,0.00019274441,0.00034553066,0.19244683,0.16121256,0.022876952,0.002278179,0.6096346],"study_design_scores_gemma":[0.000087149245,0.00037646695,0.0024939775,0.000022234366,0.000025314152,0.00020816551,0.00009763315,0.8946226,0.08031249,0.016981684,0.0047415183,0.00003073441],"about_ca_topic_score_codex":0.001192706,"about_ca_topic_score_gemma":0.0026394401,"teacher_disagreement_score":0.0020695885,"about_ca_system_score_codex":0.0007081584,"about_ca_system_score_gemma":0.00094989425,"threshold_uncertainty_score":0.0069234967},"labels":[],"label_agreement":null},{"id":"W2045570302","doi":"10.1109/isqed.2014.6783399","title":"On pattern generation for maximizing IR drop","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Power network design; Electronic circuit; Voltage drop; Computer science; CMOS; Solver; Logic gate; Combinational logic; Electronic engineering; Algorithm; Mathematical optimization; Voltage; Engineering; Electrical engineering; Mathematics","score_opus":0.0393459870696916,"score_gpt":0.24430409205246906,"score_spread":0.20495810498277744,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2045570302","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023216143,0.00016980572,0.97054315,0.0002206662,0.000015787538,0.00009442021,0.00006034543,0.00029206017,0.0053876084],"genre_scores_gemma":[0.5491876,0.0003771148,0.44388166,0.0002629662,0.000033554126,0.00025639404,0.00025608906,0.00021003156,0.005534616],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995265,0.00013308367,0.000021689515,0.00008451249,0.00017265588,0.00006157457],"domain_scores_gemma":[0.99940526,0.00032946462,0.000059661666,0.000053511238,0.00013544793,0.00001662225],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056967436,0.0007108939,0.0004894069,0.00045411976,0.0002804368,0.00062261283,0.0006253708,0.000511594,0.003058074],"category_scores_gemma":[0.0017117572,0.00028589086,0.00045682534,0.0007179952,0.000382991,0.000765227,0.0004597983,0.0005792513,0.0004518724],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000844304,0.00011369244,0.000988902,0.00014144287,0.0000264526,0.00013371545,0.000073994976,0.77325577,0.026104996,0.025227295,0.0027685922,0.17108072],"study_design_scores_gemma":[0.000013815608,0.00006798537,0.00015806455,0.000008342902,0.000007637444,0.00006460544,0.0000150863,0.9864674,0.005920562,0.0060834964,0.0011888772,0.000004110817],"about_ca_topic_score_codex":0.0018331262,"about_ca_topic_score_gemma":0.002501266,"teacher_disagreement_score":0.003058074,"about_ca_system_score_codex":0.00084948435,"about_ca_system_score_gemma":0.0010025937,"threshold_uncertainty_score":0.010230303},"labels":[],"label_agreement":null},{"id":"W2047125538","doi":"10.1109/icecs.2013.6815547","title":"Efficient standard cell abutment checker","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Redundancy (engineering); Computer science; Abutment; Swap (finance); Reliability engineering; Structural engineering; Engineering; Operating system","score_opus":0.009733068682706802,"score_gpt":0.2026170013806663,"score_spread":0.1928839326979595,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2047125538","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054479163,0.0002523962,0.923873,0.00010492689,0.00008098486,0.00020919029,0.00050184963,0.01279633,0.0077021196],"genre_scores_gemma":[0.5793414,0.00022324725,0.40868458,0.0002698565,0.0000355352,0.00020550091,0.0016958225,0.0006921011,0.00885185],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976215,0.0002886264,0.00014584948,0.00023875339,0.0014497037,0.0002556313],"domain_scores_gemma":[0.99713385,0.0010534556,0.00019583084,0.00062100275,0.00094629044,0.000049586895],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009938973,0.0006591288,0.00059471594,0.0012778924,0.0005612037,0.0013309473,0.0020059291,0.0006415937,0.008021132],"category_scores_gemma":[0.0040588826,0.00046338476,0.0005484931,0.00075317663,0.0005648564,0.0015695738,0.0009963532,0.00065283984,0.0019439943],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006851445,0.0003076586,0.0048243627,0.00057113735,0.00016317169,0.00097463216,0.0001511295,0.1914528,0.203819,0.05784023,0.016208291,0.52300245],"study_design_scores_gemma":[0.00015318373,0.0002514,0.0009582599,0.00004433527,0.000091660295,0.0005687039,0.00004633817,0.69930613,0.26787147,0.011371812,0.01929706,0.000039604347],"about_ca_topic_score_codex":0.0030578908,"about_ca_topic_score_gemma":0.0053464854,"teacher_disagreement_score":0.008021132,"about_ca_system_score_codex":0.00071468664,"about_ca_system_score_gemma":0.002316425,"threshold_uncertainty_score":0.026833415},"labels":[],"label_agreement":null},{"id":"W2048232458","doi":"10.1007/s10878-013-9630-z","title":"Snakes, coils, and single-track circuit codes with spread $$k$$ k","year":2013,"lang":"en","type":"article","venue":"Journal of Combinatorial Optimization","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Backtracking; Hypercube; Combinatorics; Path (computing); Generalization; Theory of computation; Algorithm; Track (disk drive); Mathematics; Computer science; Discrete mathematics; Mathematical analysis","score_opus":0.013259033712852182,"score_gpt":0.20154860744370795,"score_spread":0.18828957373085578,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2048232458","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.296441,0.0007936565,0.67866766,0.0013076576,0.00013089272,0.000051560437,0.00013589236,0.00030009827,0.022171553],"genre_scores_gemma":[0.94004065,0.00047040675,0.04488834,0.00021005094,0.00008364944,0.00006860058,0.000090627924,0.00007122232,0.014076504],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9996582,0.00010439832,0.000013458072,0.00006401058,0.00009907876,0.000060890186],"domain_scores_gemma":[0.9968425,0.0019763263,0.00041763444,0.000244841,0.0003080163,0.00021069488],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006718519,0.00047743952,0.00058308424,0.0009689014,0.00060638884,0.0012316416,0.00095324556,0.0017734811,0.0042573917],"category_scores_gemma":[0.006296939,0.0004979337,0.0005781402,0.000854989,0.0023444023,0.001989137,0.0013262453,0.0012787471,0.0005082568],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022964772,0.000036774905,0.0009419673,0.00007399265,0.00003741863,0.00016871987,0.00011126526,0.21698101,0.004430865,0.75767577,0.0016654484,0.017647097],"study_design_scores_gemma":[0.000038938455,0.00007000426,0.00033721156,0.000022030315,0.000016562279,0.00017716303,0.00004696749,0.45966825,0.001280523,0.53706443,0.0012499337,0.00002802418],"about_ca_topic_score_codex":0.0010515131,"about_ca_topic_score_gemma":0.00097545644,"teacher_disagreement_score":0.0042573917,"about_ca_system_score_codex":0.00076313445,"about_ca_system_score_gemma":0.00059844943,"threshold_uncertainty_score":0.014242351},"labels":[],"label_agreement":null},{"id":"W204991224","doi":"10.1007/978-3-540-89985-3_80","title":"A Novel Delay Fault Testing Methodology for Resistive Faults in Deep Sub-micron Technologies","year":2008,"lang":"en","type":"book-chapter","venue":"Communications in computer and information science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Resistive touchscreen; Fault (geology); Tracing; Computer science; Fault model; Voltage; Fault indicator; Stuck-at fault; Algorithm; Real-time computing; Electronic engineering; Fault detection and isolation; Electrical engineering; Engineering; Artificial intelligence; Electronic circuit","score_opus":0.15391857856491478,"score_gpt":0.32942769739964156,"score_spread":0.17550911883472678,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W204991224","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020226195,0.0005537181,0.97310865,0.00012964036,0.00014770504,0.00011446277,0.00009562254,0.0014493199,0.0041747317],"genre_scores_gemma":[0.27949867,0.00067220815,0.7074386,0.00019145064,0.00008365829,0.00014405027,0.00021030048,0.00018466105,0.011576359],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99971527,0.000030163412,0.0000125634815,0.00005913363,0.00015939759,0.000023489676],"domain_scores_gemma":[0.99967587,0.00010184576,0.000045195426,0.000071834045,0.00009149783,0.000013829331],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019946821,0.0005462627,0.00035974418,0.0006158342,0.00032384376,0.0004736933,0.0013435078,0.0004927548,0.0028434708],"category_scores_gemma":[0.0005147944,0.00023297075,0.00030850302,0.0004678531,0.0004031903,0.0011873771,0.0005050631,0.0004939305,0.0005067064],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016817803,0.00012939608,0.00076921185,0.0004313826,0.00005396403,0.00030669206,0.00014065421,0.025143526,0.41686,0.06250144,0.004336314,0.48915917],"study_design_scores_gemma":[0.00007959651,0.0009009197,0.001422254,0.00008046053,0.00009706356,0.0025927257,0.000063744585,0.48478106,0.4054915,0.04862996,0.055792972,0.000067737055],"about_ca_topic_score_codex":0.00050919,"about_ca_topic_score_gemma":0.0015628308,"teacher_disagreement_score":0.0028434708,"about_ca_system_score_codex":0.000497709,"about_ca_system_score_gemma":0.00052818557,"threshold_uncertainty_score":0.009512365},"labels":[],"label_agreement":null},{"id":"W2050360239","doi":"10.1109/isqed.2012.6187567","title":"Assertion clustering for compacted test sequence generation","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; CMC Microsystems (Canada)","funders":"","keywords":"Assertion; Computer science; Cluster analysis; Test (biology); Sequence (biology); Artificial intelligence; Programming language; Geology","score_opus":0.14471124384640163,"score_gpt":0.3140545812878112,"score_spread":0.16934333744140959,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050360239","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040932924,0.00013073393,0.952574,0.000067976434,0.000025456131,0.00019067261,0.0001750408,0.0048661665,0.0010370295],"genre_scores_gemma":[0.32875785,0.00009701645,0.66794723,0.00008488987,0.000025949272,0.00030677737,0.000864314,0.0005197532,0.0013960979],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99830174,0.000486444,0.0001562246,0.00029973345,0.00065684755,0.00009901757],"domain_scores_gemma":[0.99178046,0.0046025338,0.0007683595,0.0017326003,0.00096596277,0.00015005613],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012983067,0.0008209598,0.00069577334,0.0018390765,0.00036778182,0.00073024095,0.0011279145,0.00064002594,0.003664196],"category_scores_gemma":[0.00834507,0.00040185015,0.00052775047,0.0013173473,0.00060487393,0.0011590829,0.0010091378,0.00055333425,0.0010728417],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007908447,0.00036732544,0.003587276,0.00054438313,0.00008706334,0.00095056795,0.0006581347,0.17850365,0.17701365,0.023940995,0.004540393,0.60901576],"study_design_scores_gemma":[0.00011734291,0.0004581962,0.0011819396,0.000047282585,0.0000557125,0.0006952779,0.000103027254,0.87747616,0.1018467,0.011738652,0.0062388293,0.000040895404],"about_ca_topic_score_codex":0.0009902801,"about_ca_topic_score_gemma":0.0013721446,"teacher_disagreement_score":0.003664196,"about_ca_system_score_codex":0.00047129023,"about_ca_system_score_gemma":0.0006010947,"threshold_uncertainty_score":0.012257934},"labels":[],"label_agreement":null},{"id":"W2050770656","doi":"10.1007/s10836-007-5036-0","title":"Scan Division Algorithm for Shift and Capture Power Reduction for At-Speed Test Using Skewed-Load Test Application Strategy","year":2008,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Automatic test pattern generation; Partition (number theory); Fault coverage; Reduction (mathematics); Power (physics); Test compression; Algorithm; Division (mathematics); Computer science; Test (biology); Fault (geology); Real-time computing; Engineering; Electronic circuit; Mathematics; Electrical engineering; Arithmetic","score_opus":0.02796782504774324,"score_gpt":0.26565660688886955,"score_spread":0.2376887818411263,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050770656","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0862295,0.00020767935,0.90812546,0.000110974834,0.000035636505,0.00013079273,0.00008405509,0.0011835255,0.0038924173],"genre_scores_gemma":[0.50058156,0.00012579336,0.493364,0.00014210332,0.00003746387,0.00022289657,0.0003022404,0.00009573981,0.0051281615],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996762,0.00004656513,0.000022351825,0.000059505244,0.00014950703,0.000045708573],"domain_scores_gemma":[0.9995365,0.00013271249,0.00003935133,0.00006949458,0.00020015745,0.000021784597],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021260661,0.0005266146,0.00039283,0.0010044244,0.00054416555,0.0005930173,0.0007210084,0.0003602916,0.0046061035],"category_scores_gemma":[0.0008046412,0.00018757104,0.0002653469,0.00091354415,0.0002666174,0.0005975287,0.0005480261,0.00035040453,0.0007848436],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006464315,0.00019494376,0.0016015669,0.00008101023,0.000042533466,0.0001251889,0.00012566173,0.019154806,0.121347174,0.009592773,0.0026410536,0.84444684],"study_design_scores_gemma":[0.0001820634,0.0007404017,0.0030261832,0.000026560532,0.00009248408,0.00078693,0.000110170804,0.80778766,0.16911975,0.008949523,0.00913437,0.00004389235],"about_ca_topic_score_codex":0.0020394914,"about_ca_topic_score_gemma":0.0039046414,"teacher_disagreement_score":0.0046061035,"about_ca_system_score_codex":0.0005053576,"about_ca_system_score_gemma":0.0011704782,"threshold_uncertainty_score":0.015408933},"labels":[],"label_agreement":null},{"id":"W2051047652","doi":"10.1109/ims3tw.2011.20","title":"A Concurrent Testing Technique for Analog-to-Digital Converters","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Converters; Computer science; Aliasing; Digital electronics; Electronic engineering; Electronic circuit; Line (geometry); Analogue electronics; Electrical engineering; Engineering; Voltage; Mathematics; Telecommunications","score_opus":0.10358747320310381,"score_gpt":0.2589659933451719,"score_spread":0.1553785201420681,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2051047652","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.044416137,0.00043864248,0.953119,0.00007794099,0.000029040495,0.0000839898,0.000027144719,0.00047185097,0.0013361782],"genre_scores_gemma":[0.74541706,0.0002787233,0.252785,0.00008192606,0.000040392333,0.000105086845,0.000058516813,0.000068858644,0.0011644353],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9962346,0.0008285482,0.00019725611,0.00039136855,0.0021046742,0.00024357252],"domain_scores_gemma":[0.9916079,0.0044858195,0.0010065257,0.0016060981,0.0010848475,0.00020884088],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012172856,0.00067683455,0.0006019048,0.0010707297,0.0005204967,0.0008826984,0.001182807,0.00069405406,0.0013404788],"category_scores_gemma":[0.009361359,0.00036510205,0.0005104134,0.0014043876,0.001438445,0.0013247498,0.0015572358,0.0009917472,0.0002319479],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007976736,0.00025374454,0.0053042197,0.00039414267,0.000114644536,0.0010519085,0.00061410555,0.05371775,0.48957756,0.03628681,0.0007210106,0.41116643],"study_design_scores_gemma":[0.0001372308,0.0018048519,0.0048518134,0.00007971966,0.00015293036,0.004904508,0.00013290139,0.40377623,0.5546912,0.018221933,0.011147949,0.00009882715],"about_ca_topic_score_codex":0.0008878667,"about_ca_topic_score_gemma":0.0008230057,"teacher_disagreement_score":0.0013404788,"about_ca_system_score_codex":0.00051059824,"about_ca_system_score_gemma":0.0006146245,"threshold_uncertainty_score":0.006437719},"labels":[],"label_agreement":null},{"id":"W2051096547","doi":"10.5555/2492708.2492867","title":"Non-solution implications using reverse domination in a modern SAT-based debugging environment","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Debugging; Pruning; Satisfiability modulo theories; Leverage (statistics); Bottleneck; Speedup; Solver; Parallel computing; Theoretical computer science; Computer engineering; Programming language; Embedded system; Artificial intelligence","score_opus":0.038374611910407086,"score_gpt":0.2569260888373294,"score_spread":0.21855147692692234,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2051096547","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09458789,0.0003003536,0.89716554,0.0006957306,0.000028510478,0.00010762679,0.0000668729,0.003636782,0.0034107892],"genre_scores_gemma":[0.42357334,0.00014103067,0.5745044,0.0001917708,0.000023098213,0.00007050751,0.000115557945,0.00018910636,0.0011912937],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99752384,0.0014550228,0.00009665638,0.00025375502,0.0005036991,0.00016698815],"domain_scores_gemma":[0.9922497,0.005676261,0.0004987446,0.0009457341,0.0004985475,0.00013098794],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0021728363,0.00064473855,0.00045468594,0.0010975845,0.00058974116,0.0011316803,0.0014204829,0.0008710054,0.0032578676],"category_scores_gemma":[0.007620359,0.00044665972,0.00059437426,0.00085179805,0.0010964532,0.0023590254,0.0017108538,0.0013649298,0.00038067065],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00079447974,0.00067080604,0.009407803,0.0004109896,0.00009705059,0.0012420164,0.00076479977,0.22246428,0.08098097,0.079854734,0.0051069064,0.5982052],"study_design_scores_gemma":[0.000109582026,0.00018200686,0.00057398045,0.00004028903,0.000039583236,0.00045197006,0.00006255072,0.9351148,0.025627151,0.034027275,0.0037433438,0.000027485528],"about_ca_topic_score_codex":0.001218025,"about_ca_topic_score_gemma":0.002407024,"teacher_disagreement_score":0.0032578676,"about_ca_system_score_codex":0.0005581641,"about_ca_system_score_gemma":0.0013048328,"threshold_uncertainty_score":0.011491239},"labels":[],"label_agreement":null},{"id":"W2056181443","doi":"10.4028/www.scientific.net/amm.423-426.2667","title":"A New Routing Method Based on Hybrid Algorithm","year":2013,"lang":"en","type":"article","venue":"Applied Mechanics and Materials","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"La Cité Collégiale","funders":"","keywords":"Routing (electronic design automation); Computer science; Algorithm; Boolean satisfiability problem; Process (computing); Field-programmable gate array; Embedded system","score_opus":0.012154090253475991,"score_gpt":0.22547970766225758,"score_spread":0.2133256174087816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2056181443","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0058527556,0.00024461598,0.9855409,0.00009951231,0.00011094923,0.00006235047,0.000055769997,0.0017438781,0.0062892037],"genre_scores_gemma":[0.11599465,0.0003067748,0.87134,0.00012788398,0.000058539783,0.00020958664,0.0003366092,0.00032626558,0.011299663],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99958736,0.000058890273,0.000031335258,0.00011501075,0.00016600384,0.000041455427],"domain_scores_gemma":[0.99979407,0.00004500248,0.000015616111,0.000044656317,0.00008939431,0.000011285136],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002352123,0.0006660561,0.00060477736,0.0012273279,0.00060675683,0.001018912,0.0013809314,0.00074632623,0.00884968],"category_scores_gemma":[0.00046054088,0.00037616855,0.00067476195,0.0010352717,0.00038585276,0.0013508069,0.00072142977,0.0006604103,0.001372121],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016692937,0.00007722311,0.00069383776,0.00028348915,0.000087252585,0.00017542666,0.00009513472,0.1304887,0.035998713,0.061023824,0.011146285,0.7597631],"study_design_scores_gemma":[0.000116866584,0.00014746012,0.00036097068,0.000028997796,0.0000512906,0.00046787306,0.000041718933,0.9328986,0.01395443,0.016630204,0.035253804,0.000047780202],"about_ca_topic_score_codex":0.002223115,"about_ca_topic_score_gemma":0.0022551087,"teacher_disagreement_score":0.00884968,"about_ca_system_score_codex":0.0005091155,"about_ca_system_score_gemma":0.00071638427,"threshold_uncertainty_score":0.02960515},"labels":[],"label_agreement":null},{"id":"W2056440717","doi":"10.1145/1120725.1120933","title":"Register-transfer level functional scan for hierarchical designs","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Register-transfer level; Scan chain; Design for testing; Computer science; Testability; Shift register; Abstraction; Transfer (computing); High-level synthesis; Logic synthesis; Automatic test pattern generation; Parallel computing; Logic gate; Computer architecture; Embedded system; Reliability engineering; Algorithm; Integrated circuit; Engineering; Electronic circuit; Field-programmable gate array","score_opus":0.17113145321344142,"score_gpt":0.2817063999696604,"score_spread":0.11057494675621898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2056440717","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040153768,0.00039289237,0.9493826,0.00010387959,0.000018841394,0.00006672348,0.00008312087,0.001225615,0.008572602],"genre_scores_gemma":[0.5954077,0.00036813156,0.40018865,0.00013088335,0.000030841125,0.00011247976,0.0002361051,0.0001469037,0.0033783054],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997042,0.00007996968,0.000016790138,0.000037631035,0.000125553,0.000035771405],"domain_scores_gemma":[0.99911004,0.00044180267,0.0000857312,0.00025387487,0.00009053016,0.000017959374],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044658754,0.0003181924,0.00017343646,0.00030880465,0.00022428611,0.00039568002,0.00041096527,0.00027828608,0.004738514],"category_scores_gemma":[0.0015844293,0.00014758972,0.0003198424,0.0003481476,0.00054921396,0.0007174282,0.0004084062,0.0005017237,0.00061284046],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032031813,0.00005927183,0.0022906803,0.00061252346,0.00004434444,0.00047650453,0.0003509639,0.20806943,0.13693683,0.2473482,0.0028691685,0.40062177],"study_design_scores_gemma":[0.000077084835,0.0007823824,0.0014135988,0.00010557954,0.00007225693,0.00062106823,0.00009322551,0.7367141,0.09247245,0.1301765,0.037424292,0.000047396385],"about_ca_topic_score_codex":0.000696516,"about_ca_topic_score_gemma":0.0019027286,"teacher_disagreement_score":0.004738514,"about_ca_system_score_codex":0.0004091733,"about_ca_system_score_gemma":0.00044268285,"threshold_uncertainty_score":0.015851915},"labels":[],"label_agreement":null},{"id":"W2056507375","doi":"10.1023/b:jett.0000023680.46155.65","title":"Testability Trade-Offs for BIST Data Paths","year":2004,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Dissipation; Overhead (engineering); Design for testing; Embedded system; Built-in self-test; Reliability (semiconductor); Reliability engineering; Power (physics); Computer science; Engineering; Electrical engineering","score_opus":0.06976933420710488,"score_gpt":0.2916669194292798,"score_spread":0.22189758522217493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2056507375","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84860927,0.00415567,0.12176675,0.0022096445,0.00006572581,0.000073919866,0.0005592515,0.0011847182,0.021374935],"genre_scores_gemma":[0.9933428,0.00017555282,0.0054314015,0.00006697687,0.0000389075,0.000015716332,0.00009221114,0.000071960276,0.00076441217],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9972012,0.0008591734,0.00017923223,0.00037199637,0.00073352567,0.000654841],"domain_scores_gemma":[0.9228487,0.06718827,0.0039711515,0.0025411479,0.0024080728,0.0010426786],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0040155705,0.0010664058,0.0006892551,0.0029457943,0.00050426746,0.0021508469,0.0015728531,0.0018800274,0.00843242],"category_scores_gemma":[0.036534615,0.0005301261,0.0005844755,0.0012379321,0.0007602981,0.003989867,0.0010976456,0.0009709954,0.0007173017],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0078052753,0.0005671608,0.019363612,0.000600993,0.00026576844,0.0011578473,0.00024829624,0.39957172,0.17906147,0.0704111,0.002502347,0.31844437],"study_design_scores_gemma":[0.00042752834,0.0027312709,0.01095708,0.00015359743,0.0004965348,0.0037809983,0.0002132109,0.78959256,0.08969428,0.099864,0.0019739612,0.00011496732],"about_ca_topic_score_codex":0.00043631982,"about_ca_topic_score_gemma":0.00080366805,"teacher_disagreement_score":0.00843242,"about_ca_system_score_codex":0.0014465194,"about_ca_system_score_gemma":0.0005052954,"threshold_uncertainty_score":0.028209269},"labels":[],"label_agreement":null},{"id":"W2057214210","doi":"10.1109/iscas.2012.6271810","title":"A probabilistic test instrument using a &amp;#x03A3;&amp;#x0394;-encoded amplitude/phase-signal generation technique","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Probabilistic logic; Computer science; Sampling (signal processing); Electronic engineering; SIGNAL (programming language); Electronic circuit; Transceiver; Amplitude; Filter (signal processing); Phase (matter); Phase-locked loop; Range (aeronautics); Phase noise; Electrical engineering; Engineering; Artificial intelligence; CMOS","score_opus":0.13801512203397473,"score_gpt":0.321704612401956,"score_spread":0.1836894903679813,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057214210","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016966471,0.000068527304,0.9796783,0.00013384955,0.000028812236,0.000068297326,0.000041600637,0.0010536043,0.0019605954],"genre_scores_gemma":[0.5427593,0.00007756655,0.45421866,0.000315554,0.00005472389,0.00013827997,0.00009322449,0.00011788299,0.0022248458],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984744,0.00031180473,0.000062145315,0.00019013237,0.0008684782,0.00009302499],"domain_scores_gemma":[0.9981336,0.0008434664,0.0003452282,0.00027539456,0.00033721668,0.00006522862],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000964153,0.0004220311,0.00031189303,0.00073791185,0.0003395351,0.0008007132,0.0013713014,0.0007173154,0.0027152048],"category_scores_gemma":[0.0033529976,0.00028703574,0.00038700952,0.000461312,0.000815039,0.0013445504,0.0007179138,0.0009159131,0.0008551552],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071687746,0.00024640877,0.004136186,0.0003092755,0.00011555227,0.00053470075,0.0002814863,0.036536317,0.4171059,0.08096895,0.0021904132,0.45685804],"study_design_scores_gemma":[0.00013117609,0.0020967794,0.0038746228,0.0000963937,0.00014965699,0.0031652367,0.000053637257,0.44401193,0.5105127,0.013761643,0.0219684,0.00017786621],"about_ca_topic_score_codex":0.00027761934,"about_ca_topic_score_gemma":0.00037137995,"teacher_disagreement_score":0.0027152048,"about_ca_system_score_codex":0.00048881606,"about_ca_system_score_gemma":0.0005198863,"threshold_uncertainty_score":0.009083271},"labels":[],"label_agreement":null},{"id":"W2057433396","doi":"10.1109/tvlsi.2014.2309439","title":"Functional Constraint Extraction From Register Transfer Level for ATPG","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Automatic test pattern generation; Computer science; VHDL; Code coverage; Register-transfer level; Process (computing); Reduction (mathematics); Functional verification; Hardware description language; Computer engineering; Scan chain; Design for testing; Fault coverage; Formal verification; Algorithm; Embedded system; Reliability engineering; Logic synthesis; Logic gate; Integrated circuit; Programming language; Engineering; Field-programmable gate array; Software; Testability; Electronic circuit","score_opus":0.05270942477915494,"score_gpt":0.2555873187919489,"score_spread":0.20287789401279396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057433396","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019085852,0.00009269349,0.9699625,0.00006778251,0.000023820052,0.00017463567,0.000702291,0.0070240353,0.0028662942],"genre_scores_gemma":[0.3262889,0.00021049954,0.66464686,0.00014567756,0.000020974378,0.0008396423,0.0030223662,0.0016568683,0.003168129],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99904853,0.00026424183,0.00008222792,0.000100855614,0.0004302313,0.0000739768],"domain_scores_gemma":[0.99794847,0.0012530591,0.00019447674,0.00033193987,0.00025565168,0.00001637645],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005184208,0.0010002446,0.00047396953,0.0013576011,0.00029742264,0.00065608986,0.0008682131,0.000746286,0.010094737],"category_scores_gemma":[0.0035818405,0.00040877602,0.0006769442,0.0009465209,0.00033701834,0.000740519,0.0005545727,0.0006225241,0.0016335999],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049211126,0.0001683258,0.0020787532,0.001349882,0.00009401626,0.0020295652,0.00035604136,0.2508118,0.17230071,0.03383549,0.011215946,0.5252673],"study_design_scores_gemma":[0.00011528451,0.00026128595,0.0008965784,0.00011455164,0.000050754094,0.00083149795,0.000049445407,0.74113476,0.21421808,0.016008928,0.026256707,0.000062237836],"about_ca_topic_score_codex":0.0014808599,"about_ca_topic_score_gemma":0.0018005722,"teacher_disagreement_score":0.010094737,"about_ca_system_score_codex":0.00045143347,"about_ca_system_score_gemma":0.0009571138,"threshold_uncertainty_score":0.033770263},"labels":[],"label_agreement":null},{"id":"W2057757407","doi":"10.1023/b:jett.0000042513.15382.e7","title":"Efficient Realization of Parity Prediction Functions in FPGAs","year":2004,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Field-programmable gate array; Benchmark (surveying); XOR gate; Realization (probability); Electronic circuit; Combinational logic; Gate array; Computer science; Algorithm; Parity (physics); Exclusive or; Boolean function; Logic gate; Mathematics; Arithmetic; Computer hardware; Engineering; Electrical engineering","score_opus":0.01807379146384248,"score_gpt":0.2325454924355357,"score_spread":0.21447170097169324,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057757407","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40543813,0.00096946163,0.5621304,0.0004421735,0.00019496202,0.00013212892,0.000295719,0.003965966,0.026431134],"genre_scores_gemma":[0.91645724,0.000126473,0.08104978,0.00007039927,0.000028874227,0.00004609387,0.00022076012,0.000056289133,0.0019440876],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971133,0.00007096677,0.000018594801,0.000038843402,0.00008244664,0.0000777531],"domain_scores_gemma":[0.9996897,0.00015327994,0.000030999312,0.00006124579,0.00004742173,0.000017326729],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002501975,0.00060690235,0.00036810065,0.00037417692,0.00035825267,0.00083839195,0.00069208903,0.00039587263,0.0036019408],"category_scores_gemma":[0.00058622344,0.0002261168,0.000250638,0.00034249012,0.00027546787,0.0006538473,0.0003740803,0.00044435856,0.0005549676],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015952212,0.0003257207,0.0020723634,0.00050752866,0.00010760332,0.00088247465,0.00025050106,0.08677494,0.22429323,0.15835947,0.009169873,0.51566106],"study_design_scores_gemma":[0.0003930409,0.0010306096,0.0019436638,0.00009485217,0.000111602865,0.00065361167,0.0001290121,0.5843902,0.32059112,0.07301099,0.017593168,0.00005803452],"about_ca_topic_score_codex":0.0007391533,"about_ca_topic_score_gemma":0.0014432411,"teacher_disagreement_score":0.0036019408,"about_ca_system_score_codex":0.0004612296,"about_ca_system_score_gemma":0.00060105603,"threshold_uncertainty_score":0.012049675},"labels":[],"label_agreement":null},{"id":"W2058843548","doi":"10.1016/j.microrel.2007.01.081","title":"Dynamic behavior of resistive faults in nanometer technology","year":2007,"lang":"en","type":"article","venue":"Microelectronics Reliability","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Resistive touchscreen; CMOS; Resistor; Electronic circuit; Transistor; Electronic engineering; Nanometre; Materials science; Fault (geology); Logic gate; Electrical engineering; Engineering; Optoelectronics; Voltage","score_opus":0.005357918778952152,"score_gpt":0.25094410407588724,"score_spread":0.2455861852969351,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2058843548","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9810379,0.0009427807,0.011288769,0.00031375187,0.000025733601,0.000014587847,0.00022982046,0.00032087514,0.005825717],"genre_scores_gemma":[0.9985672,0.00008593192,0.00046043092,0.000018417772,0.000006999196,0.000003701856,0.00006757931,0.00001238054,0.0007771558],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998952,0.000012770004,0.0000032202354,0.000024102043,0.000037952712,0.000026721435],"domain_scores_gemma":[0.99907184,0.0005141446,0.00013782784,0.00008314631,0.00012708247,0.00006601017],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014929546,0.00018213879,0.00017292603,0.00058239186,0.00018391517,0.00030452677,0.00038708327,0.00041205916,0.0025664968],"category_scores_gemma":[0.0022960147,0.00012442726,0.00011326677,0.00041439137,0.00034670465,0.0007627273,0.0001823301,0.0003791989,0.00025836236],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012874964,0.00050224573,0.020609027,0.0002661705,0.00010462086,0.001512693,0.00052774034,0.42728615,0.39589018,0.05966417,0.0030889674,0.08926057],"study_design_scores_gemma":[0.00005900799,0.00058639905,0.017111288,0.000034527846,0.00003987045,0.00081791816,0.00014639355,0.9105896,0.051454075,0.01639587,0.0027178451,0.000047207293],"about_ca_topic_score_codex":0.0007485774,"about_ca_topic_score_gemma":0.0007569819,"teacher_disagreement_score":0.0025664968,"about_ca_system_score_codex":0.00045526685,"about_ca_system_score_gemma":0.00014590194,"threshold_uncertainty_score":0.008585751},"labels":[],"label_agreement":null},{"id":"W2059340091","doi":"10.1007/s11265-010-0458-9","title":"Low Complexity Reconfigurable DSP Circuit Implementations Based on Common Sub-expression Elimination","year":2010,"lang":"en","type":"article","venue":"Journal of Signal Processing Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Communications Research Centre Canada","funders":"","keywords":"Multiplier (economics); Operand; Computer science; Field-programmable gate array; Digital signal processing; Adder; Electronic circuit; Arithmetic; Booth's multiplication algorithm; Circuit design; Computer hardware; Parallel computing; Algorithm; Mathematics; Embedded system; Engineering","score_opus":0.04485017147096986,"score_gpt":0.2844201616064039,"score_spread":0.239569990135434,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2059340091","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24305232,0.0008887031,0.7309692,0.00019698557,0.0001968834,0.00014505108,0.00017418964,0.0047598784,0.019616865],"genre_scores_gemma":[0.7231498,0.00021316584,0.2669292,0.00018801058,0.000066254084,0.000079311336,0.00030391055,0.00022358984,0.008846815],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968755,0.00005887253,0.0000249482,0.000053333537,0.000111116366,0.0000642364],"domain_scores_gemma":[0.99963284,0.00012604718,0.00005102518,0.00010424585,0.000068435955,0.000017439565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019955114,0.00077039923,0.0004172316,0.00071300025,0.00040655877,0.00088719313,0.0013284087,0.00034446022,0.0057329126],"category_scores_gemma":[0.00058635697,0.00026390626,0.00038028383,0.00066169456,0.0002375732,0.00065331353,0.00042416426,0.0005352502,0.0012937721],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011276396,0.00024529407,0.0008546708,0.00025513774,0.000117352996,0.00043673802,0.00015771345,0.017107213,0.37186822,0.033831287,0.0032649268,0.5707337],"study_design_scores_gemma":[0.00046763298,0.0018379275,0.002448904,0.000106705455,0.00040074677,0.0019747799,0.00013097913,0.4120599,0.5336289,0.016837966,0.029992571,0.00011289931],"about_ca_topic_score_codex":0.0007751842,"about_ca_topic_score_gemma":0.0023550282,"teacher_disagreement_score":0.0057329126,"about_ca_system_score_codex":0.00036616065,"about_ca_system_score_gemma":0.00049903983,"threshold_uncertainty_score":0.01917857},"labels":[],"label_agreement":null},{"id":"W2059444263","doi":"10.1145/1275240.1275251","title":"Enhancements and applications of the SimpleScalar simulator for undergraduate and graduate computer architecture education","year":2000,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada; Queen's University","keywords":"Computer science; Cache coherence; Visualization; Cache; Locality; Multiprocessing; Computer architecture; Profiling (computer programming); Parallel computing; Architecture; CPU cache; Cache algorithms; Operating system","score_opus":0.013513964786637207,"score_gpt":0.2506969915406276,"score_spread":0.23718302675399036,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2059444263","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15468247,0.0010760388,0.71483827,0.0025737241,0.0009724733,0.0008339033,0.0052487296,0.043955732,0.07581863],"genre_scores_gemma":[0.43804055,0.0020961524,0.51655895,0.00058665423,0.00022017166,0.00037434997,0.009356577,0.0038632245,0.028903417],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991062,0.00016579343,0.000058016594,0.000040864023,0.0005668564,0.0000622299],"domain_scores_gemma":[0.9979407,0.00045105815,0.00007974507,0.00039823627,0.0009620481,0.00016826],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010417467,0.00046745478,0.00032684684,0.00053336046,0.00030777798,0.0006151417,0.0012748702,0.00044040577,0.009523651],"category_scores_gemma":[0.004436538,0.00043819446,0.0005900456,0.0008579526,0.0001571441,0.0009670583,0.00064173894,0.00087633607,0.0030996585],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052380154,0.000756132,0.015042175,0.00037454264,0.00013203252,0.00051995134,0.00035665717,0.33429217,0.051310156,0.034705173,0.09219821,0.46978897],"study_design_scores_gemma":[0.00014090895,0.00031531253,0.0018673608,0.000036001355,0.0000414494,0.00031127516,0.000067102425,0.799193,0.030078355,0.0076103318,0.16026272,0.00007609526],"about_ca_topic_score_codex":0.0027861504,"about_ca_topic_score_gemma":0.0049238093,"teacher_disagreement_score":0.009523651,"about_ca_system_score_codex":0.00052247103,"about_ca_system_score_gemma":0.0010541691,"threshold_uncertainty_score":0.031859815},"labels":[],"label_agreement":null},{"id":"W2059982155","doi":"10.1109/vts.2013.6548946","title":"Special session 12C: Town-hall meeting “young professionals in test”","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Session (web analytics); Health professionals; Test (biology); Young professional; Panel discussion; Medical education; Incentive; Psychology; Management; Computer science; Public relations; Medicine; Political science; Business; World Wide Web; Health care","score_opus":0.01869510051768327,"score_gpt":0.2570096345321915,"score_spread":0.23831453401450822,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2059982155","genre_codex":"editorial","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018885832,0.007878712,0.030924818,0.14857887,0.48649296,0.0046974453,0.0047321734,0.003377025,0.29443213],"genre_scores_gemma":[0.06318111,0.0032934658,0.011178891,0.02874291,0.08502746,0.0030391652,0.0047651976,0.00133253,0.79943925],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.998086,0.00049869705,0.00008887815,0.00036459608,0.00042096508,0.00054090016],"domain_scores_gemma":[0.99354607,0.0006890865,0.00019755872,0.00021817534,0.0018937017,0.0034554065],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.006671854,0.0018188381,0.00074669014,0.0010828081,0.004984133,0.0047587035,0.0015465373,0.007666952,0.1348485],"category_scores_gemma":[0.0043459665,0.00057589693,0.0014137917,0.000427423,0.0009744248,0.0028337315,0.0041746506,0.006816833,0.052111525],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034530504,0.00018660205,0.00039122847,0.0001323699,0.000010627616,0.00039114157,0.0003090946,0.00013364737,0.002654774,0.0013443634,0.9790607,0.015040184],"study_design_scores_gemma":[0.00005159129,0.00023146342,0.0014350922,0.00013171899,0.000010176411,0.00016103277,0.00069820817,0.00034614647,0.0008177397,0.0007987454,0.9952937,0.000024303921],"about_ca_topic_score_codex":0.002174426,"about_ca_topic_score_gemma":0.0077522607,"teacher_disagreement_score":0.1348485,"about_ca_system_score_codex":0.0021237826,"about_ca_system_score_gemma":0.0039815344,"threshold_uncertainty_score":0.45111316},"labels":[],"label_agreement":null},{"id":"W2063332842","doi":"10.1145/563519.563521","title":"More enhancements of the simplescalar tool set","year":2001,"lang":"en","type":"article","venue":"ACM SIGARCH Computer Architecture News","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Uniprocessor system; Computer science; Debugger; Compiler; Instruction set; Set (abstract data type); Assembly language; Programming language; Computer architecture; Multiprocessing; Software; Operating system; Debugging","score_opus":0.021292697936571035,"score_gpt":0.2623188377916414,"score_spread":0.24102613985507035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2063332842","genre_codex":"methods","genre_gemma":"software","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"software","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017094592,0.0021289408,0.5403029,0.0023122628,0.0046870434,0.00069504225,0.0149551965,0.3251952,0.09262885],"genre_scores_gemma":[0.12374294,0.0027673428,0.6139016,0.0030879038,0.0015949298,0.0010271717,0.066436514,0.10079859,0.08664299],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9958507,0.0003499979,0.00036143084,0.00034961957,0.0028112356,0.00027691576],"domain_scores_gemma":[0.9917427,0.0013523484,0.00022753945,0.0022638312,0.0040893992,0.00032419147],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029475163,0.0022013884,0.0013964183,0.0032906907,0.00096055557,0.0028165302,0.0048963227,0.0012992684,0.086859934],"category_scores_gemma":[0.016221983,0.0017092339,0.0027025228,0.0033380112,0.0003224076,0.005687069,0.002371103,0.0038077522,0.033171386],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006069737,0.00066410063,0.002802479,0.0007459232,0.00024255883,0.00074179174,0.00033574723,0.043950252,0.021842215,0.020894896,0.4229016,0.48427144],"study_design_scores_gemma":[0.0004142702,0.00018191092,0.001807597,0.0001757482,0.00011825254,0.00060595985,0.000059811566,0.13938251,0.021142118,0.015364191,0.8203483,0.00039918153],"about_ca_topic_score_codex":0.0057215244,"about_ca_topic_score_gemma":0.00616552,"teacher_disagreement_score":0.086859934,"about_ca_system_score_codex":0.0008556997,"about_ca_system_score_gemma":0.001131938,"threshold_uncertainty_score":0.29057544},"labels":[],"label_agreement":null},{"id":"W2063663942","doi":"10.1109/ats.2013.27","title":"Scan Test Data Volume Reduction for SoC Designs in EDT Environment","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Volume (thermodynamics); Computer science; Reduction (mathematics); Test compression; Test data; Automatic test pattern generation; Design for testing; Test (biology); Computer hardware; Engineering; Reliability engineering; Mathematics; Electrical engineering","score_opus":0.08393466525805246,"score_gpt":0.25459263914915564,"score_spread":0.17065797389110318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2063663942","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36426103,0.0039210855,0.61118245,0.0006946188,0.00011283187,0.00025376774,0.00054890366,0.0070070266,0.012018349],"genre_scores_gemma":[0.8477244,0.0010961053,0.14536063,0.00021459484,0.0000640824,0.0001601485,0.0011505713,0.0005608308,0.003668807],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906,0.0001790885,0.000058340087,0.00010664695,0.0004937611,0.00010216054],"domain_scores_gemma":[0.99773574,0.0010654049,0.000272967,0.0003338703,0.0005340193,0.000057971945],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003853835,0.00083704805,0.00053334754,0.001417074,0.00030693464,0.00067593565,0.0011631858,0.00030835246,0.002769855],"category_scores_gemma":[0.002146459,0.00020858715,0.00060482434,0.000921679,0.00028780464,0.0010690591,0.0008438995,0.00045460896,0.0004033754],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008586673,0.00020940312,0.0065396833,0.0005753903,0.00011375596,0.00059434824,0.00028923986,0.082759306,0.2671927,0.004814639,0.0032471227,0.63280576],"study_design_scores_gemma":[0.00017148921,0.003162813,0.0132777635,0.00013792021,0.0003698609,0.0021564632,0.00039144943,0.3960542,0.53974867,0.006421944,0.038012292,0.00009514567],"about_ca_topic_score_codex":0.00089137093,"about_ca_topic_score_gemma":0.0017065819,"teacher_disagreement_score":0.002769855,"about_ca_system_score_codex":0.00046043625,"about_ca_system_score_gemma":0.0005316629,"threshold_uncertainty_score":0.0092660785},"labels":[],"label_agreement":null},{"id":"W2066805492","doi":"10.1109/newcas.2009.5290447","title":"On Captureless Delay Test Points","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Overhead (engineering); Computer science; Automation; Random testing; Real-time computing; Random access memory; Embedded system; Test (biology); Computer hardware; Engineering; Test case; Operating system","score_opus":0.012573764038489435,"score_gpt":0.22763885906814177,"score_spread":0.21506509502965232,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2066805492","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15304124,0.0018354341,0.83265096,0.00027244634,0.0001322945,0.00016045524,0.00018108831,0.0024085739,0.009317496],"genre_scores_gemma":[0.8578993,0.000985612,0.13517542,0.00035480445,0.00011066184,0.00012957833,0.0003384554,0.00018331141,0.0048227957],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979253,0.0003415096,0.00006288651,0.00028373068,0.001188836,0.00019768586],"domain_scores_gemma":[0.99663466,0.0018558997,0.0004087838,0.000569285,0.00045677516,0.00007456195],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005647487,0.00084759685,0.000434627,0.0011584713,0.00023264115,0.00069856946,0.0013583085,0.0008496755,0.0023681305],"category_scores_gemma":[0.0032589254,0.00025790263,0.00035315333,0.0009830485,0.0010445273,0.0016994955,0.0010934711,0.0009460003,0.00069553434],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016137271,0.00014109456,0.0055496874,0.0006423004,0.0000974834,0.0017337432,0.0003154985,0.06561638,0.27528626,0.080735825,0.0028394517,0.56542856],"study_design_scores_gemma":[0.0003305631,0.0043514944,0.0043843044,0.00023891065,0.00020662945,0.005853689,0.00012514555,0.26725328,0.6091093,0.06821676,0.039788935,0.00014099816],"about_ca_topic_score_codex":0.00073142396,"about_ca_topic_score_gemma":0.0006355231,"teacher_disagreement_score":0.0023681305,"about_ca_system_score_codex":0.0005015614,"about_ca_system_score_gemma":0.0003525512,"threshold_uncertainty_score":0.007922173},"labels":[],"label_agreement":null},{"id":"W2067272463","doi":"10.1109/fpl.2012.6339240","title":"Limitations of incremental signal-tracing for FPGA debug","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Field-programmable gate array; Tracing; Debugging; TRACE (psycholinguistics); Embedded system; Functional verification; State (computer science); Software; Computer hardware; Computer architecture; Formal verification; Algorithm; Operating system","score_opus":0.13272825709830136,"score_gpt":0.2773365983703842,"score_spread":0.14460834127208286,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2067272463","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18652284,0.006077868,0.75646293,0.0023769143,0.00017970095,0.00033854265,0.0004991873,0.026449991,0.02109196],"genre_scores_gemma":[0.78146267,0.001320053,0.21059205,0.00037123362,0.000047400674,0.00017556969,0.000396127,0.0010599508,0.0045749038],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99781966,0.00087502954,0.00010534813,0.00024994102,0.0007756437,0.00017434024],"domain_scores_gemma":[0.9834274,0.010795985,0.00048459676,0.0041076904,0.0010211354,0.00016320273],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017954884,0.00089060643,0.00047117774,0.0008551687,0.00036090403,0.0010515758,0.002689245,0.00060227345,0.0047576535],"category_scores_gemma":[0.012453734,0.0005256277,0.0004474378,0.0008353175,0.00070985977,0.0024557142,0.0009767499,0.0008956276,0.0017974952],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010896007,0.00023403655,0.008151687,0.0012834705,0.00009888688,0.00022383097,0.00076962344,0.11768066,0.065985925,0.02925539,0.0061033694,0.7691235],"study_design_scores_gemma":[0.00027515675,0.0015652494,0.0067447172,0.0004535361,0.00021532005,0.0013984677,0.00060418015,0.6266369,0.22802728,0.04991682,0.08396832,0.00019412441],"about_ca_topic_score_codex":0.0029285317,"about_ca_topic_score_gemma":0.003359063,"teacher_disagreement_score":0.0047576535,"about_ca_system_score_codex":0.0008765123,"about_ca_system_score_gemma":0.0014296521,"threshold_uncertainty_score":0.01591593},"labels":[],"label_agreement":null},{"id":"W2068731843","doi":"10.1049/el:20010981","title":"Simultaneous reduction in volume of test data andpowerdissipation for systems-on-a-chip","year":2001,"lang":"en","type":"article","venue":"Electronics Letters","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Dissipation; Chip; Volume (thermodynamics); Test compression; Power (physics); System on a chip; Test data; Data compression; Reduction (mathematics); Compression (physics); Electronic engineering; Computer science; Electrical engineering; Embedded system; Materials science; Automatic test pattern generation; Engineering; Algorithm; Mathematics; Electronic circuit; Physics","score_opus":0.022699821655388076,"score_gpt":0.2592860816184447,"score_spread":0.2365862599630566,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2068731843","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4580179,0.0101547865,0.5115647,0.0022477396,0.0002671212,0.0001863509,0.0005684615,0.0037116911,0.013281243],"genre_scores_gemma":[0.8658726,0.0031594087,0.12357637,0.0003633859,0.0003630184,0.00017857768,0.0008803517,0.00043038104,0.005175805],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992285,0.00010825367,0.00004295447,0.000084854604,0.00046457685,0.00007090044],"domain_scores_gemma":[0.9963722,0.0023345847,0.0002862277,0.00044489157,0.00047887926,0.000083214596],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005373309,0.00084727147,0.00055438984,0.0010276762,0.00017834066,0.0008321976,0.0009813845,0.0004918046,0.0038588042],"category_scores_gemma":[0.0034785515,0.00025496827,0.00035692845,0.0011619134,0.0004702328,0.0020250932,0.00062353926,0.00048276802,0.0008806587],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006439873,0.0001248527,0.002280671,0.00043803098,0.000040979005,0.00031543316,0.00012756763,0.031026583,0.532992,0.008899636,0.0013732762,0.4217369],"study_design_scores_gemma":[0.0001393329,0.003231518,0.011907573,0.00010209846,0.0001928895,0.004043275,0.00016503167,0.20120081,0.73514235,0.020668104,0.023138355,0.00006864817],"about_ca_topic_score_codex":0.00010097613,"about_ca_topic_score_gemma":0.0003992991,"teacher_disagreement_score":0.0038588042,"about_ca_system_score_codex":0.0002851401,"about_ca_system_score_gemma":0.0003105729,"threshold_uncertainty_score":0.012908995},"labels":[],"label_agreement":null},{"id":"W2070974362","doi":"10.1109/iscas.2010.5537555","title":"Super-regeneration-inspired time-based testing of LC-tank oscillators","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; Polytechnique Montréal","funders":"","keywords":"Computer science; SIGNAL (programming language); Coupling (piping); Oscillation (cell signaling); Electronic engineering; Electronic circuit; Process (computing); Envelope (radar); CMOS; Envelope detector; Engineering; Electrical engineering; Amplifier; Telecommunications","score_opus":0.016856171467766738,"score_gpt":0.21641914897963394,"score_spread":0.1995629775118672,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2070974362","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6339232,0.00073856994,0.35546464,0.00023482618,0.000066721994,0.00009486537,0.00006873404,0.0010626712,0.008345821],"genre_scores_gemma":[0.93932676,0.0001256155,0.058550924,0.000056400215,0.000012390428,0.000031291765,0.000026489668,0.0000226188,0.001847478],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998197,0.000031191903,0.0000070218025,0.000027170201,0.00009172488,0.000023149432],"domain_scores_gemma":[0.9996971,0.00013932903,0.0000651306,0.000039713803,0.00003960284,0.000019162007],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026824948,0.00019319511,0.00015399906,0.00022412598,0.00014458776,0.00021617376,0.0006867223,0.00023416507,0.00084749225],"category_scores_gemma":[0.00049462565,0.000102933256,0.00011585094,0.00016955636,0.000453755,0.00053702015,0.00032904226,0.00020661566,0.00015722323],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001898866,0.000028851011,0.0005810444,0.000063204,0.000006336082,0.00012504087,0.000082030696,0.00349412,0.9547199,0.0071719857,0.00010510373,0.033432465],"study_design_scores_gemma":[0.000028780432,0.00055166887,0.001468869,0.000013557197,0.00001670996,0.00067959307,0.000034877132,0.08726108,0.90195996,0.0036747544,0.004288793,0.000021397102],"about_ca_topic_score_codex":0.00015880588,"about_ca_topic_score_gemma":0.00038409393,"teacher_disagreement_score":0.00084749225,"about_ca_system_score_codex":0.00026029287,"about_ca_system_score_gemma":0.00016816508,"threshold_uncertainty_score":0.0028351545},"labels":[],"label_agreement":null},{"id":"W2073321629","doi":"10.1109/tvlsi.2013.2255071","title":"Incremental Trace-Buffer Insertion for FPGA Debug","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; TRACE (psycholinguistics); Field-programmable gate array; Embedded system; Routing (electronic design automation); Tracing; Background debug mode interface; Observability; Computer hardware; Process (computing); Parallel computing","score_opus":0.020870272365848447,"score_gpt":0.23911933515115377,"score_spread":0.21824906278530531,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073321629","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15199494,0.0007945152,0.83100635,0.00023919664,0.0000855846,0.0001372203,0.00010736845,0.0118746795,0.0037600691],"genre_scores_gemma":[0.76590735,0.0002083491,0.23181887,0.00010014045,0.000016030834,0.000058059475,0.00016715268,0.00028450636,0.0014395101],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997049,0.00009224988,0.0000151147315,0.000045840407,0.00009120976,0.00005068741],"domain_scores_gemma":[0.9977882,0.0011352149,0.00019322785,0.000666292,0.00014440871,0.000072650946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046787495,0.0006148486,0.00021454645,0.000608621,0.00022131867,0.00055929815,0.0014115188,0.00037759723,0.0035586585],"category_scores_gemma":[0.0029131228,0.00026212208,0.00021390711,0.00039302537,0.00043261025,0.0016093764,0.00060664525,0.0006595967,0.0004028409],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013187035,0.0002923672,0.008101828,0.00037672525,0.00005044875,0.0006513181,0.0005539774,0.05103494,0.31597716,0.02661232,0.0038875868,0.59114265],"study_design_scores_gemma":[0.00015217523,0.0013822032,0.0023860133,0.00008144086,0.000082290455,0.001374803,0.00018611253,0.36825958,0.59593713,0.012306946,0.017771265,0.0000800689],"about_ca_topic_score_codex":0.0005880054,"about_ca_topic_score_gemma":0.0010482545,"teacher_disagreement_score":0.0035586585,"about_ca_system_score_codex":0.00034780524,"about_ca_system_score_gemma":0.0007154629,"threshold_uncertainty_score":0.011904895},"labels":[],"label_agreement":null},{"id":"W2073750011","doi":"10.1260/1708-5284.11.3.279","title":"Low-level logic fault testing ASIC simulation environment","year":2014,"lang":"en","type":"article","venue":"World Journal of Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Fault Simulator; Benchmark (surveying); Application-specific integrated circuit; Fault coverage; Combinational logic; Fault (geology); Automatic test pattern generation; Computer science; Logic simulation; Digital electronics; Sequential logic; Embedded system; Built-in self-test; Stuck-at fault; Engineering; Logic gate; Electronic circuit; Electronic engineering; Fault detection and isolation; Electrical engineering","score_opus":0.03329898862841782,"score_gpt":0.22251417992812392,"score_spread":0.1892151912997061,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073750011","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050874706,0.00017129227,0.9260791,0.00012490977,0.00005273932,0.00022521979,0.0008875105,0.008166436,0.013418094],"genre_scores_gemma":[0.620144,0.00055362924,0.36059916,0.00020841461,0.000038715087,0.00076409616,0.0025077702,0.0008883825,0.0142958015],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99959105,0.00013149288,0.000024922394,0.000047907317,0.00015316048,0.00005158281],"domain_scores_gemma":[0.9995493,0.00017412125,0.000036348014,0.000077872806,0.00013628603,0.000025938833],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040652,0.0005567272,0.00051875744,0.00040821196,0.00020940995,0.0007387879,0.0012738451,0.00061548507,0.007411498],"category_scores_gemma":[0.0008115473,0.00017164502,0.0004041945,0.00033906428,0.000244888,0.00049110915,0.0004065814,0.0006816556,0.0012908649],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041517155,0.00022617908,0.002590195,0.00034852358,0.000062356645,0.00037312738,0.00016722726,0.8505889,0.05178676,0.033836763,0.0056332494,0.053971548],"study_design_scores_gemma":[0.0000823452,0.00019994748,0.00032657702,0.00001415236,0.000027363025,0.00014251821,0.000014711831,0.9476168,0.032190803,0.0032731441,0.016098026,0.000013518141],"about_ca_topic_score_codex":0.0011627498,"about_ca_topic_score_gemma":0.0007927276,"teacher_disagreement_score":0.007411498,"about_ca_system_score_codex":0.00037064587,"about_ca_system_score_gemma":0.00072695565,"threshold_uncertainty_score":0.024793983},"labels":[],"label_agreement":null},{"id":"W2073770015","doi":"10.1109/tc.2012.275","title":"A Novel Algorithmic Approach to Aid Post-Silicon Delay Measurement and Clock Tuning","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Exploit; Silicon; Static timing analysis; Electronic engineering; Digital clock manager; Pruning; Clock signal; Embedded system; Clock skew; Engineering; Materials science; Optoelectronics; Telecommunications","score_opus":0.04477556713293868,"score_gpt":0.23278331155864446,"score_spread":0.18800774442570578,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073770015","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0040285527,0.00004159077,0.99497247,0.000038281098,0.000012953286,0.000029283225,0.000014787729,0.00046864757,0.00039345067],"genre_scores_gemma":[0.061697174,0.00003855406,0.9373845,0.000046721787,0.000016701688,0.00007315354,0.00007134114,0.000059360078,0.00061250036],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992367,0.0001467388,0.00005621118,0.00016848237,0.00031052166,0.000081302605],"domain_scores_gemma":[0.9985671,0.00060848927,0.00016501876,0.0003517913,0.00026293233,0.00004465595],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00086820265,0.0008493513,0.00071954046,0.0009026672,0.00066942925,0.0010423716,0.0019417022,0.0010329245,0.0021796632],"category_scores_gemma":[0.003774246,0.00048373238,0.00047459546,0.0008978487,0.0006350396,0.0014981027,0.0012772316,0.001034725,0.00069542596],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027482727,0.00018999854,0.0016951084,0.00014397576,0.00007335708,0.0001249344,0.00013580086,0.2818173,0.036348235,0.03453911,0.0029199237,0.6417374],"study_design_scores_gemma":[0.000044447646,0.00006763639,0.00015973336,0.000008628263,0.000013357879,0.000102507285,0.00001369266,0.9824554,0.006532596,0.008763098,0.0018265797,0.000012391352],"about_ca_topic_score_codex":0.0019758437,"about_ca_topic_score_gemma":0.0044023735,"teacher_disagreement_score":0.0021796632,"about_ca_system_score_codex":0.00048754236,"about_ca_system_score_gemma":0.0023279085,"threshold_uncertainty_score":0.0072916746},"labels":[],"label_agreement":null},{"id":"W2075105459","doi":"10.1049/ip-cdt:20045019","title":"Resource-constrained system-on-a-chip test: a survey","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Reuse; Test (biology); Computer science; Test Management Approach; Resource (disambiguation); Key (lock); Embedded system; Engineering; Operating system","score_opus":0.017297431712860606,"score_gpt":0.2237829421351339,"score_spread":0.20648551042227328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2075105459","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032445062,0.6616098,0.25567794,0.0019549632,0.0006381711,0.00030496684,0.00051500695,0.0010017317,0.045852367],"genre_scores_gemma":[0.22223215,0.645894,0.111686885,0.0015622034,0.0014147763,0.00035791672,0.001954818,0.0002510791,0.014646239],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99927074,0.00013203107,0.000067549445,0.00008419398,0.0003918714,0.00005361784],"domain_scores_gemma":[0.998403,0.00092892145,0.00011294671,0.00008336162,0.0004035249,0.00006829117],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007610661,0.00054285076,0.0008428523,0.0018768277,0.00028623856,0.0012566018,0.0009887692,0.0006409462,0.0027390916],"category_scores_gemma":[0.0017796863,0.00026421717,0.00032714487,0.0032912707,0.00030157773,0.0015975292,0.00042412928,0.00040363986,0.0011868051],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009222884,0.00008499364,0.0027046867,0.0017954364,0.000035155903,0.00017845538,0.00005976469,0.0066761347,0.002985214,0.0054552457,0.009098767,0.9708339],"study_design_scores_gemma":[0.000093640934,0.0013608685,0.012661574,0.002305888,0.000259427,0.0059894747,0.0006520424,0.07924688,0.011394891,0.02491128,0.8610212,0.000102727514],"about_ca_topic_score_codex":0.00133684,"about_ca_topic_score_gemma":0.0016656924,"teacher_disagreement_score":0.0027390916,"about_ca_system_score_codex":0.00033190456,"about_ca_system_score_gemma":0.0007995242,"threshold_uncertainty_score":0.009163201},"labels":[],"label_agreement":null},{"id":"W2076404387","doi":"10.1145/611817.611868","title":"Testing for bit error rate in FPGA communication interfaces","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Bit error rate; Computer science; Field-programmable gate array; Additive white Gaussian noise; Communications system; Scheme (mathematics); Channel (broadcasting); Speedup; Software; Embedded system; Word error rate; Computer hardware; Parallel computing; Telecommunications","score_opus":0.08144489204242937,"score_gpt":0.29596564012781995,"score_spread":0.21452074808539057,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2076404387","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8371587,0.000266505,0.15750034,0.00008492113,0.00005745005,0.00008441172,0.00011366954,0.0022115787,0.002522354],"genre_scores_gemma":[0.96654886,0.000090792004,0.032241333,0.00003092388,0.000011568243,0.00003335114,0.00008533326,0.00005732152,0.0009005891],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983974,0.00050564884,0.00011676443,0.00020335297,0.0006450802,0.0001316854],"domain_scores_gemma":[0.99511695,0.0024331445,0.0008047063,0.00062289834,0.0008849895,0.00013745767],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009230588,0.00049080286,0.0003760366,0.00096248393,0.00019425427,0.00039608707,0.0006812588,0.00044118564,0.0018010674],"category_scores_gemma":[0.005494869,0.0001458356,0.00015110489,0.00048759722,0.0002736721,0.00074758683,0.0003167321,0.00030221985,0.00037662746],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0028610595,0.00058292795,0.04103535,0.00041555284,0.00013602337,0.0009208135,0.00039600825,0.049050253,0.69294435,0.0043860273,0.0012093335,0.20606242],"study_design_scores_gemma":[0.000085237225,0.00317085,0.0126239685,0.000023832288,0.000059146583,0.0009786397,0.000056492023,0.21694225,0.7639699,0.0006780197,0.001376889,0.000034747743],"about_ca_topic_score_codex":0.00030338328,"about_ca_topic_score_gemma":0.00038149385,"teacher_disagreement_score":0.0018010674,"about_ca_system_score_codex":0.00030267084,"about_ca_system_score_gemma":0.00020584484,"threshold_uncertainty_score":0.006025195},"labels":[],"label_agreement":null},{"id":"W2076451711","doi":"10.1145/2463209.2488882","title":"Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Porting; Computer science; Chip; Random number generation; System on a chip; Shift register; Embedded system; Random testing; Computer hardware; Algorithm; Test case; Software; Operating system; Machine learning","score_opus":0.039866261387541534,"score_gpt":0.24721023751353546,"score_spread":0.20734397612599392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2076451711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2514822,0.00037042575,0.7418917,0.000139704,0.00008912297,0.0003701314,0.00017297266,0.0023343964,0.0031493336],"genre_scores_gemma":[0.8122773,0.00011269493,0.18609287,0.00007619788,0.0000151114655,0.00015320604,0.000196631,0.00015546472,0.00092059124],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992576,0.00025228984,0.000038496673,0.000092808354,0.00028787248,0.0000708364],"domain_scores_gemma":[0.9979001,0.0010511015,0.0003379334,0.00040553167,0.00023985405,0.000065452],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008035601,0.00051341054,0.00038258848,0.000409464,0.00023346326,0.000325025,0.0008794579,0.00029794796,0.0025136983],"category_scores_gemma":[0.0028702905,0.00016412456,0.00017898342,0.0002922503,0.00036646292,0.00057980703,0.0005876256,0.00047460833,0.00043776486],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006394945,0.0003144943,0.0013876173,0.00034651763,0.000054269338,0.00025898108,0.00018660416,0.035867058,0.75323975,0.012356899,0.0010069497,0.19434145],"study_design_scores_gemma":[0.000087312925,0.00082986994,0.0010052224,0.000022671808,0.000028378812,0.00028963428,0.000034421908,0.1761757,0.8156923,0.002515056,0.0032818562,0.000037602345],"about_ca_topic_score_codex":0.0002267472,"about_ca_topic_score_gemma":0.00076791085,"teacher_disagreement_score":0.0025136983,"about_ca_system_score_codex":0.0002676162,"about_ca_system_score_gemma":0.00056180585,"threshold_uncertainty_score":0.008409202},"labels":[],"label_agreement":null},{"id":"W2077462271","doi":"10.1109/eptc.2013.6745750","title":"An implementation of domain specific languages to microprocessor's Memory Built in Self Repair testing","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Domain-specific language; Digital subscriber line; XML; Flexibility (engineering); Software engineering; Programming language; Embedded system; Operating system","score_opus":0.019400759601189435,"score_gpt":0.2908486709394484,"score_spread":0.27144791133825896,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077462271","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00314865,0.00020266724,0.9755376,0.00030035144,0.00013183219,0.00024716795,0.00014709638,0.014547149,0.0057374192],"genre_scores_gemma":[0.075799786,0.0006552612,0.9068968,0.0010311804,0.00010713179,0.00048977346,0.0010235001,0.0036531924,0.010343384],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99666435,0.0009919017,0.0004582836,0.00043357696,0.0010624222,0.0003895286],"domain_scores_gemma":[0.9968893,0.000909034,0.00025562206,0.0007802314,0.0010279146,0.00013792762],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003935762,0.0009751818,0.0005744855,0.0009400352,0.0004654639,0.0032672365,0.0027443315,0.0015657329,0.005758229],"category_scores_gemma":[0.0056363605,0.00075708475,0.0015329015,0.00060566945,0.0012080732,0.0028064996,0.0020558184,0.0032386468,0.0037617877],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037322936,0.00071575306,0.0029285667,0.0016839451,0.00014210273,0.0017462164,0.0029046363,0.02519718,0.05970051,0.37716183,0.037308488,0.4901376],"study_design_scores_gemma":[0.00015933774,0.00031775277,0.0009624906,0.0009975625,0.00013626112,0.0025117556,0.00040518757,0.19078366,0.100200884,0.06387262,0.6394531,0.00019945124],"about_ca_topic_score_codex":0.0013026685,"about_ca_topic_score_gemma":0.0010881786,"teacher_disagreement_score":0.005758229,"about_ca_system_score_codex":0.0010466874,"about_ca_system_score_gemma":0.0018456015,"threshold_uncertainty_score":0.020814598},"labels":[],"label_agreement":null},{"id":"W2077761489","doi":"10.1109/newcas.2014.6934009","title":"Designing of an algebraic signature analyzer for mixed-signal systems","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Signature (topology); Computer science; Algebraic number; Spectrum analyzer; Cryptography; Coding (social sciences); Algorithm; Theoretical computer science; Carry (investment); SIGNAL (programming language); Scheme (mathematics); Arithmetic; Mathematics; Programming language","score_opus":0.01623794199033403,"score_gpt":0.23366244953613133,"score_spread":0.21742450754579729,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077761489","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028267415,0.00009967766,0.968746,0.00011503154,0.000055069075,0.000158183,0.000041547708,0.0008320739,0.0016850084],"genre_scores_gemma":[0.48192948,0.00014149645,0.5158501,0.00014893542,0.000059358234,0.00012237442,0.00012496179,0.00006990175,0.0015533938],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990859,0.00022284294,0.00007587752,0.0001510672,0.00038442423,0.000079883575],"domain_scores_gemma":[0.9990687,0.00027530815,0.00013071157,0.00014530748,0.00032873708,0.000051309038],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007285817,0.0005792064,0.00059110945,0.0007105197,0.00047081165,0.00094579114,0.0008991362,0.00054516125,0.0015419422],"category_scores_gemma":[0.0012370576,0.00027773264,0.0002959904,0.0004566294,0.00058035826,0.001799053,0.0005948889,0.0006927807,0.0006937644],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00069160754,0.00018177493,0.002371674,0.00041075415,0.000102139435,0.00048362906,0.00021996068,0.01176067,0.6460737,0.09755182,0.0015183468,0.23863398],"study_design_scores_gemma":[0.00017043957,0.0011845427,0.00092175766,0.000035700672,0.00012277463,0.0020467541,0.000087879394,0.31283125,0.64860106,0.015366951,0.018532868,0.00009798907],"about_ca_topic_score_codex":0.00019792133,"about_ca_topic_score_gemma":0.0003029428,"teacher_disagreement_score":0.0015419422,"about_ca_system_score_codex":0.00045293567,"about_ca_system_score_gemma":0.00074577273,"threshold_uncertainty_score":0.005158305},"labels":[],"label_agreement":null},{"id":"W2078296499","doi":"10.1007/s10836-005-0335-9","title":"Incremental Design Debugging in a Logic Synthesis Environment","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Programming language; Computer science; Algorithmic program debugging; Computer architecture; Arithmetic; Mathematics","score_opus":0.03815471650241003,"score_gpt":0.23273880808506633,"score_spread":0.1945840915826563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078296499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051755413,0.000115864175,0.9378102,0.00015479002,0.000029123401,0.000078052806,0.00005994296,0.007949748,0.0020468968],"genre_scores_gemma":[0.45507056,0.00007580022,0.5428628,0.0001151632,0.00002109013,0.000058753787,0.00015064355,0.00050546374,0.0011397874],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99756867,0.0010854966,0.00012417356,0.00033737023,0.00068736187,0.00019697961],"domain_scores_gemma":[0.987333,0.009282814,0.00042745864,0.0019786998,0.00078555197,0.00019245777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0025060675,0.0006995481,0.0005651014,0.0010535562,0.0005561986,0.00097081775,0.0021091357,0.00087509747,0.0042028045],"category_scores_gemma":[0.011798735,0.00076967204,0.00055327493,0.00064738345,0.00086305913,0.003005163,0.0018490121,0.0011267263,0.00046386092],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0023550594,0.0007428857,0.0056134625,0.00040555114,0.00010237407,0.0009497486,0.0008472111,0.21437739,0.066981025,0.047666326,0.0045218156,0.65543723],"study_design_scores_gemma":[0.00027398235,0.00042124346,0.0005270225,0.000041458712,0.00009396039,0.00023457245,0.00009392043,0.9154386,0.045280684,0.033793684,0.0037663076,0.000034503617],"about_ca_topic_score_codex":0.0010790557,"about_ca_topic_score_gemma":0.0031373776,"teacher_disagreement_score":0.0042028045,"about_ca_system_score_codex":0.0005161623,"about_ca_system_score_gemma":0.0011257998,"threshold_uncertainty_score":0.014059782},"labels":[],"label_agreement":null},{"id":"W2078347625","doi":"10.5555/2492708.2492781","title":"Leveraging reconfigurability to raise productivity in FPGA functional debug","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Vennsa Technologies (Canada); University of Toronto","funders":"","keywords":"Reconfigurability; Field-programmable gate array; Computer science; Debugging; Embedded system; Control reconfiguration; Bitstream; Design flow; Compiler; Computer architecture; Computer hardware; Operating system; Decoding methods","score_opus":0.06022076811421477,"score_gpt":0.25185186503776424,"score_spread":0.19163109692354946,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078347625","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27275094,0.001070535,0.7143299,0.00045180583,0.000085860374,0.000071523566,0.000039427294,0.004341559,0.006858432],"genre_scores_gemma":[0.84307116,0.00022380687,0.15466847,0.000071862065,0.000042945598,0.000035825735,0.00004776762,0.00016514213,0.0016729694],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99916005,0.00032764752,0.000059494432,0.00012381896,0.00022087457,0.00010827961],"domain_scores_gemma":[0.99710375,0.0010425766,0.00047094672,0.0010897517,0.00021725803,0.00007566518],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069420954,0.00066876254,0.00024979873,0.0009693695,0.0002076151,0.00071268267,0.0012096391,0.00043484705,0.0020968763],"category_scores_gemma":[0.002807056,0.0002567919,0.00030459004,0.0005201691,0.0006307184,0.0014921913,0.00089880393,0.000690552,0.00043709666],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00073897047,0.00020877669,0.0072022085,0.00020053651,0.000060405568,0.0009222594,0.0002677286,0.06415121,0.38786882,0.020384267,0.0015560064,0.5164389],"study_design_scores_gemma":[0.00012949712,0.0012441579,0.004873907,0.00007268148,0.00008932263,0.0024812943,0.00012851486,0.40700215,0.5601617,0.010023127,0.013720093,0.00007346015],"about_ca_topic_score_codex":0.00021969138,"about_ca_topic_score_gemma":0.0003984487,"teacher_disagreement_score":0.0020968763,"about_ca_system_score_codex":0.00033687605,"about_ca_system_score_gemma":0.00026999813,"threshold_uncertainty_score":0.007014692},"labels":[],"label_agreement":null},{"id":"W2078819445","doi":"10.5555/1950815.1950884","title":"From RTL to silicon: the case for automated debug","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Vennsa Technologies (Canada); University of Toronto","funders":"","keywords":"Debugging; Computer science; Automation; Embedded system; Design flow; Electronic design automation; Scalability; Key (lock); Task (project management); Bridge (graph theory); Very-large-scale integration; Computer architecture; Process (computing); System on a chip; Software engineering; Integrated circuit design; Root cause; Reliability engineering; Engineering; Systems engineering; Operating system","score_opus":0.06272238305909147,"score_gpt":0.26931158396933796,"score_spread":0.2065892009102465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078819445","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.061760537,0.015619994,0.592905,0.18985008,0.001954272,0.000167124,0.00026662293,0.006296497,0.13117991],"genre_scores_gemma":[0.7710464,0.005685062,0.19544765,0.01328697,0.0008219945,0.00018016624,0.00016553083,0.0007872153,0.0125789875],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99223316,0.0039039634,0.00024960152,0.0005812233,0.0024516827,0.0005803631],"domain_scores_gemma":[0.96877486,0.018432913,0.0015555053,0.0076511223,0.0027789392,0.0008066261],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.008016862,0.00043553195,0.0004783497,0.0011227134,0.0012139792,0.0049730116,0.0018079894,0.003448835,0.0066664144],"category_scores_gemma":[0.02429605,0.00049414777,0.00037413536,0.0006924417,0.0051615746,0.0084530655,0.00261614,0.0046928655,0.0024025857],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036734025,0.00013749627,0.0040169405,0.0004281293,0.000027706636,0.0013050659,0.0014487497,0.017956419,0.0051368587,0.45302707,0.03678172,0.4793665],"study_design_scores_gemma":[0.00012419086,0.0003340461,0.001512557,0.0008018667,0.000033646866,0.002260406,0.0011263831,0.055084378,0.010869166,0.58074135,0.3470199,0.00009208666],"about_ca_topic_score_codex":0.00075256283,"about_ca_topic_score_gemma":0.0008981815,"teacher_disagreement_score":0.008016862,"about_ca_system_score_codex":0.0010363242,"about_ca_system_score_gemma":0.0017669079,"threshold_uncertainty_score":0.042397738},"labels":[],"label_agreement":null},{"id":"W2081479998","doi":"10.1002/jcd.10059","title":"Covering arrays with mixed alphabet sizes","year":2003,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":62,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Statistics Canada; University of Ottawa","funders":"","keywords":"Alphabet; Combinatorics; Row; Mathematics; Type (biology); Column (typography); Row and column spaces; Geometry; Computer science; Connection (principal bundle)","score_opus":0.024492949221999766,"score_gpt":0.23080166930600302,"score_spread":0.20630872008400325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2081479998","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45020807,0.0007530196,0.50910896,0.00054233416,0.00023465912,0.0001582966,0.0007591204,0.0019364761,0.03629919],"genre_scores_gemma":[0.8329303,0.00019623381,0.16151695,0.00021958184,0.00009704083,0.00021821595,0.0005369205,0.00013109704,0.0041536023],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99796677,0.00061275926,0.00021375604,0.00033125276,0.0005676939,0.0003078116],"domain_scores_gemma":[0.9926051,0.0036448622,0.0010041364,0.0014156029,0.00089316,0.0004371729],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00077344826,0.0005290529,0.00052629696,0.0010803054,0.00066515943,0.0013760031,0.00068815274,0.0005589171,0.0045712227],"category_scores_gemma":[0.0053752903,0.00040496144,0.0004407119,0.0012925522,0.0006613967,0.0020950842,0.0012342352,0.0006607292,0.0008988497],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015064098,0.00017238894,0.009925456,0.00047415643,0.00012351504,0.0016601424,0.00064955594,0.09766234,0.15890086,0.42054278,0.009918951,0.2984634],"study_design_scores_gemma":[0.00015233891,0.00093981135,0.0042307205,0.00016683611,0.00013926046,0.0040655765,0.000397522,0.3965662,0.15437135,0.37844402,0.06036628,0.00016010342],"about_ca_topic_score_codex":0.00016389186,"about_ca_topic_score_gemma":0.00026670206,"teacher_disagreement_score":0.0045712227,"about_ca_system_score_codex":0.00047631015,"about_ca_system_score_gemma":0.00030870573,"threshold_uncertainty_score":0.015292287},"labels":[],"label_agreement":null},{"id":"W2083814951","doi":"10.1109/reconfig.2011.20","title":"Configuration Bitstream Reduction for SRAM-based FPGAs by Enumerating LUT Input Permutations","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Bitstream; Lookup table; Computer science; Reduction (mathematics); Static random-access memory; Parallel computing; Field-programmable gate array; Table (database); Redundancy (engineering); Chip; Algorithm; Computer hardware; Arithmetic; Mathematics; Decoding methods","score_opus":0.043290072613173594,"score_gpt":0.24756339731236762,"score_spread":0.20427332469919401,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2083814951","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3211787,0.0018794204,0.6570522,0.00032397607,0.00016453966,0.0002254114,0.00048749172,0.0048398916,0.013848295],"genre_scores_gemma":[0.6632294,0.000764035,0.32738614,0.00014653441,0.000056408717,0.00017899918,0.0009986858,0.00020852852,0.007031338],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997484,0.000043996242,0.00003196335,0.00002993752,0.00011472329,0.000030888896],"domain_scores_gemma":[0.999526,0.00018881686,0.00006232038,0.00012193072,0.00008448537,0.000016466662],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014862561,0.00062666525,0.00030285268,0.0008650863,0.00027713776,0.00051657524,0.0006763158,0.0002010172,0.004008372],"category_scores_gemma":[0.00085498736,0.00018618032,0.0003791125,0.0008137601,0.00020984228,0.00073045463,0.00034517192,0.00036738793,0.000871354],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047703914,0.00012671805,0.0016293086,0.0003638604,0.00004483546,0.000522706,0.00012560333,0.030727336,0.1782915,0.012294796,0.0038159816,0.77158034],"study_design_scores_gemma":[0.0001380026,0.0015265476,0.0061313175,0.00015758286,0.00020808024,0.0026877013,0.00024441152,0.5029481,0.43742448,0.016636074,0.03179695,0.000100715675],"about_ca_topic_score_codex":0.0006218523,"about_ca_topic_score_gemma":0.0016997295,"teacher_disagreement_score":0.004008372,"about_ca_system_score_codex":0.0003546618,"about_ca_system_score_gemma":0.0005273037,"threshold_uncertainty_score":0.013409376},"labels":[],"label_agreement":null},{"id":"W2084967055","doi":"10.1109/tim.2003.819774","title":"Guest editorial [Special section on innovations in VLSI automatic test equipment (ATEs)]","year":2003,"lang":"en","type":"editorial","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Very-large-scale integration; Special section; Automatic test equipment; Test (biology); Section (typography); Computer science; Engineering; Embedded system; Reliability engineering; Operating system; Engineering physics","score_opus":0.026779250227763205,"score_gpt":0.25735565610407113,"score_spread":0.23057640587630793,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2084967055","genre_codex":"editorial","genre_gemma":"editorial","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"editorial","genre_consensus":"editorial","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000041424584,0.0058174413,0.00020874482,0.012661062,0.9798942,0.000024014984,0.000035297016,0.00005977195,0.0012579617],"genre_scores_gemma":[0.00061429775,0.0052397256,0.00025536286,0.01690531,0.96496695,0.000033256318,0.000050705334,0.000052477546,0.011881843],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9951585,0.0006137208,0.0005807822,0.00073892163,0.0024991294,0.00040893556],"domain_scores_gemma":[0.98310006,0.0040696496,0.0012429188,0.0005317483,0.008216345,0.0028391257],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.006159854,0.0041857744,0.0054049897,0.0050212834,0.00239752,0.005455496,0.0038727408,0.016538404,0.01623897],"category_scores_gemma":[0.01647794,0.0016300016,0.0032355941,0.0019378655,0.0019684264,0.003029914,0.0015827761,0.015738668,0.011498178],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008288321,0.000021022634,0.000037741123,0.00031291673,0.00003108464,0.00024827372,0.0000062842637,0.00003560787,0.00018808471,0.00016323777,0.987207,0.011665811],"study_design_scores_gemma":[0.00011712555,0.000082812745,0.0005088862,0.00023947378,0.00013725605,0.0005933546,0.000014250303,0.000203132,0.0003149508,0.0004763402,0.9972887,0.00002380612],"about_ca_topic_score_codex":0.0011202439,"about_ca_topic_score_gemma":0.0039798953,"teacher_disagreement_score":0.016538404,"about_ca_system_score_codex":0.002234658,"about_ca_system_score_gemma":0.0019359656,"threshold_uncertainty_score":0.054324746},"labels":[],"label_agreement":null},{"id":"W2085657168","doi":"10.1145/2684746.2689131","title":"Silicon Verification using High-Level Design Tools (Abstract Only)","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada)","funders":"","keywords":"Computer science; Subtractor; Correctness; Field-programmable gate array; Lookup table; Adder; Multiplier (economics); Floating point; Embedded system; Computer hardware; Parallel computing; Logic block; Latency (audio); Algorithm; Operating system","score_opus":0.3459305454140946,"score_gpt":0.30847805494047326,"score_spread":0.03745249047362137,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2085657168","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018698562,0.00014156825,0.9508815,0.00012019923,0.00011238504,0.00024110204,0.00077680795,0.017633406,0.011394488],"genre_scores_gemma":[0.3986487,0.00028138826,0.5856926,0.00029547818,0.000054280947,0.00061823527,0.0021601398,0.0028516483,0.009397521],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99820876,0.00052232103,0.000166451,0.00016633519,0.00077469274,0.00016145576],"domain_scores_gemma":[0.99599695,0.0018380407,0.00029521642,0.0011983227,0.00063677836,0.00003475437],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001845568,0.00091184623,0.00034929937,0.0007138079,0.00037967818,0.0016290823,0.0010042819,0.0005245051,0.020921847],"category_scores_gemma":[0.005012624,0.00053335394,0.00087032386,0.00028882665,0.00068166305,0.0015139198,0.00077946787,0.0009125594,0.0038730595],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00064729236,0.0003812715,0.0048674094,0.0024948837,0.00034386126,0.0015788366,0.00062208076,0.17595045,0.20880607,0.12882344,0.03405309,0.44143134],"study_design_scores_gemma":[0.00031753004,0.0007845861,0.0011763558,0.0003918603,0.00012989134,0.0008868136,0.00011921261,0.47522506,0.40350187,0.029132223,0.0882416,0.00009308766],"about_ca_topic_score_codex":0.0011877742,"about_ca_topic_score_gemma":0.0016509591,"teacher_disagreement_score":0.020921847,"about_ca_system_score_codex":0.00068461255,"about_ca_system_score_gemma":0.0013013565,"threshold_uncertainty_score":0.069990575},"labels":[],"label_agreement":null},{"id":"W2085936349","doi":"10.1109/iscas.2014.6865695","title":"Design and validation of a novel reconfigurable and defect tolerant JTAG scan chain","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université du Québec à Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Mitacs; CMC Microsystems","keywords":"Scan chain; Computer science; Embedded system; Routing (electronic design automation); Computer hardware; Boundary scan; Integrated circuit; Operating system","score_opus":0.03330911592280849,"score_gpt":0.22720352183438186,"score_spread":0.19389440591157336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2085936349","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4356333,0.0007395777,0.54822475,0.0005157449,0.000286873,0.00073889375,0.00030556644,0.0037965106,0.009758777],"genre_scores_gemma":[0.85193616,0.00020475098,0.14353757,0.00014890824,0.000031859912,0.00017188619,0.00022532944,0.00007810218,0.0036654484],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994861,0.000049767616,0.000033314307,0.00010415334,0.0002563576,0.000070244794],"domain_scores_gemma":[0.99887174,0.00016010982,0.00029300622,0.00025299774,0.00034168622,0.00008035027],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003409895,0.00022930458,0.00021827868,0.00040890992,0.00029061682,0.00056642044,0.0016122368,0.0005445072,0.0017201533],"category_scores_gemma":[0.00076306105,0.000146783,0.00018065702,0.000322023,0.00037861263,0.00058900553,0.00034698605,0.00036519568,0.00046476073],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002447749,0.00015067395,0.0027536326,0.00031939833,0.000056560417,0.00075152837,0.00022648148,0.017500019,0.8794872,0.0072912876,0.0015181731,0.089700215],"study_design_scores_gemma":[0.00019321551,0.004148507,0.0030629383,0.000042713356,0.00009559772,0.0017515825,0.00009316083,0.1244442,0.8369605,0.0009870498,0.028161729,0.000058837886],"about_ca_topic_score_codex":0.0005962095,"about_ca_topic_score_gemma":0.0007372561,"teacher_disagreement_score":0.0017201533,"about_ca_system_score_codex":0.00044003985,"about_ca_system_score_gemma":0.0007446706,"threshold_uncertainty_score":0.0057545304},"labels":[],"label_agreement":null},{"id":"W2087825164","doi":"10.1016/j.vlsi.2005.08.002","title":"Automatic generation of defect injectable VHDL fault models for ASIC standard cell libraries","year":2005,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Application-specific integrated circuit; VHDL; Computer science; Fault injection; Embedded system; Software; Fault (geology); Task (project management); Computer architecture; Standard cell; Testability; Reliability engineering; Integrated circuit; Computer engineering; Engineering; Field-programmable gate array; Systems engineering; Programming language; Operating system","score_opus":0.04153739921647402,"score_gpt":0.2508200225653761,"score_spread":0.20928262334890207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087825164","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12243518,0.00015016293,0.8599548,0.00013012062,0.000040309642,0.00014421526,0.0011867322,0.012680921,0.0032775446],"genre_scores_gemma":[0.8260858,0.00015366254,0.16888161,0.00008421474,0.00001405434,0.00019109283,0.0016592563,0.00083406316,0.002096139],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996387,0.00006857898,0.000019748166,0.000049890747,0.00018021245,0.00004284141],"domain_scores_gemma":[0.99891293,0.0004392706,0.00020158934,0.0001695577,0.00025254628,0.000024081328],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034735393,0.00089355925,0.00039510333,0.0009917505,0.0002444716,0.00076202553,0.0013306044,0.00056639395,0.0024478864],"category_scores_gemma":[0.0015611226,0.0004786067,0.00056730973,0.00038978906,0.00029444968,0.00075708475,0.00032203743,0.00051607325,0.000513082],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003165106,0.00017304145,0.0022909308,0.0003190052,0.00008414424,0.00034324903,0.00020029179,0.80411774,0.07596642,0.0117859,0.0037433405,0.10065939],"study_design_scores_gemma":[0.000028465749,0.00007439894,0.00014702583,0.00001110355,0.000030499095,0.000068123496,0.000014428243,0.94184357,0.05396057,0.0022043951,0.0016080467,0.000009335522],"about_ca_topic_score_codex":0.0025695625,"about_ca_topic_score_gemma":0.0053505977,"teacher_disagreement_score":0.0025695625,"about_ca_system_score_codex":0.0010847745,"about_ca_system_score_gemma":0.0009878573,"threshold_uncertainty_score":0.008188963},"labels":[],"label_agreement":null},{"id":"W2089243034","doi":"10.1007/s10836-010-5186-3","title":"Experimental Results for Slow-speed Timing Characterization of High-speed Pipelined Datapaths","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Pipeline (software); Static timing analysis; CMOS; Computer science; Clock rate; Electronic engineering; Clock signal; Computer hardware; Embedded system; Electronic circuit; Engineering; Electrical engineering","score_opus":0.03216843612402115,"score_gpt":0.2735571862808576,"score_spread":0.24138875015683647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089243034","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9470734,0.00037097206,0.04796019,0.00008388123,0.000054199438,0.0001700737,0.0007373605,0.0011065077,0.002443361],"genre_scores_gemma":[0.98220545,0.00011659416,0.01571544,0.000020873103,0.000012890747,0.00006895443,0.00041194132,0.00009637865,0.0013515741],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992537,0.00014041856,0.000060982038,0.0001343225,0.00028362864,0.00012689813],"domain_scores_gemma":[0.996009,0.0017090878,0.0004299573,0.0006507885,0.001049008,0.00015211904],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008632799,0.0008801315,0.00038615876,0.000825968,0.00065982307,0.00040559948,0.0011851732,0.00079442677,0.007801355],"category_scores_gemma":[0.0030783727,0.00027841213,0.00029677767,0.0010481697,0.0004570625,0.0011951751,0.00039053778,0.0003486154,0.0006852924],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016337589,0.0005314253,0.0036704647,0.0003510951,0.00006789013,0.0001817815,0.00022469809,0.009918684,0.9550062,0.0007778355,0.0005736397,0.02706258],"study_design_scores_gemma":[0.00026154358,0.005426793,0.006366425,0.000018365901,0.00010672178,0.0003903657,0.00012003963,0.034130972,0.9508759,0.00039627342,0.001863553,0.000043103297],"about_ca_topic_score_codex":0.0011648274,"about_ca_topic_score_gemma":0.0013733604,"teacher_disagreement_score":0.007801355,"about_ca_system_score_codex":0.00051354856,"about_ca_system_score_gemma":0.00039066718,"threshold_uncertainty_score":0.026098132},"labels":[],"label_agreement":null},{"id":"W2092035831","doi":"10.1109/ccece.2006.277610","title":"Run-Time Reconfigurable Built-in-Self-Test","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"CMC Microsystems","keywords":"Control reconfiguration; Computer science; Field-programmable gate array; Built-in self-test; Embedded system; Virtex; Electronic circuit; Reconfigurable computing; Computer architecture; Engineering; Electrical engineering","score_opus":0.009597925617232335,"score_gpt":0.20573500729622213,"score_spread":0.1961370816789898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2092035831","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16367106,0.0016663828,0.7987312,0.0002918533,0.00022801192,0.00017619615,0.00021687588,0.010111829,0.02490658],"genre_scores_gemma":[0.924034,0.00030649314,0.069879,0.0001956299,0.000054907923,0.00006729834,0.00020352963,0.0003093557,0.0049498943],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995049,0.00010784912,0.0000186021,0.00007726963,0.0002044535,0.00008694852],"domain_scores_gemma":[0.9991115,0.00036396374,0.000115881696,0.0002644584,0.00011101729,0.00003321212],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029621652,0.0004712761,0.0003397182,0.0005361182,0.0001992935,0.00065379904,0.0009886195,0.0003617554,0.0027972935],"category_scores_gemma":[0.0010344574,0.00016055377,0.00037265563,0.000265658,0.00054505555,0.00073804054,0.00039405932,0.0003962515,0.00051518733],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00096076285,0.000244404,0.005903577,0.0006268627,0.00015365447,0.0015307142,0.0003858797,0.079179145,0.2586989,0.07092041,0.0043735164,0.57702214],"study_design_scores_gemma":[0.00016996934,0.0026008473,0.005447327,0.00014602473,0.00021689234,0.003419592,0.00011834875,0.3627296,0.52382845,0.03104855,0.07015417,0.00012015802],"about_ca_topic_score_codex":0.00023994043,"about_ca_topic_score_gemma":0.00037281233,"teacher_disagreement_score":0.0027972935,"about_ca_system_score_codex":0.00028666624,"about_ca_system_score_gemma":0.0002853753,"threshold_uncertainty_score":0.009357929},"labels":[],"label_agreement":null},{"id":"W2094502762","doi":"10.1504/ijcnds.2008.020259","title":"Non-linear test pattern generators for built-in self-test","year":2008,"lang":"en","type":"article","venue":"International Journal of Communication Networks and Distributed Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"University of Victoria","keywords":"Computer science; Generator (circuit theory); Fault coverage; Benchmark (surveying); Overhead (engineering); Fault (geology); Digital pattern generator; Fault detection and isolation; Automatic test pattern generation; Finite-state machine; Stuck-at fault; Fault Simulator; Computer engineering; Embedded system; Electronic circuit; Algorithm; Power (physics); Engineering; Electrical engineering; Artificial intelligence","score_opus":0.023226783189310884,"score_gpt":0.26657274868709574,"score_spread":0.24334596549778487,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094502762","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027003793,0.00032212367,0.9681008,0.00015286851,0.00006630145,0.00013905593,0.00006382019,0.001976341,0.0021749],"genre_scores_gemma":[0.6120369,0.00019702036,0.38329703,0.00025978364,0.00006865844,0.00033512787,0.00027113897,0.00019700869,0.0033374433],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99924004,0.00029361423,0.000054452525,0.00010245383,0.00025886687,0.00005062713],"domain_scores_gemma":[0.9980102,0.0009643414,0.0002729726,0.00038917255,0.0003157006,0.000047672755],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005841578,0.00048474837,0.00027380727,0.0005558154,0.00018688713,0.00033484984,0.00094675226,0.0004755759,0.0031684237],"category_scores_gemma":[0.003017496,0.00015525214,0.00024628922,0.00040950443,0.0005125524,0.0008367151,0.00038808092,0.00063118746,0.00062937575],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00061369874,0.0002203241,0.0024254923,0.0007114734,0.000058353577,0.00071324105,0.00016205217,0.06706816,0.16798176,0.10882809,0.0061884425,0.64502895],"study_design_scores_gemma":[0.0002337978,0.0017065036,0.0024774522,0.00009950449,0.000064891916,0.002425767,0.000039683753,0.57893145,0.32106045,0.0586319,0.034253698,0.000074940785],"about_ca_topic_score_codex":0.0001315497,"about_ca_topic_score_gemma":0.0002413163,"teacher_disagreement_score":0.0031684237,"about_ca_system_score_codex":0.00029341786,"about_ca_system_score_gemma":0.00027592367,"threshold_uncertainty_score":0.010599494},"labels":[],"label_agreement":null},{"id":"W2095772497","doi":"10.1109/tvlsi.2009.2035508","title":"A Digitally Testable $\\Sigma-\\Delta$ Modulator Using the Decorrelating Design-for-Digital-Testability","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems","keywords":"Delta-sigma modulation; Oversampling; Integrator; Testability; Decimation; Electronic engineering; Computer science; Engineering; Bandwidth (computing); Telecommunications; CMOS","score_opus":0.03662297330803328,"score_gpt":0.25824014644802523,"score_spread":0.22161717313999196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095772497","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3247532,0.0015598937,0.6437439,0.00063030457,0.00038060526,0.0002978785,0.0001618529,0.002321064,0.02615133],"genre_scores_gemma":[0.84958476,0.00034205982,0.14324024,0.00024788553,0.00005344157,0.000065306485,0.00007849913,0.00003672176,0.006351027],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998393,0.000022952761,0.000008310641,0.000028691938,0.00008196889,0.000018732748],"domain_scores_gemma":[0.9998903,0.000027931725,0.00001749135,0.000022557586,0.000030065497,0.000011604211],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018952359,0.00019774816,0.00019912161,0.00016967232,0.00020112438,0.00036687133,0.00042294912,0.00038817764,0.001253708],"category_scores_gemma":[0.0003137217,0.00008504899,0.00016359755,0.00015678848,0.00019875911,0.00040907695,0.00022939949,0.00038652614,0.00034525336],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002264865,0.00009816283,0.0014811399,0.00014596636,0.00003075952,0.00043321736,0.00017537156,0.0034356115,0.817025,0.018241936,0.000884386,0.15782197],"study_design_scores_gemma":[0.00011719535,0.0020628772,0.002810636,0.000053105992,0.000076938086,0.0027064264,0.00004785265,0.10609271,0.8207783,0.0035765204,0.061626095,0.00005136916],"about_ca_topic_score_codex":0.00030995675,"about_ca_topic_score_gemma":0.00059881055,"teacher_disagreement_score":0.001253708,"about_ca_system_score_codex":0.00021201429,"about_ca_system_score_gemma":0.00029586174,"threshold_uncertainty_score":0.004194021},"labels":[],"label_agreement":null},{"id":"W2095810414","doi":"10.5555/789083.1022812","title":"Time Domain Multiplexed TAM: Implementation and Comparison","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Reconfigurability; Scalability; Embedded system; Overhead (engineering); Multiplexing; System on a chip; Computer architecture; Testability; Flexibility (engineering); Domain (mathematical analysis); Network packet; Computer network; Engineering; Reliability engineering; Operating system; Telecommunications","score_opus":0.02327601847386522,"score_gpt":0.28791979485533165,"score_spread":0.2646437763814664,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095810414","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.62638706,0.004829883,0.3318064,0.00034144687,0.00026252843,0.00039728073,0.000564189,0.003710919,0.031700227],"genre_scores_gemma":[0.9163416,0.00070267473,0.077084675,0.000067328525,0.00004095374,0.0000719235,0.00023840688,0.00006947563,0.0053829877],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995353,0.000118165306,0.00002778114,0.000052339416,0.00019747886,0.00006899138],"domain_scores_gemma":[0.99918133,0.0002578553,0.000097568605,0.00012577558,0.00029771178,0.000039838716],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00057286123,0.00044922077,0.00027666337,0.0011899422,0.00017602967,0.0006489779,0.0010342558,0.00044214516,0.0051413546],"category_scores_gemma":[0.001447364,0.00011580754,0.00022542452,0.0007343121,0.00019089195,0.00092673313,0.0002274403,0.00022074417,0.00061806745],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00392266,0.00047800926,0.007031326,0.000833568,0.00017211172,0.0005555453,0.0002347043,0.03933507,0.14623688,0.02099086,0.0037828651,0.7764265],"study_design_scores_gemma":[0.0005128767,0.0086654285,0.009203789,0.00011989682,0.00039145295,0.0035786233,0.0002856465,0.48964256,0.43559894,0.0040602544,0.047840156,0.00010041179],"about_ca_topic_score_codex":0.00070815237,"about_ca_topic_score_gemma":0.00044774692,"teacher_disagreement_score":0.0051413546,"about_ca_system_score_codex":0.000510043,"about_ca_system_score_gemma":0.00026259662,"threshold_uncertainty_score":0.017199516},"labels":[],"label_agreement":null},{"id":"W2097065384","doi":"10.1109/tcad.2011.2179040","title":"NIM-X: A Noise Index Model-Based X-Filling Technique to Overcome the Power Supply Switching Noise Effects on Path Delay Test","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Path (computing); Noise (video); Critical path method; Power (physics); Chip; Mode (computer interface); Computer science; Noise reduction; Test method; Electronic engineering; Algorithm; Mathematics; Engineering; Telecommunications; Statistics; Physics; Artificial intelligence","score_opus":0.021685696627656736,"score_gpt":0.231101473068073,"score_spread":0.20941577644041626,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097065384","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05088926,0.0001342648,0.9444314,0.00007078699,0.00003802029,0.00006418388,0.00003977787,0.0023492393,0.001983012],"genre_scores_gemma":[0.56193566,0.00011058083,0.43462607,0.00012439402,0.000025424715,0.00008867456,0.00011107824,0.00022248755,0.0027554624],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99971837,0.000058110854,0.000010395201,0.000039572347,0.00015196156,0.000021614485],"domain_scores_gemma":[0.9996439,0.00009156029,0.00009657348,0.00010029438,0.00005045495,0.000017231696],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004162984,0.00052756065,0.00037016068,0.00037764278,0.00021597042,0.00027090707,0.0009872998,0.00031648006,0.0009229177],"category_scores_gemma":[0.0011456154,0.00018479707,0.00036624007,0.00026208084,0.00032199535,0.0005833955,0.00053248834,0.0004242059,0.0001814745],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045724792,0.00027498606,0.004366556,0.00020105299,0.00008547222,0.00033590102,0.00023739973,0.30641836,0.38101512,0.023617625,0.002422639,0.28056768],"study_design_scores_gemma":[0.00002295641,0.00040062878,0.0007127106,0.000010599717,0.000023276443,0.00028708176,0.000013858048,0.87730366,0.1146606,0.002764216,0.0037782984,0.000022176164],"about_ca_topic_score_codex":0.0006973021,"about_ca_topic_score_gemma":0.0010666796,"teacher_disagreement_score":0.0009872998,"about_ca_system_score_codex":0.00043034187,"about_ca_system_score_gemma":0.0005525379,"threshold_uncertainty_score":0.0031223893},"labels":[],"label_agreement":null},{"id":"W2097306889","doi":"10.1109/test.2010.5699214","title":"Automated trace signals selection using the RTL descriptions","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Computer science; TRACE (psycholinguistics); Embedded system; Chip; Software bug; Register-transfer level; Integrated circuit design; System on a chip; Selection (genetic algorithm); Computer architecture; Logic synthesis; Logic gate; Software; Programming language; Artificial intelligence","score_opus":0.041636239233632424,"score_gpt":0.2789320242513159,"score_spread":0.2372957850176835,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097306889","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017192561,0.00014939712,0.94567937,0.0001546789,0.000031023374,0.00022360723,0.0006981122,0.033555143,0.0023161168],"genre_scores_gemma":[0.3332498,0.0002442177,0.6562634,0.00018219785,0.0000340768,0.0003409097,0.002353657,0.0032978887,0.0040337835],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99699616,0.0010949101,0.0002021513,0.00038963265,0.0010820571,0.00023509815],"domain_scores_gemma":[0.9914044,0.004727739,0.0010496796,0.0014131789,0.0011859242,0.00021891634],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019027069,0.0016123219,0.0009049912,0.0020753685,0.00048460905,0.0021007773,0.0019571604,0.0008056026,0.00827993],"category_scores_gemma":[0.010582305,0.00081200094,0.0010015377,0.0006382263,0.00075261516,0.0021012852,0.0010843973,0.001144426,0.003356845],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015261298,0.00031067288,0.0052396515,0.0009947307,0.00010735892,0.0016704455,0.000899899,0.17701523,0.105704,0.03405116,0.014138785,0.65834194],"study_design_scores_gemma":[0.0001623847,0.0002197595,0.0006098304,0.00011008654,0.00005291438,0.0004339316,0.00012347911,0.87225443,0.097958185,0.012659499,0.015326318,0.00008915785],"about_ca_topic_score_codex":0.0027400036,"about_ca_topic_score_gemma":0.0047242106,"teacher_disagreement_score":0.00827993,"about_ca_system_score_codex":0.00091691327,"about_ca_system_score_gemma":0.0020684977,"threshold_uncertainty_score":0.027699113},"labels":[],"label_agreement":null},{"id":"W2097503634","doi":"10.1109/etc.1993.246562","title":"Emitter coupled logic testability analysis and comparison with CMOS &amp; BiCMOS circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Fault (geology); Testability; BiCMOS; Logic gate; Computer science; Emitter-coupled logic; Stuck-at fault; Fault model; Electronic engineering; NOR gate; Fault coverage; Set (abstract data type); Fault detection and isolation; Engineering; Electronic circuit; Reliability engineering; Logic family; Electrical engineering; Voltage; Logic synthesis; Transistor; NAND gate","score_opus":0.051054414420583415,"score_gpt":0.2545467268771681,"score_spread":0.2034923124565847,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097503634","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9478892,0.000558326,0.045939445,0.000057485136,0.000012822925,0.000025835669,0.00013373421,0.00039185258,0.0049914364],"genre_scores_gemma":[0.99535465,0.00008412652,0.0039026644,0.000016962136,0.000005355871,0.000009521622,0.0001086529,0.000015560803,0.0005026056],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994795,0.0001231623,0.00003278934,0.000080397236,0.00022457658,0.00005958302],"domain_scores_gemma":[0.99828655,0.0009695587,0.00019803675,0.00018246783,0.000330273,0.000033203945],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035529904,0.00032029246,0.0001570415,0.001481065,0.00012397685,0.0004253095,0.0005397563,0.00034548764,0.001973963],"category_scores_gemma":[0.0023299274,0.00008344931,0.00034034674,0.0006986817,0.00026116765,0.00056237454,0.00028304502,0.00013710026,0.00013835312],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0023331016,0.00034240846,0.028032845,0.00046775583,0.00035845753,0.0014674211,0.00034545455,0.43545064,0.33080676,0.024424778,0.00089865836,0.1750717],"study_design_scores_gemma":[0.00006336378,0.0013620392,0.0096312305,0.000022885548,0.00014400796,0.0009621233,0.00006686617,0.8926018,0.087796934,0.0058007776,0.0015249831,0.000022949147],"about_ca_topic_score_codex":0.001659255,"about_ca_topic_score_gemma":0.0012449507,"teacher_disagreement_score":0.001973963,"about_ca_system_score_codex":0.00056265516,"about_ca_system_score_gemma":0.00016995097,"threshold_uncertainty_score":0.006603539},"labels":[],"label_agreement":null},{"id":"W2097563422","doi":"10.1109/mtdt.2006.12","title":"Dynamic Data Stability in SRAM Cells and Its Implications on Data Stability Tests","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Stability (learning theory); Dynamic data; Computer science; Dynamic testing; Test data; Computer hardware; Database; Machine learning","score_opus":0.10507390071100135,"score_gpt":0.3106339389794001,"score_spread":0.20556003826839875,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097563422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33460888,0.008164794,0.6348458,0.0021513738,0.00038270466,0.00012265045,0.00037483498,0.0007670557,0.018581927],"genre_scores_gemma":[0.98120177,0.0006303026,0.016542334,0.0001496295,0.000075476244,0.000042866624,0.00007101611,0.00005452217,0.0012321817],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99803907,0.0003547667,0.00011783639,0.00028466072,0.0010704653,0.00013326279],"domain_scores_gemma":[0.987733,0.007830013,0.00095242914,0.00089283806,0.002339228,0.0002523775],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014418976,0.00038021695,0.0004534424,0.0016560284,0.00056662963,0.0011661268,0.0009441966,0.000951911,0.0018048992],"category_scores_gemma":[0.015170286,0.00024871906,0.00036386977,0.0010979123,0.0022258572,0.0026608177,0.0010984527,0.0009952413,0.00033131178],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013254924,0.00022705282,0.030123865,0.0006411497,0.00010169209,0.0025924179,0.00095147605,0.18778993,0.2762893,0.19663465,0.0022390564,0.3010839],"study_design_scores_gemma":[0.000044480537,0.0015415914,0.011437392,0.00023042958,0.00007526078,0.0040339767,0.00051681726,0.556609,0.27080292,0.14543426,0.009098361,0.0001756113],"about_ca_topic_score_codex":0.0009373486,"about_ca_topic_score_gemma":0.0004498117,"teacher_disagreement_score":0.0018048992,"about_ca_system_score_codex":0.0008941763,"about_ca_system_score_gemma":0.0004122354,"threshold_uncertainty_score":0.00762558},"labels":[],"label_agreement":null},{"id":"W2098053913","doi":"10.1109/dft.2011.14","title":"A New Algorithm for Post-Silicon Clock Measurement and Tuning","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Silicon; Process (computing); Electronic engineering; Exploit; Pruning; Algorithm; Engineering; Materials science; Optoelectronics","score_opus":0.07491263268105186,"score_gpt":0.23321149826412282,"score_spread":0.15829886558307096,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098053913","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0034961973,0.00006225828,0.99477094,0.000051775736,0.000023650555,0.00006623986,0.000038260718,0.0010448288,0.0004457526],"genre_scores_gemma":[0.026800321,0.000036313395,0.97165436,0.00004545807,0.000023093517,0.0001226253,0.0001974633,0.00013025974,0.0009900938],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99841666,0.00021794073,0.00013551516,0.0004051921,0.0006833377,0.00014136518],"domain_scores_gemma":[0.9975197,0.0010873569,0.00022844665,0.00048798116,0.00059637905,0.000080134065],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011668241,0.0013673909,0.0010358103,0.001585017,0.0009766188,0.0015963194,0.0024976756,0.0012619561,0.0051204367],"category_scores_gemma":[0.0048596584,0.0005944281,0.00062740716,0.0014513253,0.0006901885,0.0023494018,0.0016443337,0.0016432507,0.0018825998],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003396926,0.00014190142,0.0012003544,0.00014199888,0.00007696497,0.00008509031,0.000107095846,0.055787634,0.022741541,0.01534539,0.0054261996,0.8986062],"study_design_scores_gemma":[0.000178034,0.00012487419,0.00062502513,0.000019704434,0.000044945155,0.00027236174,0.00004971503,0.9512532,0.019143937,0.019175341,0.009078375,0.00003465522],"about_ca_topic_score_codex":0.0028756862,"about_ca_topic_score_gemma":0.005514661,"teacher_disagreement_score":0.0051204367,"about_ca_system_score_codex":0.00080177526,"about_ca_system_score_gemma":0.0025917252,"threshold_uncertainty_score":0.01712954},"labels":[],"label_agreement":null},{"id":"W2098178883","doi":"10.1109/isqed.2007.38","title":"Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":65,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Assertion; Debugging; Computer science; Generator (circuit theory); Functional verification; Formal verification; Software bug; Programming language; Electronic circuit; Embedded system; Computer architecture; Computer engineering; Software; Engineering","score_opus":0.016231336353168077,"score_gpt":0.25743954044247164,"score_spread":0.24120820408930355,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098178883","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0035673804,0.0022895546,0.9880926,0.00044244202,0.00018076415,0.00007532051,0.00006019151,0.0015724942,0.0037192975],"genre_scores_gemma":[0.19188686,0.0040567275,0.79699135,0.0006177989,0.0003751214,0.00023411831,0.00030283802,0.00047232572,0.005062867],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9937763,0.0030189175,0.0004678648,0.0006804861,0.0017423683,0.00031399992],"domain_scores_gemma":[0.9882069,0.008228654,0.0007460169,0.0019027087,0.00074213394,0.00017353975],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0075392663,0.0009774477,0.00096859824,0.0022783286,0.0010616877,0.0032797297,0.0019305365,0.0017546236,0.0045985365],"category_scores_gemma":[0.013865298,0.0011156354,0.0011637489,0.0020589475,0.0046425867,0.0055988748,0.0019258078,0.0031683322,0.001521108],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025856507,0.00009778199,0.0012033742,0.00068933883,0.0000685759,0.00041133811,0.0004752368,0.025505673,0.010690377,0.74694246,0.005594676,0.20806253],"study_design_scores_gemma":[0.00018314809,0.00048134237,0.0004643022,0.0005233023,0.00016819937,0.0010352402,0.0001730877,0.22352257,0.050846633,0.6224441,0.10004754,0.000110608904],"about_ca_topic_score_codex":0.0015276574,"about_ca_topic_score_gemma":0.0012392104,"teacher_disagreement_score":0.0075392663,"about_ca_system_score_codex":0.0009956217,"about_ca_system_score_gemma":0.0015994391,"threshold_uncertainty_score":0.03987193},"labels":[],"label_agreement":null},{"id":"W2098552614","doi":"10.5555/1266366.1266621","title":"Abstraction and refinement techniques in automated design debugging","year":2007,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University; University of Toronto","funders":"","keywords":"Debugging; Computer science; Abstraction; Benchmark (surveying); Bottleneck; Algorithmic program debugging; Programming language; Design flow; Computer engineering; Embedded system","score_opus":0.02694322303125875,"score_gpt":0.26210975221737626,"score_spread":0.2351665291861175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098552614","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002018435,0.00057350704,0.99605393,0.00013735975,0.000015544552,0.000046434336,0.000015172088,0.0006407095,0.00049878546],"genre_scores_gemma":[0.11370135,0.0012876261,0.88341635,0.00013526872,0.000062137835,0.00017493442,0.000104311286,0.00019688786,0.0009211371],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.98871547,0.0055809855,0.00078840903,0.0011163462,0.0032477926,0.0005510337],"domain_scores_gemma":[0.97951996,0.012101016,0.0014421336,0.0052558198,0.0014938508,0.00018727536],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0099942135,0.001326105,0.0012937523,0.0026339665,0.00091551256,0.001625309,0.0025132704,0.0013761806,0.0018906236],"category_scores_gemma":[0.027246296,0.0013131946,0.0016784519,0.002358892,0.003157782,0.005396146,0.0033594207,0.0036091579,0.0008106148],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028835324,0.00009708289,0.0016424546,0.00074804196,0.00012751938,0.0003845625,0.0012406622,0.13907224,0.012186342,0.2963433,0.0031647068,0.54470474],"study_design_scores_gemma":[0.00016044799,0.00026158593,0.0006290282,0.00039008426,0.00015677084,0.0005438363,0.00017254465,0.5160164,0.023000356,0.4312332,0.027320039,0.00011559997],"about_ca_topic_score_codex":0.0027799043,"about_ca_topic_score_gemma":0.0020373138,"teacher_disagreement_score":0.0099942135,"about_ca_system_score_codex":0.0011615255,"about_ca_system_score_gemma":0.0019178158,"threshold_uncertainty_score":0.052855074},"labels":[],"label_agreement":null},{"id":"W2098626869","doi":"10.1109/mt.1993.263149","title":"Fault location algorithms for repairable embedded RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Notation; Algorithm; Hamming code; Transformation (genetics); Hamming distance; Modular design; Serial communication; Parallel computing; Programming language; Arithmetic; Computer hardware; Decoding methods; Mathematics","score_opus":0.06057291357591013,"score_gpt":0.26525382785829227,"score_spread":0.20468091428238214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098626869","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016274836,0.00026147722,0.9802089,0.00011427093,0.00003109616,0.000036522,0.00005108685,0.0012158708,0.0018059815],"genre_scores_gemma":[0.3661298,0.00031330256,0.62424535,0.000105724386,0.00006451927,0.000142745,0.0003734174,0.00025986764,0.008365358],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995554,0.00010288522,0.000040444804,0.00009416039,0.00015146012,0.000055672368],"domain_scores_gemma":[0.9981974,0.0010500844,0.00020317557,0.00015446144,0.00036321967,0.000031756008],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00068751205,0.0006580361,0.0005574084,0.0010729694,0.00029086685,0.0010798182,0.0013500314,0.00082074944,0.0053522172],"category_scores_gemma":[0.005348195,0.00025098116,0.00037440084,0.00074462016,0.00058508496,0.0015896283,0.000846335,0.0007431963,0.0012860561],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024787593,0.000051589777,0.00075299724,0.00020532028,0.000029199753,0.00015793413,0.00024927102,0.4076256,0.0068669836,0.116924405,0.0040629855,0.46282598],"study_design_scores_gemma":[0.000035702476,0.00005451157,0.000099690726,0.0000269909,0.000010339532,0.00010007356,0.000037170368,0.93523073,0.0052458155,0.056809396,0.0023389973,0.000010598222],"about_ca_topic_score_codex":0.0013261182,"about_ca_topic_score_gemma":0.001387822,"teacher_disagreement_score":0.0053522172,"about_ca_system_score_codex":0.00085372553,"about_ca_system_score_gemma":0.0005110055,"threshold_uncertainty_score":0.017904997},"labels":[],"label_agreement":null},{"id":"W2098854373","doi":"10.1109/test.2008.4700594","title":"Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; Debugging; Computer science; Embedded system; Background debug mode interface; System on a chip; TRACE (psycholinguistics); Chip; Silicon; Computer architecture; Real-time computing; Operating system","score_opus":0.0469125481870312,"score_gpt":0.2695609108127107,"score_spread":0.22264836262567952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098854373","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06628334,0.00022773402,0.9304939,0.000101306476,0.00002640923,0.00003913677,0.00003422266,0.0017401169,0.0010537276],"genre_scores_gemma":[0.88878727,0.00009222747,0.10997861,0.000047364196,0.00001348144,0.00006221378,0.0000645413,0.00006971022,0.0008845641],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99911016,0.0003168779,0.000034354824,0.0001593318,0.0002942746,0.000085003056],"domain_scores_gemma":[0.9980564,0.00094005145,0.00019213816,0.000449341,0.00031881378,0.000043157863],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00095654494,0.00062005874,0.00041538684,0.00067880255,0.00036969307,0.0006689576,0.0009899437,0.00043802347,0.0017337837],"category_scores_gemma":[0.003017311,0.00019523656,0.00035559246,0.00032729085,0.0006404687,0.00096263346,0.00056482543,0.0005791238,0.00019860623],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008132741,0.00026362974,0.0061054025,0.0002975247,0.00011052171,0.0003405927,0.0001998039,0.42781833,0.21219288,0.03493897,0.0014820211,0.31543702],"study_design_scores_gemma":[0.00006548654,0.00019790659,0.0009458637,0.000012501199,0.00002950998,0.00007989441,0.000021910178,0.9171584,0.06901887,0.010714137,0.0017452674,0.000010087658],"about_ca_topic_score_codex":0.000971459,"about_ca_topic_score_gemma":0.0014997113,"teacher_disagreement_score":0.0017337837,"about_ca_system_score_codex":0.00079160917,"about_ca_system_score_gemma":0.0011960913,"threshold_uncertainty_score":0.0058000684},"labels":[],"label_agreement":null},{"id":"W2099502153","doi":"10.1109/etw.2001.946668","title":"A packet switching communication-based test access mechanism for system chips","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Scalability; Modular design; Computer architecture; Architecture; Network packet; Embedded system; Packet switching; Computer network; Interconnection; Distributed computing; Operating system","score_opus":0.037617772339479646,"score_gpt":0.2802328528097221,"score_spread":0.24261508047024244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099502153","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12018869,0.00063618994,0.86771554,0.00031773673,0.00020106952,0.00031730297,0.00012906894,0.0050205104,0.005473912],"genre_scores_gemma":[0.88236094,0.00016700265,0.113874964,0.00024652388,0.000091966154,0.00018767823,0.00014580364,0.00006959794,0.0028555668],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99943405,0.00014375057,0.000040272014,0.00007988923,0.00022718057,0.00007482459],"domain_scores_gemma":[0.9988362,0.00032785948,0.00017957749,0.00030023136,0.00029368454,0.000062521896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00071488146,0.00035367775,0.00025569857,0.000914219,0.00035689646,0.0007727333,0.0017439955,0.0005620021,0.0021942912],"category_scores_gemma":[0.0015960088,0.0001619542,0.00024523665,0.00047169745,0.00047646594,0.0011412525,0.00055696064,0.00058861775,0.00039856118],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011355813,0.00040424225,0.006192621,0.0006716695,0.0002215667,0.00073245814,0.00034575223,0.037871692,0.3371376,0.13912687,0.0109962495,0.46516362],"study_design_scores_gemma":[0.00027597262,0.0038771033,0.00442868,0.00010119079,0.00035638252,0.0021102475,0.00008486037,0.48172164,0.42145208,0.017564036,0.067911185,0.00011664507],"about_ca_topic_score_codex":0.00032139762,"about_ca_topic_score_gemma":0.00039482265,"teacher_disagreement_score":0.0021942912,"about_ca_system_score_codex":0.0005965951,"about_ca_system_score_gemma":0.0005568449,"threshold_uncertainty_score":0.00734061},"labels":[],"label_agreement":null},{"id":"W2100380525","doi":"10.1109/fpl.2006.311300","title":"Semi Synthetic Circuit Generation Using Graph Monomorphism for Testing Incremental Placement and Incremental Routing Tools","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Monomorphism; Image stitching; Benchmark (surveying); Computer science; Electronic circuit; Graph; Combinational logic; Field-programmable gate array; Digital electronics; Place and route; Algorithm; Process (computing); Parallel computing; Computer engineering; Logic gate; Theoretical computer science; Computer hardware; Mathematics; Artificial intelligence; Engineering","score_opus":0.0887022661075689,"score_gpt":0.2525757425322651,"score_spread":0.1638734764246962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100380525","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3890763,0.00016611778,0.6039884,0.00018017234,0.000048754027,0.00019091397,0.00023969257,0.0019100877,0.004199591],"genre_scores_gemma":[0.8090658,0.00006959413,0.18931192,0.000061969826,0.000010076915,0.00016676942,0.0004225586,0.00012412519,0.0007672421],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99919623,0.0002738924,0.00003615433,0.00009627997,0.0003583859,0.0000389882],"domain_scores_gemma":[0.9973833,0.0014238199,0.00026997022,0.00065470894,0.0002137674,0.000054366898],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005865973,0.00040031614,0.00016923397,0.00046553602,0.00016010218,0.00030127252,0.00084246934,0.00037400858,0.00096760807],"category_scores_gemma":[0.0030330068,0.00016084214,0.00021546938,0.00030052208,0.00061627664,0.00069002574,0.00043979345,0.00039066514,0.0000944509],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042774135,0.00042049043,0.005088876,0.00046461535,0.000069020556,0.0007786481,0.0002768949,0.2323964,0.4742986,0.0639436,0.0021656253,0.21966949],"study_design_scores_gemma":[0.000080382335,0.0013714635,0.0022129233,0.00002568451,0.000040253482,0.0006805228,0.000073177085,0.549922,0.41716316,0.022996688,0.0053941505,0.000039685343],"about_ca_topic_score_codex":0.00035564098,"about_ca_topic_score_gemma":0.00046649488,"teacher_disagreement_score":0.00096760807,"about_ca_system_score_codex":0.00042324356,"about_ca_system_score_gemma":0.00037622522,"threshold_uncertainty_score":0.003237009},"labels":[],"label_agreement":null},{"id":"W2100792281","doi":"10.1109/iscas.1992.230699","title":"A constructive matching algorithm for cell generator based technology mapping","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"CMC Microsystems","keywords":"Constructive; Compiler; Computer science; Generator (circuit theory); Matching (statistics); Context (archaeology); Algorithm; Constraint (computer-aided design); Standard cell; CMOS; Theoretical computer science; Computer engineering; Integrated circuit; Programming language; Electronic engineering; Mathematics; Engineering; Process (computing)","score_opus":0.014311451842619956,"score_gpt":0.2155993993910688,"score_spread":0.20128794754844886,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100792281","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0007923694,0.000043973865,0.996867,0.000030626503,0.000020526591,0.00004152184,0.000020126654,0.00069204945,0.0014917657],"genre_scores_gemma":[0.022369072,0.000071732014,0.97446764,0.00006009752,0.000020122625,0.00014764917,0.00014599095,0.00026032628,0.0024573032],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987446,0.00031814157,0.0000774755,0.00022395543,0.00053161144,0.00010413842],"domain_scores_gemma":[0.9988865,0.0005390672,0.000072323106,0.00022744012,0.00024185122,0.000032841723],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001168034,0.0010717431,0.0009057749,0.001998849,0.00078515627,0.0015894073,0.002387918,0.0013912388,0.011613821],"category_scores_gemma":[0.0035895004,0.0006531336,0.0011145492,0.0017208674,0.001109371,0.0017968144,0.0021228348,0.0014109886,0.004567547],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012099135,0.00011918316,0.0003456977,0.00023665022,0.000077452336,0.00016695134,0.000177483,0.0911607,0.018625773,0.13979825,0.008827209,0.74034363],"study_design_scores_gemma":[0.00009213508,0.0001388648,0.00013944166,0.00004373923,0.00005025274,0.00032710857,0.000058000685,0.8465103,0.020543916,0.09797039,0.03408401,0.00004191176],"about_ca_topic_score_codex":0.0013333827,"about_ca_topic_score_gemma":0.001331807,"teacher_disagreement_score":0.011613821,"about_ca_system_score_codex":0.00081641675,"about_ca_system_score_gemma":0.0011133193,"threshold_uncertainty_score":0.038852096},"labels":[],"label_agreement":null},{"id":"W2100908802","doi":"10.1109/ccece.2007.132","title":"Point Estimation in Design Space Exploration Using Local Regression Modeling","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Design space exploration; Parametric statistics; Regression analysis; Set (abstract data type); Point (geometry); Data mining; Electronic design automation; Space (punctuation); Regression; Algorithm; Statistics; Machine learning; Mathematics","score_opus":0.11530119972995156,"score_gpt":0.3107853685024301,"score_spread":0.19548416877247854,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100908802","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026411343,0.00012087901,0.9724453,0.0000489074,0.0000033414651,0.000024420808,0.000029798406,0.0005992326,0.00031685882],"genre_scores_gemma":[0.70820194,0.00023141035,0.28926817,0.00006819211,0.000019734478,0.00023562013,0.0002559024,0.00023478638,0.0014842049],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99763227,0.0014703929,0.000086219705,0.0002480797,0.000468182,0.0000947688],"domain_scores_gemma":[0.9809652,0.015877903,0.0013417713,0.0009472456,0.000770546,0.000097413526],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0035139152,0.0009785864,0.0010628134,0.0015325178,0.00024903845,0.0006949151,0.00096476957,0.00077554025,0.0015015834],"category_scores_gemma":[0.025300303,0.00060398394,0.0008523981,0.0010476749,0.00081108796,0.0015563611,0.00082415855,0.001216395,0.0004566068],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009157539,0.00003956936,0.0020414377,0.00005407211,0.00004073271,0.000028908124,0.00005866786,0.95080346,0.0018247999,0.0031144067,0.00015281506,0.04174952],"study_design_scores_gemma":[0.000005233009,0.00003907681,0.00016944014,0.0000032642752,0.000004325254,0.000010624615,0.000005221175,0.9975809,0.00076586835,0.0013253833,0.00008672919,0.0000038196813],"about_ca_topic_score_codex":0.0024530315,"about_ca_topic_score_gemma":0.0024088626,"teacher_disagreement_score":0.0035139152,"about_ca_system_score_codex":0.00058935006,"about_ca_system_score_gemma":0.000681549,"threshold_uncertainty_score":0.018583596},"labels":[],"label_agreement":null},{"id":"W2101394485","doi":"10.1109/test.1992.527862","title":"ScanBist A Multi-frequency Scan-Based BIST Method","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Computer science","score_opus":0.033978796536111244,"score_gpt":0.3035411254977335,"score_spread":0.26956232896162224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101394485","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.031320535,0.0012161596,0.94413817,0.0002818393,0.0003197147,0.00022629499,0.00021995706,0.0035994912,0.018677976],"genre_scores_gemma":[0.438976,0.0010438116,0.5361325,0.0006379357,0.0001499738,0.00030708715,0.0007138768,0.000369162,0.021669678],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99953306,0.0000603139,0.000020705458,0.000069467234,0.00028134097,0.000035118068],"domain_scores_gemma":[0.9997503,0.000066586595,0.00002338975,0.000050663613,0.000090211346,0.00001885354],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002198433,0.0003455273,0.00034095763,0.0009310751,0.00031065405,0.00041443086,0.0011247521,0.00059588137,0.0057128128],"category_scores_gemma":[0.0006612136,0.0002420223,0.00031550307,0.0005608981,0.00034920912,0.0007862381,0.0006450041,0.00065291824,0.0013914031],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004508219,0.0001343553,0.0009936335,0.00041708924,0.00006683491,0.0005996625,0.000121766214,0.01208522,0.2990101,0.035194464,0.007037892,0.6438882],"study_design_scores_gemma":[0.00037383073,0.0016447377,0.0023508426,0.00014244889,0.00012329381,0.004622507,0.00008368852,0.43927574,0.42732686,0.017490055,0.10642944,0.00013668182],"about_ca_topic_score_codex":0.00032168702,"about_ca_topic_score_gemma":0.00075521955,"teacher_disagreement_score":0.0057128128,"about_ca_system_score_codex":0.00029049662,"about_ca_system_score_gemma":0.0004581775,"threshold_uncertainty_score":0.019111216},"labels":[],"label_agreement":null},{"id":"W2101628159","doi":"10.1145/1687399.1687515","title":"Adaptive sampling for efficient failure probability analysis of SRAM cells","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Static random-access memory; Importance sampling; Sampling (signal processing); Adaptive sampling; Reliability engineering; Statistics; Monte Carlo method; Mathematics; Engineering; Telecommunications; Computer hardware","score_opus":0.044603526421722696,"score_gpt":0.2688548436793815,"score_spread":0.22425131725765882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101628159","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005306315,0.00005235604,0.9943158,0.000014401839,0.0000038395438,0.000010285545,0.000009542429,0.00008780539,0.00019960347],"genre_scores_gemma":[0.48378167,0.00030311893,0.51417345,0.000068353766,0.000055295055,0.00021194638,0.0001422238,0.000094580144,0.0011693595],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995128,0.00017630731,0.000018065493,0.00006287342,0.00020096768,0.000028871409],"domain_scores_gemma":[0.9985252,0.0010620113,0.00008339194,0.00013100752,0.0001730809,0.000025274128],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009852593,0.00035407903,0.00045079252,0.0006505028,0.00021800685,0.0003843855,0.00087483693,0.00039613823,0.001330858],"category_scores_gemma":[0.004473818,0.00025006084,0.00041212144,0.00042532795,0.00055539625,0.00071233977,0.0004953926,0.00061206846,0.00026127277],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009595201,0.000040544102,0.0021915867,0.00009564741,0.00006803309,0.00014104342,0.000114719325,0.77290004,0.026557438,0.082213394,0.0007156535,0.11486604],"study_design_scores_gemma":[0.0000027457259,0.000011524097,0.00013304576,0.0000016940157,0.000002279632,0.000021347436,0.0000019138956,0.9933055,0.0012708646,0.00497669,0.00026889314,0.000003521227],"about_ca_topic_score_codex":0.0012468261,"about_ca_topic_score_gemma":0.0010638331,"teacher_disagreement_score":0.001330858,"about_ca_system_score_codex":0.000424901,"about_ca_system_score_gemma":0.0005136323,"threshold_uncertainty_score":0.005210638},"labels":[],"label_agreement":null},{"id":"W2101700684","doi":"10.1109/hldvt.2011.6113982","title":"Post-silicon code coverage evaluation with reduced area overhead for functional verification of SoC","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Embedded system; Overhead (engineering); Software; Instrumentation (computer programming); Correctness; Block (permutation group theory); Measure (data warehouse); Reliability engineering; Operating system; Engineering; Database; Algorithm","score_opus":0.10712612677128469,"score_gpt":0.2681272686143419,"score_spread":0.1610011418430572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101700684","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7528475,0.0012198639,0.23164096,0.00014540895,0.0000794884,0.00010837218,0.0005463327,0.009311571,0.004100482],"genre_scores_gemma":[0.9565338,0.00012512118,0.041406892,0.000045025627,0.000015967345,0.00007503044,0.0005027156,0.00037803323,0.00091748306],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982659,0.00036029483,0.000088288914,0.00018684329,0.00089793466,0.00020061882],"domain_scores_gemma":[0.9949502,0.0023297637,0.0007497964,0.00081235083,0.0010630464,0.00009478265],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010712005,0.0008833888,0.0003576352,0.0015200516,0.00021150286,0.00043812787,0.00070015003,0.00043832627,0.002698888],"category_scores_gemma":[0.0047594532,0.00022016783,0.0005643648,0.00057310786,0.00043130326,0.0008659612,0.00047184608,0.00044471497,0.0004414789],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012311882,0.00036402533,0.02498443,0.00074359245,0.00016322301,0.0005533846,0.00038295588,0.2758,0.42877233,0.003320265,0.0024811602,0.2612035],"study_design_scores_gemma":[0.000056303943,0.0015062717,0.019018432,0.0000615846,0.00009665583,0.00032039726,0.00006853035,0.62787044,0.34662378,0.0014534264,0.002879308,0.0000448261],"about_ca_topic_score_codex":0.0015087863,"about_ca_topic_score_gemma":0.0023219956,"teacher_disagreement_score":0.002698888,"about_ca_system_score_codex":0.0006436077,"about_ca_system_score_gemma":0.0006132997,"threshold_uncertainty_score":0.009028733},"labels":[],"label_agreement":null},{"id":"W2101750046","doi":"10.1109/ats.1997.643984","title":"Power supply current monitoring techniques for testing PLLs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; Electronic engineering; Power (physics); Computer science; Current (fluid); Mixed-signal integrated circuit; Engineering; Integrated circuit; Electrical engineering; Jitter","score_opus":0.07351142493225675,"score_gpt":0.2871559354865698,"score_spread":0.21364451055431305,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101750046","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07593943,0.0053755534,0.907409,0.00035440776,0.00012630544,0.00017704468,0.00006375457,0.0023942073,0.008160382],"genre_scores_gemma":[0.71418285,0.0031252927,0.27825302,0.00019779225,0.0001424519,0.00013825385,0.000095527284,0.000106736625,0.0037581383],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990941,0.0001658762,0.00003211244,0.0000834658,0.0005886607,0.0000356965],"domain_scores_gemma":[0.9976412,0.0013323146,0.0003488461,0.00028086416,0.0003580303,0.000038845494],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047866718,0.00044891986,0.00027776972,0.001016078,0.0002022939,0.0004881146,0.0008928512,0.0005037755,0.0015715805],"category_scores_gemma":[0.004075826,0.00021451006,0.00015918686,0.0007596626,0.00048494848,0.0011718331,0.00032221372,0.00067439646,0.00041144763],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002666397,0.00007200285,0.0018292387,0.0003358189,0.0000232744,0.00027243636,0.00020536814,0.005377906,0.42003608,0.010329185,0.00087015546,0.56038195],"study_design_scores_gemma":[0.00009645906,0.0017406506,0.0037574845,0.00013728961,0.00012376721,0.0038680597,0.000121587305,0.09048518,0.8499229,0.0143910395,0.035305507,0.000050056144],"about_ca_topic_score_codex":0.00012795998,"about_ca_topic_score_gemma":0.00012180166,"teacher_disagreement_score":0.0015715805,"about_ca_system_score_codex":0.00023390712,"about_ca_system_score_gemma":0.0001628654,"threshold_uncertainty_score":0.0052574277},"labels":[],"label_agreement":null},{"id":"W2101752872","doi":"10.1109/test.1993.470621","title":"A BIST scheme for an SNR test of a sigma-delta ADC","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":171,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Built-in self-test; Delta-sigma modulation; Computer science; Very-large-scale integration; Scheme (mathematics); Noise (video); Chip; Electronic engineering; Embedded system; Artificial intelligence; Engineering; CMOS; Mathematics; Telecommunications","score_opus":0.0724292665033,"score_gpt":0.26520309247806895,"score_spread":0.19277382597476894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101752872","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05587929,0.0005953621,0.9235826,0.0003899836,0.0003389264,0.0002865148,0.00020656796,0.004868042,0.013852719],"genre_scores_gemma":[0.67608625,0.00018727321,0.3171322,0.0005050743,0.00013876356,0.00011485597,0.0002078575,0.000097915174,0.00552985],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99960417,0.0000689155,0.00003474568,0.000058874808,0.00020569189,0.000027632304],"domain_scores_gemma":[0.9994711,0.00015598231,0.000064782274,0.00011124677,0.0001629215,0.000033926375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035679253,0.000327863,0.00020414824,0.00068849063,0.00031216373,0.0005758088,0.0007597129,0.0005095913,0.003905237],"category_scores_gemma":[0.0014046445,0.00015157432,0.00019512935,0.00028759782,0.00035223874,0.00062593847,0.0003743639,0.00050595234,0.0010037505],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00065529,0.00016297649,0.0011945484,0.00017358306,0.000038628885,0.000334807,0.00011745755,0.005244992,0.58148545,0.028514499,0.0025559638,0.37952188],"study_design_scores_gemma":[0.00018221022,0.0023293255,0.0032261577,0.00008110684,0.00009916712,0.0040942584,0.00005310079,0.2458386,0.70594585,0.009081521,0.028980445,0.000088255925],"about_ca_topic_score_codex":0.0002228101,"about_ca_topic_score_gemma":0.0005447203,"teacher_disagreement_score":0.003905237,"about_ca_system_score_codex":0.00036561792,"about_ca_system_score_gemma":0.00031062117,"threshold_uncertainty_score":0.013064325},"labels":[],"label_agreement":null},{"id":"W2103044948","doi":"10.5555/367072.367991","title":"Testability trade-offs for BIST RTL data paths: the case for three dimensional design space","year":2001,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Design for testing; Built-in self-test; Overhead (engineering); Dissipation; Embedded system; Computer science; Reliability (semiconductor); Reliability engineering; Power (physics); Engineering","score_opus":0.15091094533076996,"score_gpt":0.3008703260573311,"score_spread":0.14995938072656115,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103044948","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84604806,0.0020786354,0.14291221,0.0006241684,0.000019209097,0.0000593045,0.00020928067,0.0003125317,0.007736761],"genre_scores_gemma":[0.985322,0.00015356444,0.013895583,0.00005446484,0.0000058624896,0.000031111154,0.000041885396,0.000028356977,0.00046715848],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986512,0.00051609194,0.000107710046,0.00012381199,0.00044983462,0.00015128817],"domain_scores_gemma":[0.9717833,0.022129048,0.0028352619,0.0018391509,0.0011638089,0.0002495085],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002000638,0.00056794274,0.00039347523,0.00078508817,0.0002165645,0.0010037066,0.00068424304,0.00092896353,0.0027418425],"category_scores_gemma":[0.012286374,0.00023374817,0.00040532195,0.00062508095,0.000698727,0.0020391499,0.0005177004,0.00056696025,0.00026119032],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019677344,0.00038365283,0.012783978,0.00054230384,0.00017163089,0.0011807488,0.00030723485,0.6049489,0.15667689,0.038226422,0.0006123743,0.18219815],"study_design_scores_gemma":[0.00013489403,0.0033570833,0.018430695,0.00008756125,0.00015521691,0.0020937345,0.00029580292,0.79482895,0.13146517,0.045633804,0.00341032,0.00010674619],"about_ca_topic_score_codex":0.0001886695,"about_ca_topic_score_gemma":0.00034825565,"teacher_disagreement_score":0.0027418425,"about_ca_system_score_codex":0.00052596774,"about_ca_system_score_gemma":0.00016690516,"threshold_uncertainty_score":0.01058054},"labels":[],"label_agreement":null},{"id":"W2103145766","doi":"10.1109/iccd.1992.276264","title":"BIST generators for sequential faults","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Benchmark (surveying); Linear feedback shift register; Generator (circuit theory); Cellular automaton; Computer science; Shift register; Algorithm; Sequential logic; Automatic test pattern generation; Built-in self-test; Automaton; Electronic circuit; State (computer science); Mathematics; Theoretical computer science; Logic gate; Engineering; Embedded system; Power (physics)","score_opus":0.03633355360226769,"score_gpt":0.2623097807831732,"score_spread":0.2259762271809055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103145766","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08676488,0.0015170281,0.8881183,0.0005743092,0.00019715547,0.00017212614,0.0003538599,0.002661612,0.019640774],"genre_scores_gemma":[0.7601542,0.00068289036,0.22706823,0.00047665476,0.00018786867,0.00028357882,0.0008114227,0.0002479036,0.010087236],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99961805,0.00008146685,0.000024762932,0.000069117865,0.00016569543,0.000040852607],"domain_scores_gemma":[0.99835193,0.000995116,0.00020254399,0.00019242392,0.00021256227,0.000045453406],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028830668,0.0004170372,0.00030680446,0.0007614949,0.00019035468,0.00044748478,0.00042506753,0.00046530485,0.005439801],"category_scores_gemma":[0.002253856,0.00016036253,0.00031276906,0.00047775454,0.00032444482,0.0008330703,0.00048665697,0.0004927691,0.0010678525],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038613993,0.00013560915,0.0021373597,0.0005281817,0.000059856535,0.0009259262,0.00015556713,0.15133238,0.11847329,0.22272985,0.01004849,0.49308735],"study_design_scores_gemma":[0.00011833279,0.0010708538,0.0010081104,0.00009605646,0.000041206895,0.002339657,0.000046600548,0.6543883,0.118221246,0.19149417,0.031138528,0.000037011563],"about_ca_topic_score_codex":0.00018647133,"about_ca_topic_score_gemma":0.00029735512,"teacher_disagreement_score":0.005439801,"about_ca_system_score_codex":0.0003443548,"about_ca_system_score_gemma":0.00023165859,"threshold_uncertainty_score":0.018197894},"labels":[],"label_agreement":null},{"id":"W2103204070","doi":"10.1109/vtest.1992.232727","title":"Built-in self-test design for large embedded PLAs","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Prime (order theory); Combinational logic; Path (computing); Automatic test pattern generation; Fault coverage; Design for testing; Built-in self-test; Process (computing); Simple (philosophy); Test (biology); Property (philosophy); Computer engineering; Algorithm; Embedded system; Logic gate; Electronic circuit; Reliability engineering; Engineering; Mathematics; Programming language; Testability","score_opus":0.034605218318880165,"score_gpt":0.2641419817611233,"score_spread":0.22953676344224314,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103204070","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.055664573,0.00022290202,0.9335472,0.00011800993,0.00006131454,0.00008707143,0.00008636039,0.0020111522,0.008201437],"genre_scores_gemma":[0.57706004,0.0001894891,0.41476607,0.00016674995,0.000034939156,0.00019410357,0.00022727366,0.00016719072,0.0071940515],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998534,0.00003178295,0.000008079482,0.000023328044,0.00006411809,0.000019281526],"domain_scores_gemma":[0.99978155,0.0000697538,0.00004576359,0.000050088012,0.00004048097,0.000012373273],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015303369,0.00028537124,0.00016627327,0.0003034469,0.0001210142,0.00032807625,0.0006026803,0.00032448504,0.002181284],"category_scores_gemma":[0.00035002708,0.00015782315,0.0002222046,0.00016194742,0.00025417117,0.00043756462,0.00029048498,0.0003249816,0.0005916587],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002944458,0.0001939235,0.0013178135,0.0005049106,0.00008917839,0.00086293375,0.00021763977,0.10398455,0.44480246,0.06275336,0.0037250004,0.38125384],"study_design_scores_gemma":[0.00022649005,0.0027475802,0.0013580692,0.000053009622,0.00010468315,0.0012495266,0.000044743298,0.6253464,0.2902985,0.022122866,0.056404997,0.000043150354],"about_ca_topic_score_codex":0.00013784798,"about_ca_topic_score_gemma":0.00036635253,"teacher_disagreement_score":0.002181284,"about_ca_system_score_codex":0.0002315122,"about_ca_system_score_gemma":0.00020467331,"threshold_uncertainty_score":0.0072971582},"labels":[],"label_agreement":null},{"id":"W2103390237","doi":"10.1109/fccm.2008.57","title":"Facilitating Processor-Based DPR Systems for non-DPR Experts","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Microprocessor; Automation; Control reconfiguration; Electronic design automation; Design flow; Field-programmable gate array; Computer science; Embedded system; Process (computing); Systems engineering; Engineering; Operating system","score_opus":0.053156424144703396,"score_gpt":0.2608085500630104,"score_spread":0.207652125918307,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103390237","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06431831,0.00018850864,0.8884712,0.00039463636,0.00007311667,0.0006579575,0.000114867966,0.011042543,0.03473879],"genre_scores_gemma":[0.23572005,0.0002814851,0.73423415,0.00023531815,0.000063333086,0.0003804155,0.00028964842,0.0012072356,0.027588421],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99822706,0.00056669966,0.00010313883,0.0004177826,0.00049715,0.00018813678],"domain_scores_gemma":[0.9935806,0.0028251938,0.00045703127,0.0020114174,0.0008291385,0.0002965791],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00231269,0.00093127205,0.00040532195,0.00068175956,0.00046924304,0.0012766522,0.0016094224,0.00077328767,0.033033397],"category_scores_gemma":[0.007956347,0.0005309512,0.0004711883,0.0003392195,0.00052280806,0.0025175584,0.0024973608,0.0013906406,0.013883095],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048053885,0.00061159855,0.0027781671,0.00069160777,0.000020471542,0.0011105395,0.0037108047,0.009584855,0.18098538,0.018768765,0.010993918,0.7702633],"study_design_scores_gemma":[0.0005611419,0.0031926283,0.012818436,0.00045836403,0.000096766365,0.0074489987,0.0019213447,0.0952468,0.37248844,0.032006603,0.47348908,0.00027142916],"about_ca_topic_score_codex":0.000349965,"about_ca_topic_score_gemma":0.00071468705,"teacher_disagreement_score":0.033033397,"about_ca_system_score_codex":0.0004122232,"about_ca_system_score_gemma":0.00067804573,"threshold_uncertainty_score":0.11050773},"labels":[],"label_agreement":null},{"id":"W2103437138","doi":"10.1109/ismvl.2002.1011075","title":"Design and implementation of error detection and correction circuitry for multilevel memory protection","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Error detection and correction; Reliability (semiconductor); Soft error; Parity bit; Fault tolerance; Code (set theory); Algorithm; Arithmetic; Computer hardware; Parallel computing; Electronic engineering; Distributed computing; Set (abstract data type); Mathematics","score_opus":0.06619536715137363,"score_gpt":0.29458430025509086,"score_spread":0.22838893310371722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103437138","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14444695,0.001325768,0.84035724,0.0003636939,0.000130964,0.0002303761,0.0002471,0.0029672298,0.009930651],"genre_scores_gemma":[0.79661155,0.00034532556,0.19943407,0.0001215276,0.00003666784,0.00014343504,0.0001278439,0.0000499852,0.003129659],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998543,0.000015243736,0.000012271112,0.00003426696,0.00006096477,0.000022902117],"domain_scores_gemma":[0.9997243,0.000037185848,0.00006013589,0.00006881292,0.0000975536,0.000011891729],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012530465,0.00021855046,0.00018344562,0.0003169674,0.00018743356,0.0004231399,0.001172846,0.00048503446,0.0020863635],"category_scores_gemma":[0.0003706704,0.00013517258,0.00021891564,0.00022652162,0.00013456403,0.00043497598,0.0002838349,0.00030740528,0.00057750574],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015572672,0.00010497759,0.00189014,0.00037845044,0.00006541959,0.000318323,0.00013358635,0.014741604,0.7472386,0.020399814,0.0017891049,0.2127843],"study_design_scores_gemma":[0.0000618312,0.0009494844,0.002861169,0.00009598089,0.00011356738,0.0009818906,0.000036396206,0.22159566,0.73513395,0.003810503,0.034321703,0.000037873397],"about_ca_topic_score_codex":0.0002877846,"about_ca_topic_score_gemma":0.00045411917,"teacher_disagreement_score":0.0020863635,"about_ca_system_score_codex":0.00038925323,"about_ca_system_score_gemma":0.0003973231,"threshold_uncertainty_score":0.0069795847},"labels":[],"label_agreement":null},{"id":"W2103548463","doi":"10.1109/isitc.2007.11","title":"Hybrid Test Data Compression Technique for Low-Power Scan Test Data","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Research Nova Scotia","keywords":"Test compression; Computer science; Test data; Automatic test pattern generation; Test set; System on a chip; Data compression; Test (biology); Automatic test equipment; Cube (algebra); Volume (thermodynamics); Power consumption; Compression (physics); Key (lock); Power (physics); Set (abstract data type); Embedded system; Reliability engineering; Algorithm; Engineering; Artificial intelligence; Electronic circuit; Electrical engineering","score_opus":0.06663557830178385,"score_gpt":0.3167894339349767,"score_spread":0.25015385563319287,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103548463","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09295251,0.000925389,0.9008265,0.00020528353,0.00013007178,0.00011087499,0.00021465756,0.0016160349,0.0030186623],"genre_scores_gemma":[0.5167303,0.00062234234,0.47430512,0.00027115992,0.0001803311,0.00023353721,0.0011981116,0.00015109632,0.0063080676],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995894,0.000040547602,0.00002796852,0.000051999737,0.00026475452,0.000025298894],"domain_scores_gemma":[0.9993186,0.00019591751,0.00005392934,0.00017219083,0.00023921336,0.000020090478],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020866672,0.00043711747,0.00037132757,0.0010844391,0.00027594314,0.00039195752,0.00059462787,0.00031064427,0.002010015],"category_scores_gemma":[0.00085210655,0.00015907882,0.00036345093,0.0013092402,0.00029756187,0.0007312497,0.00042825766,0.00043543126,0.00048419877],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004862977,0.00011820314,0.0013116673,0.0001482505,0.000058418955,0.00036532502,0.00016612264,0.01346776,0.2563188,0.0070252526,0.003325377,0.7172086],"study_design_scores_gemma":[0.00012079521,0.00070449617,0.0034531755,0.0000408792,0.00009406858,0.002876775,0.00009883945,0.49934593,0.46904564,0.006438864,0.017720867,0.00005974541],"about_ca_topic_score_codex":0.00064153253,"about_ca_topic_score_gemma":0.0008695029,"teacher_disagreement_score":0.002010015,"about_ca_system_score_codex":0.00020301269,"about_ca_system_score_gemma":0.00028292983,"threshold_uncertainty_score":0.006724179},"labels":[],"label_agreement":null},{"id":"W2103811865","doi":"10.1109/ccece.2003.1226379","title":"BIST-diagnosis of interconnect fault locations in FPGA's","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Field-programmable gate array; Interconnection; Built-in self-test; Bridging (networking); Embedded system; Fault (geology); Computer science; Fault coverage; Engineering; Electrical engineering; Electronic circuit; Telecommunications","score_opus":0.023588801773413104,"score_gpt":0.25648602621586564,"score_spread":0.23289722444245253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103811865","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53048396,0.000673873,0.45816267,0.00022350866,0.00010021125,0.000045690806,0.00023609787,0.005876944,0.004197013],"genre_scores_gemma":[0.9629417,0.00009847171,0.03552831,0.000050652267,0.000012850183,0.0000134403945,0.00016955668,0.00004951544,0.0011353767],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99980146,0.00005498076,0.000012965978,0.00003047236,0.000063027095,0.000037034617],"domain_scores_gemma":[0.9994778,0.00024321924,0.0000782975,0.00006861773,0.00010534342,0.000026730615],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019204558,0.00037719627,0.00027390913,0.0006809602,0.00016847948,0.00024893758,0.00045600935,0.00039772879,0.001376644],"category_scores_gemma":[0.0010651174,0.00013336889,0.00016487605,0.00025635742,0.0002350457,0.00044074698,0.000270284,0.00022162485,0.00033874103],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012520428,0.00017571628,0.012277004,0.0003436839,0.00007295744,0.0016989964,0.00020669242,0.09626379,0.47884643,0.009883667,0.002430498,0.39654854],"study_design_scores_gemma":[0.00009537699,0.0010835056,0.0073702266,0.000040390205,0.000070613685,0.0018557333,0.00008111139,0.45518655,0.52770334,0.0033291173,0.003155514,0.000028477774],"about_ca_topic_score_codex":0.0005708669,"about_ca_topic_score_gemma":0.000836588,"teacher_disagreement_score":0.001376644,"about_ca_system_score_codex":0.00032078938,"about_ca_system_score_gemma":0.00023733503,"threshold_uncertainty_score":0.004605353},"labels":[],"label_agreement":null},{"id":"W2104038618","doi":"10.1109/tcad.2008.915532","title":"Fast Design Space Exploration Using Local Regression Modeling With Application to ASIPs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Design space exploration; Speedup; Computer science; Parallel computing; Benchmark (surveying); Cache; CPU cache; Space (punctuation); Inference; Cache-oblivious algorithm; Set (abstract data type); Microarchitecture; Point (geometry); Algorithm; Computer engineering; Cache algorithms; Mathematics; Artificial intelligence; Embedded system; Programming language","score_opus":0.0869615773731119,"score_gpt":0.2521887357295356,"score_spread":0.1652271583564237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104038618","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009668225,0.00010650369,0.9878732,0.00006600747,0.0000060992606,0.000039115108,0.0000432824,0.0017208556,0.0004766241],"genre_scores_gemma":[0.4162224,0.0003281412,0.5797089,0.00013071066,0.000030899522,0.0007227363,0.00030548536,0.0005289689,0.0020218536],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990866,0.0004520686,0.00003110436,0.00011865667,0.00024457774,0.00006696734],"domain_scores_gemma":[0.9955338,0.0034379007,0.0004020354,0.000254552,0.00031327066,0.00005834674],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018210687,0.0015073911,0.0014675774,0.0014256436,0.0004871573,0.0009764512,0.0016002266,0.0009491637,0.0025111411],"category_scores_gemma":[0.0069186143,0.0009768389,0.0013622793,0.0014440563,0.0006413247,0.0011850066,0.0009022386,0.0017079423,0.00066330435],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037811704,0.000031646625,0.00044656228,0.000035983856,0.000029432338,0.000018867404,0.000027554783,0.97579217,0.00081439706,0.0019723051,0.00021334078,0.020579895],"study_design_scores_gemma":[0.0000037002594,0.000008655917,0.000014735982,0.0000013711842,0.0000018614165,0.0000031067918,0.0000016405355,0.9990546,0.00019592834,0.00064113224,0.000071645845,0.0000015679439],"about_ca_topic_score_codex":0.0062915236,"about_ca_topic_score_gemma":0.0061114547,"teacher_disagreement_score":0.0062915236,"about_ca_system_score_codex":0.00078007043,"about_ca_system_score_gemma":0.0015813162,"threshold_uncertainty_score":0.012509763},"labels":[],"label_agreement":null},{"id":"W2104162027","doi":"10.1109/iccad.1993.580118","title":"Cellular Automata Synthesis Based On Precomputed Test Vectors For Built-in Self-test","year":2005,"lang":"en","type":"article","venue":"Proceedings of 1993 International Conference on Computer Aided Design (ICCAD)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Automatic test pattern generation; Cellular automaton; Test vector; Computer science; Fault coverage; Set (abstract data type); Built-in self-test; Test set; Automaton; Test (biology); Algorithm; Generator (circuit theory); Parallel computing; Simple (philosophy); Code coverage; Theoretical computer science; Embedded system; Programming language; Software; Artificial intelligence; Engineering; Electronic circuit","score_opus":0.04833540597834448,"score_gpt":0.26533792532015926,"score_spread":0.21700251934181478,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104162027","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04094285,0.00020523305,0.9523159,0.00007745994,0.00009267568,0.00010881783,0.0001392513,0.002143674,0.0039740643],"genre_scores_gemma":[0.6061605,0.00018254132,0.39053166,0.00007029733,0.000024453611,0.00032044118,0.00036057233,0.00008651949,0.0022630026],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99978524,0.000040614606,0.000018508419,0.000049665337,0.00007707908,0.000028848888],"domain_scores_gemma":[0.9996074,0.00016307102,0.0000431729,0.00008279049,0.00008672571,0.000016903316],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012380637,0.00047606893,0.00035922308,0.0004068866,0.00019631849,0.00041181862,0.000656467,0.00030903437,0.0011876328],"category_scores_gemma":[0.00070639246,0.00017871227,0.00037603322,0.00027034432,0.00031244778,0.0003277983,0.00026748996,0.00041490822,0.0003526512],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002057972,0.00015879702,0.0013990226,0.00030711398,0.00008490912,0.00050839037,0.00014335147,0.37540475,0.23428696,0.10437476,0.0025373176,0.28058884],"study_design_scores_gemma":[0.000055458175,0.00021821675,0.00028628574,0.000021145463,0.000039526745,0.00017030872,0.0000107253745,0.90704685,0.07503121,0.011349184,0.005747459,0.000023593451],"about_ca_topic_score_codex":0.0016645691,"about_ca_topic_score_gemma":0.0023747934,"teacher_disagreement_score":0.0016645691,"about_ca_system_score_codex":0.00047254623,"about_ca_system_score_gemma":0.0007479407,"threshold_uncertainty_score":0.003973007},"labels":[],"label_agreement":null},{"id":"W2104223856","doi":"","title":"Hybrid test vector compression in system-on-chip test — An overview and methodology","year":2009,"lang":"en","type":"article","venue":"Computers and Devices for Communication, 2009. CODEC 2009. 4th International Conference on","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Lossless compression; Test vector; Test compression; Computer hardware; Overhead (engineering); Embedded system; Automatic test pattern generation; Data compression; Benchmark (surveying); System on a chip; Computer engineering; Test set; Electronic circuit; Algorithm; Engineering; Operating system","score_opus":0.16855371529932348,"score_gpt":0.36804571665679864,"score_spread":0.19949200135747516,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104223856","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0035058472,0.0012638666,0.99289495,0.000052483247,0.000016686436,0.000098227094,0.000019221323,0.00039396988,0.0017547802],"genre_scores_gemma":[0.29842594,0.0033293741,0.69384044,0.00017035044,0.0001587011,0.00040568534,0.00020908649,0.00020287189,0.003257488],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984944,0.00048713354,0.00009541801,0.00014398927,0.0007142235,0.000064896965],"domain_scores_gemma":[0.99847823,0.0008727829,0.00014522257,0.00020588015,0.0002688358,0.000029044455],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010947802,0.000790259,0.00059901323,0.0018238904,0.00020871586,0.001000852,0.0012941055,0.0005919709,0.0018756114],"category_scores_gemma":[0.0025067732,0.0003578226,0.0005171061,0.0017815576,0.00091538695,0.0012806803,0.000673162,0.00062800007,0.00051005394],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014512026,0.00009646133,0.0017147382,0.0006008188,0.00009170147,0.00026392663,0.00019066568,0.101207696,0.022842584,0.061525777,0.0014092103,0.8099113],"study_design_scores_gemma":[0.000060451403,0.00081345596,0.0013596049,0.00023311972,0.0000843153,0.002204998,0.000089856294,0.8833912,0.052847225,0.038192693,0.020657657,0.00006537078],"about_ca_topic_score_codex":0.0005676989,"about_ca_topic_score_gemma":0.00035268767,"teacher_disagreement_score":0.0018756114,"about_ca_system_score_codex":0.0005528,"about_ca_system_score_gemma":0.00051101553,"threshold_uncertainty_score":0.0062745214},"labels":[],"label_agreement":null},{"id":"W2104231257","doi":"10.14288/1.0065086","title":"Testing for floating gates defects in CMOS circuits","year":2009,"lang":"en","type":"article","venue":"cIRcle (University of British Columbia)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Transistor; CMOS; Logic gate; Voltage; Electronic circuit; Electronic engineering; Fault (geology); Electrical engineering; Computer science; Engineering","score_opus":0.017869504006715258,"score_gpt":0.19074987869791277,"score_spread":0.17288037469119752,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104231257","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.75735676,0.0009883856,0.23886618,0.00012897231,0.00002029262,0.00003668636,0.000048932485,0.0002959933,0.0022577266],"genre_scores_gemma":[0.9862773,0.00020678213,0.013028348,0.00002194248,0.000010046258,0.0000103359225,0.00003443005,0.000011343294,0.00039953366],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99958247,0.00005084415,0.000018008901,0.000071277405,0.00023236462,0.000045039367],"domain_scores_gemma":[0.9985915,0.0009468531,0.00020858349,0.00011405727,0.00010751888,0.000031548363],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036939888,0.00039690195,0.00020079862,0.0006496589,0.00015517903,0.00040006553,0.0005539326,0.0004278031,0.0006372225],"category_scores_gemma":[0.0025780285,0.00011495651,0.0002981028,0.00025657285,0.00068536954,0.00096417736,0.00026388036,0.00025413,0.00007160723],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00083320047,0.00022653672,0.019322006,0.00040386964,0.000106755484,0.0012481641,0.00038546734,0.19269285,0.46503365,0.039437167,0.0005739532,0.2797363],"study_design_scores_gemma":[0.00008933746,0.0027886957,0.0068136207,0.000058301386,0.0000945449,0.0021696026,0.000098186436,0.6613026,0.29637653,0.02740585,0.0027592992,0.00004341438],"about_ca_topic_score_codex":0.00074729056,"about_ca_topic_score_gemma":0.0006198957,"teacher_disagreement_score":0.00074729056,"about_ca_system_score_codex":0.00056196057,"about_ca_system_score_gemma":0.00027888318,"threshold_uncertainty_score":0.004077375},"labels":[],"label_agreement":null},{"id":"W2104359803","doi":"10.1109/vtest.1992.232761","title":"Recent advances in logic synthesis with testability","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Testability; Computer science; Design for testing; Logic optimization; Logic synthesis; Sequential logic; Class (philosophy); Boolean function; Process (computing); Factorization; Decomposition; Logic gate; Computer engineering; Theoretical computer science; Algorithm; Reliability engineering; Programming language; Artificial intelligence; Engineering","score_opus":0.023770254112417188,"score_gpt":0.2405193157870233,"score_spread":0.2167490616746061,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104359803","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0064694495,0.26285523,0.6019082,0.00875203,0.0019011686,0.00012482761,0.00013629145,0.0015623813,0.11629049],"genre_scores_gemma":[0.17744502,0.33409414,0.43198928,0.0047041927,0.008685382,0.00041845118,0.0005937054,0.00075252575,0.04131736],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9980617,0.0004935594,0.00013809247,0.00031379546,0.0008754104,0.000117338466],"domain_scores_gemma":[0.99444914,0.003766493,0.0002949193,0.0006946469,0.0006706122,0.00012413565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020507642,0.0011614221,0.001250737,0.0022022717,0.00043107907,0.0023369885,0.0019333591,0.0013501567,0.011951386],"category_scores_gemma":[0.0058148964,0.0007516963,0.0011980748,0.0027126598,0.0027729862,0.0041300203,0.0019414602,0.0028468557,0.0036046545],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001254354,0.00008725125,0.00039895004,0.0019435904,0.00006771916,0.00017434123,0.00014929428,0.011733354,0.0047678584,0.4000111,0.008154838,0.57238626],"study_design_scores_gemma":[0.000083464,0.00021045857,0.00053448783,0.00059312856,0.00009220684,0.0008481796,0.00008855462,0.035755973,0.008300548,0.46104857,0.49237624,0.00006826663],"about_ca_topic_score_codex":0.00089289714,"about_ca_topic_score_gemma":0.0009029812,"teacher_disagreement_score":0.011951386,"about_ca_system_score_codex":0.001526239,"about_ca_system_score_gemma":0.0010428126,"threshold_uncertainty_score":0.039981365},"labels":[],"label_agreement":null},{"id":"W2104554794","doi":"10.1109/test.1996.557078","title":"An integration of memory-based analog signal generation into current DFT architectures","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Mixed-signal integrated circuit; Overhead (engineering); Encoding (memory); Electronic engineering; Computer hardware; Boundary scan; Analogue electronics; Analog signal; Analog multiplier; SIGNAL (programming language); Integrated circuit; Aperiodic graph; Bitstream; Built-in self-test; Embedded system; Electronic circuit; Digital signal processing; Engineering; Electrical engineering; Decoding methods; Algorithm","score_opus":0.04898350996980444,"score_gpt":0.27524755368557347,"score_spread":0.22626404371576903,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104554794","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054650582,0.0011005661,0.92818147,0.0002865734,0.00011949449,0.000099019446,0.000035048557,0.0011661375,0.014361072],"genre_scores_gemma":[0.6343685,0.0007291866,0.35778144,0.00022933968,0.000119934826,0.000074774165,0.00007537291,0.00007656542,0.0065449076],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977225,0.000043437125,0.000015336476,0.000027055325,0.00012227485,0.000019566663],"domain_scores_gemma":[0.99951804,0.00019843862,0.00003674672,0.00011579161,0.00011774042,0.000013333272],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031522376,0.00026549495,0.00014215519,0.0005987472,0.00017479,0.00049140345,0.00076659955,0.0002956559,0.0023067675],"category_scores_gemma":[0.0009996183,0.00013067605,0.00015568221,0.00029355497,0.00045023384,0.0010851858,0.00028213466,0.00035905157,0.00044098595],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002445316,0.00015510664,0.0013395951,0.00019969282,0.000024358207,0.00020081231,0.00014033861,0.00741819,0.21961522,0.09748266,0.0008329161,0.67234665],"study_design_scores_gemma":[0.00012942526,0.003666998,0.003338297,0.00013349699,0.00015936287,0.002769425,0.00013136878,0.2246531,0.62841356,0.061723027,0.07479832,0.00008359191],"about_ca_topic_score_codex":0.00033953818,"about_ca_topic_score_gemma":0.0008192382,"teacher_disagreement_score":0.0023067675,"about_ca_system_score_codex":0.00030500154,"about_ca_system_score_gemma":0.0002151163,"threshold_uncertainty_score":0.007716894},"labels":[],"label_agreement":null},{"id":"W2104920114","doi":"10.1109/ccece.2007.64","title":"Structured Logic Arrays for Future CMOS Technologies","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Application-specific integrated circuit; Computer science; Logic gate; CMOS; Programmable logic device; Logic synthesis; Logic family; Electronic engineering; Integrated circuit; Place and route; Transistor; Embedded system; Computer architecture; Computer engineering; Field-programmable gate array; Engineering; Electrical engineering; Voltage; Algorithm","score_opus":0.019357568611827265,"score_gpt":0.25411397291851656,"score_spread":0.2347564043066893,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104920114","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019027019,0.029997295,0.7412187,0.010013749,0.0024779292,0.00024771882,0.0012145183,0.0062493104,0.18955378],"genre_scores_gemma":[0.15408947,0.017149346,0.76011175,0.0030308263,0.0007270155,0.00039787972,0.0012504813,0.00047490714,0.062768355],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99976534,0.000030629493,0.000013769004,0.00004025253,0.00013052435,0.000019439678],"domain_scores_gemma":[0.99973387,0.00005341888,0.000035439596,0.00005730343,0.00010017952,0.00001983665],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028032588,0.00038243498,0.00028242424,0.00038590207,0.00037642734,0.0013949543,0.00080574455,0.0005934346,0.018205294],"category_scores_gemma":[0.0006850378,0.00019914343,0.00029414162,0.0004260174,0.0004230235,0.0016381205,0.00058480346,0.0010204599,0.004761803],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000063021565,0.00004258108,0.0003954732,0.0006780137,0.000028311442,0.00020862822,0.00016447711,0.013131729,0.080370806,0.52834874,0.039159454,0.33740878],"study_design_scores_gemma":[0.000033381853,0.00018467827,0.0004261954,0.0002720173,0.00002880241,0.0005056087,0.000078360295,0.03538779,0.024552098,0.24792603,0.6905651,0.00003996813],"about_ca_topic_score_codex":0.00038740557,"about_ca_topic_score_gemma":0.0010454442,"teacher_disagreement_score":0.018205294,"about_ca_system_score_codex":0.0008145886,"about_ca_system_score_gemma":0.0007284074,"threshold_uncertainty_score":0.060902774},"labels":[],"label_agreement":null},{"id":"W2105017305","doi":"10.1109/vts.2010.5469619","title":"A novel hybrid method for SDD pattern grading and selection","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Automatic test pattern generation; Computer science; Fault coverage; Grading (engineering); Algorithm; Computer engineering; Real-time computing; Parallel computing; Engineering; Electronic circuit","score_opus":0.02356158844285348,"score_gpt":0.2797886557481933,"score_spread":0.2562270673053398,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105017305","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015077923,0.00010217699,0.98054296,0.00007023821,0.000048324087,0.00012542374,0.00008007285,0.0030821944,0.00087069086],"genre_scores_gemma":[0.0923699,0.0000654767,0.90291107,0.000102639424,0.000024791789,0.0001778506,0.0002636882,0.00021809609,0.0038665645],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989366,0.000109370616,0.00008884233,0.00021841323,0.00059583184,0.000050893064],"domain_scores_gemma":[0.9983052,0.00040760083,0.00019930268,0.00042879113,0.0005707923,0.00008827386],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004019544,0.0008119588,0.00080595654,0.0019484172,0.00037047683,0.00081623707,0.0015795496,0.0006468253,0.0029490958],"category_scores_gemma":[0.0021864583,0.00042418268,0.0004920048,0.0013753682,0.0003728413,0.00091873185,0.0007889174,0.00053371955,0.0013145485],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001410296,0.00011419693,0.0013427986,0.00011946127,0.000042191223,0.00010133298,0.00007648854,0.006351079,0.12134676,0.0016614764,0.0023592946,0.8663438],"study_design_scores_gemma":[0.00016471522,0.00049605203,0.0047721216,0.00003158915,0.00011175342,0.0021060056,0.00009870278,0.71625406,0.24705535,0.0063333856,0.022454794,0.00012141054],"about_ca_topic_score_codex":0.0012705959,"about_ca_topic_score_gemma":0.0027168153,"teacher_disagreement_score":0.0029490958,"about_ca_system_score_codex":0.00036342893,"about_ca_system_score_gemma":0.00068310974,"threshold_uncertainty_score":0.009865701},"labels":[],"label_agreement":null},{"id":"W2105094812","doi":"10.1007/s10836-011-5271-2","title":"Tester Memory Requirements and Test Application Time Reduction for Delay Faults with Digital Captureless Test Sensors","year":2011,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Test compression; Reduction (mathematics); Overhead (engineering); Computer science; Embedded system; Compression (physics); Real-time computing; Volume (thermodynamics); Computer hardware; Automatic test pattern generation; Engineering; Electronic circuit; Electrical engineering","score_opus":0.022116438809302256,"score_gpt":0.22184872883180035,"score_spread":0.1997322900224981,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105094812","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91427094,0.0013716057,0.079225786,0.0004448164,0.00005213244,0.000060251903,0.00018783876,0.0011135272,0.0032730508],"genre_scores_gemma":[0.9881976,0.00012104138,0.009971259,0.00008709649,0.000020312522,0.000020017069,0.00013193901,0.00006448624,0.0013862913],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99908507,0.00019297667,0.00008369667,0.00012324315,0.00035947835,0.00015555359],"domain_scores_gemma":[0.9914084,0.0057701627,0.0009581071,0.000516163,0.0011872287,0.0001598451],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006399738,0.0004243936,0.00036121916,0.00087971566,0.00025454562,0.0006601127,0.0013452171,0.000712257,0.0038836498],"category_scores_gemma":[0.005879424,0.00025368333,0.0002784278,0.0004891013,0.00016137368,0.0014269217,0.00029985182,0.00038445936,0.00033756546],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.006659872,0.000573201,0.015933894,0.00051017833,0.00010775593,0.00071770005,0.00032362452,0.027895061,0.7118132,0.004161491,0.0019753543,0.22932853],"study_design_scores_gemma":[0.0002763747,0.0035939321,0.016247788,0.000042015337,0.00045635737,0.0029334484,0.00020838562,0.2645487,0.70708895,0.0013265966,0.0032259717,0.00005144421],"about_ca_topic_score_codex":0.0011037135,"about_ca_topic_score_gemma":0.0020693718,"teacher_disagreement_score":0.0038836498,"about_ca_system_score_codex":0.0006231047,"about_ca_system_score_gemma":0.000541946,"threshold_uncertainty_score":0.012992144},"labels":[],"label_agreement":null},{"id":"W2105231677","doi":"10.1109/wcadm.1995.514652","title":"Testing C-elements is not elementary","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Fault (geology); Electronic circuit; Independence (probability theory); Element (criminal law); CMOS; Computer science; Logic gate; Electronic engineering; Engineering; Electrical engineering; Mathematics","score_opus":0.07761251936465391,"score_gpt":0.251625101984418,"score_spread":0.1740125826197641,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105231677","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4332996,0.0012550597,0.49562407,0.0034431762,0.0003672115,0.00033737253,0.0006198943,0.0021111057,0.0629425],"genre_scores_gemma":[0.87578,0.0006365133,0.116967194,0.00066372554,0.00015388102,0.0001467881,0.0004222249,0.00018441524,0.0050451774],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982291,0.0001731466,0.00009874595,0.00046688947,0.0007550144,0.00027713377],"domain_scores_gemma":[0.98224145,0.0129536465,0.00080555794,0.002395434,0.0012783082,0.0003256105],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010699196,0.00067521736,0.0006893097,0.00056524656,0.0009275528,0.0019994625,0.0011385526,0.0016392837,0.006441843],"category_scores_gemma":[0.011760468,0.0005544849,0.0008748269,0.0008230826,0.0031890948,0.0041449917,0.0010485058,0.0017422894,0.0010088255],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007792405,0.0003564773,0.012308834,0.0012190582,0.0003430207,0.0012878848,0.000418385,0.07243219,0.09537977,0.6013732,0.0076166545,0.20648523],"study_design_scores_gemma":[0.00021895666,0.0014558386,0.004855941,0.0002826253,0.00018920192,0.0021866902,0.0003024987,0.08486422,0.109518334,0.764394,0.03161765,0.000114103525],"about_ca_topic_score_codex":0.0009596143,"about_ca_topic_score_gemma":0.0013476638,"teacher_disagreement_score":0.006441843,"about_ca_system_score_codex":0.00066412444,"about_ca_system_score_gemma":0.0010849864,"threshold_uncertainty_score":0.02155006},"labels":[],"label_agreement":null},{"id":"W2105443217","doi":"10.1109/pacrim.2009.5291390","title":"The autocorrelation transform and its application to the classification of Boolean functions","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Lethbridge","funders":"","keywords":"Boolean function; Autocorrelation; Boolean expression; Computer science; Boolean data type; Product term; Mathematics; Theoretical computer science; Artificial intelligence; Algorithm; Two-element Boolean algebra; Algebra over a field; Statistics; Pure mathematics","score_opus":0.01977739259600303,"score_gpt":0.24302658715833642,"score_spread":0.2232491945623334,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105443217","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12873007,0.0019386668,0.8485219,0.0012074719,0.00020570477,0.000057305595,0.00009642936,0.0004994752,0.018742919],"genre_scores_gemma":[0.79555196,0.00180582,0.19554749,0.00023044238,0.0007227335,0.00006363163,0.00019294622,0.00009650646,0.005788345],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9989894,0.00025561833,0.00007411534,0.00013734728,0.00041960378,0.00012402104],"domain_scores_gemma":[0.9951343,0.0031920106,0.0004438632,0.00037671832,0.00066122465,0.0001917926],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014981349,0.00034444773,0.00049516646,0.003389788,0.00076877006,0.0015128655,0.0007089653,0.00094766874,0.0019342517],"category_scores_gemma":[0.010917074,0.00019844856,0.00057896186,0.0027831183,0.0020978365,0.0019937796,0.00075884897,0.0012629649,0.00048024798],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002677504,0.00008652602,0.0051912596,0.00013584417,0.000032212352,0.00053829467,0.0005214476,0.037407048,0.023744266,0.5627276,0.0024369552,0.36691082],"study_design_scores_gemma":[0.000028900307,0.00014609797,0.0031319587,0.000057142504,0.000026136731,0.0013272625,0.00019112532,0.585192,0.009958819,0.39214703,0.00772949,0.000064028245],"about_ca_topic_score_codex":0.0020132363,"about_ca_topic_score_gemma":0.0012919706,"teacher_disagreement_score":0.003389788,"about_ca_system_score_codex":0.0007113971,"about_ca_system_score_gemma":0.00064042653,"threshold_uncertainty_score":0.007923007},"labels":[],"label_agreement":null},{"id":"W2105725326","doi":"10.1109/test.2002.1041746","title":"Integrated test data decompression and core wrapper design for low-cost system-on-a-chip testing","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Overhead (engineering); System on a chip; Embedded system; Test compression; Automatic test equipment; Scalability; Integration testing; Chip; Test data; Scan chain; System testing; Computer hardware; Automatic test pattern generation; Volume (thermodynamics); Design for testing; Integrated circuit; Engineering; Reliability engineering; Software; Database","score_opus":0.17114380583577177,"score_gpt":0.30116563933534174,"score_spread":0.13002183349956997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105725326","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050693527,0.0003891875,0.9439143,0.000092212395,0.00003717781,0.000120071316,0.00005605267,0.002759399,0.0019380517],"genre_scores_gemma":[0.5574883,0.00020020684,0.4390093,0.00022436136,0.00005851024,0.00020512425,0.00037779144,0.00022011806,0.0022162355],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993044,0.00011561902,0.000046441877,0.00008649882,0.0003716617,0.000075338554],"domain_scores_gemma":[0.99920756,0.00023396712,0.000090938614,0.00016910331,0.00026850466,0.000030076359],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034717465,0.00052627514,0.00037911485,0.00068479334,0.00015834137,0.0004847622,0.0011145895,0.00047098758,0.0016524075],"category_scores_gemma":[0.0011844063,0.00024546683,0.00033318918,0.0004396656,0.00029785564,0.0009984842,0.00045620478,0.00050617714,0.00043196493],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007815415,0.00025238036,0.0019239475,0.00041058502,0.00012741791,0.00034978677,0.00013510016,0.040125772,0.34877884,0.010294792,0.0026587027,0.59416115],"study_design_scores_gemma":[0.0001842558,0.0017003571,0.0024425937,0.00004464437,0.00017039836,0.0012818559,0.00004238368,0.42136547,0.55493045,0.0036654284,0.014128947,0.0000432744],"about_ca_topic_score_codex":0.00043649788,"about_ca_topic_score_gemma":0.00072499743,"teacher_disagreement_score":0.0016524075,"about_ca_system_score_codex":0.00034933983,"about_ca_system_score_gemma":0.00046782478,"threshold_uncertainty_score":0.0055279136},"labels":[],"label_agreement":null},{"id":"W2105742199","doi":"10.1109/vtest.1996.510880","title":"Design and performance of CMOS TSPC cells for high speed pseudo random testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"CMOS; Scheme (mathematics); Block (permutation group theory); Computer science; Electronic circuit; Electronic engineering; Logic gate; Built-in self-test; Automatic test pattern generation; Parallel computing; Computer engineering; Algorithm; Embedded system; Engineering; Mathematics; Electrical engineering","score_opus":0.05238155375249165,"score_gpt":0.21785645308509238,"score_spread":0.16547489933260073,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105742199","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42663184,0.0016725411,0.5567516,0.00046094626,0.00007954041,0.00025130715,0.00028954394,0.001323106,0.012539523],"genre_scores_gemma":[0.9126388,0.00025000848,0.08548855,0.00009494467,0.000025531208,0.00008494008,0.00018448118,0.000049710143,0.0011830747],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995956,0.00007119036,0.000017966337,0.000038049286,0.0002438439,0.000033423963],"domain_scores_gemma":[0.9993243,0.00024192422,0.000089976704,0.00010358418,0.00020928573,0.00003090888],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034241405,0.00025700277,0.00022395936,0.00031810507,0.000187346,0.00049303693,0.0007464279,0.0003890464,0.0012458302],"category_scores_gemma":[0.0014619632,0.00011861298,0.00014571215,0.0004385731,0.00030287838,0.00042935208,0.0002151955,0.00023589864,0.0004345607],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002781882,0.00008439256,0.0030334,0.0003414872,0.00006018601,0.0004975568,0.00019143643,0.14051113,0.66775054,0.029156463,0.0017906931,0.15630452],"study_design_scores_gemma":[0.00013523453,0.0012419561,0.0042438884,0.00003898091,0.000088166955,0.0016388093,0.0000707978,0.6040357,0.36058968,0.009624403,0.01824672,0.000045728553],"about_ca_topic_score_codex":0.0005825154,"about_ca_topic_score_gemma":0.00077212346,"teacher_disagreement_score":0.0012458302,"about_ca_system_score_codex":0.0005122496,"about_ca_system_score_gemma":0.00035654704,"threshold_uncertainty_score":0.004167676},"labels":[],"label_agreement":null},{"id":"W2106453679","doi":"10.1109/test.2008.4700578","title":"Engineering Test Coverage on Complex Sockets","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Test (biology); Computer science; Automatic test pattern generation; Test vector; Embedded system; Chip; System on a chip; Extension (predicate logic); Automatic test equipment; Reliability engineering; Computer engineering; Engineering; Electrical engineering; Electronic circuit; Test set; Telecommunications; Artificial intelligence","score_opus":0.04089128894861225,"score_gpt":0.21651833353903985,"score_spread":0.1756270445904276,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106453679","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31714568,0.00039831092,0.66916937,0.0004529728,0.000052017378,0.00011365477,0.000298861,0.0015073786,0.010861778],"genre_scores_gemma":[0.948112,0.00018896247,0.049571324,0.00008753545,0.00005186328,0.00009626016,0.00032295202,0.00026497905,0.0013040953],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9943825,0.0018473817,0.0003854058,0.0005297938,0.0022525988,0.00060233445],"domain_scores_gemma":[0.9574313,0.031779744,0.0027154898,0.0035978716,0.0037483105,0.00072725106],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0034139045,0.00069521886,0.000745366,0.0017428494,0.0003881956,0.0016128508,0.0010096456,0.0007421443,0.003138802],"category_scores_gemma":[0.036881145,0.00042802378,0.0004756797,0.0009789225,0.001381912,0.0023890543,0.0026480362,0.00085058674,0.00045557832],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012719365,0.00019668721,0.027270855,0.00049259554,0.00011054011,0.0017436335,0.0005908554,0.5078224,0.06269579,0.087947235,0.0039050437,0.30595246],"study_design_scores_gemma":[0.000065678236,0.00054888363,0.0032396296,0.000080688755,0.000055990855,0.0014171011,0.00016472612,0.87230223,0.042361733,0.07428383,0.005452517,0.000027083312],"about_ca_topic_score_codex":0.00093973114,"about_ca_topic_score_gemma":0.00057835825,"teacher_disagreement_score":0.0034139045,"about_ca_system_score_codex":0.000892309,"about_ca_system_score_gemma":0.00061776297,"threshold_uncertainty_score":0.018054664},"labels":[],"label_agreement":null},{"id":"W2106458258","doi":"10.1109/ccece.1999.807238","title":"Dynamic combined pattern-parallel and fault-parallel fault simulation on computational RAM","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Parallel computing; Computer science; Massively parallel; Fault (geology); Stuck-at fault; Converse; Logic simulation; Combinational logic; Computation; Parallel algorithm; Algorithm; Logic gate; Fault detection and isolation; Mathematics","score_opus":0.01877533120158161,"score_gpt":0.2652027148609951,"score_spread":0.2464273836594135,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106458258","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58442146,0.00013473307,0.40813023,0.00011803564,0.000032783286,0.000074702446,0.000100373116,0.0011117875,0.005875828],"genre_scores_gemma":[0.92244667,0.00005133678,0.07636963,0.000027056818,0.0000041819517,0.00005807032,0.00006519166,0.000035786325,0.00094212685],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99984777,0.00004588952,0.000007681447,0.000025181691,0.00005067604,0.000022910484],"domain_scores_gemma":[0.9993906,0.0003483787,0.0000474621,0.00010329018,0.000083817904,0.000026457583],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027310022,0.00025955858,0.00032305406,0.00025870942,0.00017226544,0.00033144385,0.0009746811,0.00042078414,0.0009227603],"category_scores_gemma":[0.0011932225,0.00017295835,0.00031020833,0.00025660073,0.00046978414,0.0007200667,0.000407243,0.00039458353,0.00009623355],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001654869,0.000034563083,0.0012903174,0.000029020803,0.000017334798,0.00008155845,0.000046258938,0.9598423,0.011184864,0.010227873,0.00021019332,0.016870266],"study_design_scores_gemma":[0.0000068739623,0.000019918354,0.00007069797,9.147286e-7,0.000002649527,0.00001151541,0.0000034660113,0.99516886,0.0035688342,0.0009403831,0.00020391667,0.0000018761101],"about_ca_topic_score_codex":0.0026298824,"about_ca_topic_score_gemma":0.002017677,"teacher_disagreement_score":0.0026298824,"about_ca_system_score_codex":0.00050590147,"about_ca_system_score_gemma":0.00042447937,"threshold_uncertainty_score":0.0052291155},"labels":[],"label_agreement":null},{"id":"W2106883354","doi":"10.1145/1403375.1403689","title":"Automated trace signals identification and state restoration for improving observability in post-silicon validation","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; TRACE (psycholinguistics); Computer science; Identification (biology); Chip; State (computer science); Set (abstract data type); Embedded system; Software bug; System on a chip; Software; Real-time computing; Computer hardware; Algorithm; Operating system; Mathematics","score_opus":0.046608603013419174,"score_gpt":0.2749030463532001,"score_spread":0.22829444333978094,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106883354","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09575643,0.0001285577,0.8998756,0.000081471444,0.000012020362,0.000060250848,0.00006197122,0.0035415664,0.0004821144],"genre_scores_gemma":[0.72274387,0.00006151045,0.27632454,0.000035755416,0.0000116097235,0.0000816496,0.00014155818,0.00011554149,0.0004838617],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99811125,0.0006464168,0.00010169122,0.00029486173,0.0006991332,0.00014662274],"domain_scores_gemma":[0.9939897,0.003070743,0.0008592157,0.0015098327,0.00048442278,0.00008618504],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012516481,0.0006491987,0.0007215109,0.0014106701,0.00040941755,0.00068640726,0.0012369362,0.0005226481,0.0013919219],"category_scores_gemma":[0.0070266984,0.00028393316,0.00039089497,0.0008286179,0.000914077,0.0016261543,0.00090681453,0.0008667756,0.0002161513],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008214656,0.00042564882,0.0056053954,0.00016160477,0.00005218967,0.00028945733,0.0004257028,0.17006044,0.15913855,0.017416092,0.0010216706,0.6445819],"study_design_scores_gemma":[0.000057090794,0.00033747705,0.0023162009,0.000017536764,0.000024185365,0.00024540158,0.00005635377,0.8408613,0.14227417,0.012166525,0.001605835,0.00003793783],"about_ca_topic_score_codex":0.001220364,"about_ca_topic_score_gemma":0.001900022,"teacher_disagreement_score":0.0014106701,"about_ca_system_score_codex":0.0004979921,"about_ca_system_score_gemma":0.0012761512,"threshold_uncertainty_score":0.0066194534},"labels":[],"label_agreement":null},{"id":"W2106887277","doi":"10.1109/glsv.1995.516048","title":"A protocol extraction strategy for control point insertion in design for test of transition signaling circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Electronic circuit; Overhead (engineering); Computer science; Identification (biology); Point (geometry); Protocol (science); Reduction (mathematics); Signaling protocol; Hazard; Matching (statistics); Embedded system; Computer hardware; Engineering; Mathematics; Electrical engineering","score_opus":0.09794109009595961,"score_gpt":0.30131363868006567,"score_spread":0.20337254858410606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106887277","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008324185,0.00007538663,0.9885847,0.00010728353,0.000030143454,0.0001904224,0.000031049753,0.0010693934,0.0015875027],"genre_scores_gemma":[0.28784487,0.0002627637,0.7072204,0.00025760042,0.000058313657,0.00065927155,0.0002421653,0.0002404073,0.0032142557],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9986859,0.00034835556,0.00010788464,0.00018571345,0.00053122285,0.00014090644],"domain_scores_gemma":[0.9988176,0.00050582667,0.0001492311,0.00027141767,0.00022228839,0.00003359572],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010374078,0.00087142957,0.0005395583,0.0010449671,0.000529873,0.00091097096,0.0009490471,0.00079089816,0.0028395203],"category_scores_gemma":[0.0021307566,0.00043274183,0.00062257785,0.00057155883,0.0011229679,0.0013936025,0.0008906107,0.0014210592,0.00094160484],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005079967,0.00029379822,0.00084027706,0.0005762816,0.00007539573,0.0009016594,0.00042002098,0.03149944,0.28582367,0.26317826,0.0041881045,0.41169506],"study_design_scores_gemma":[0.00026058135,0.0017443985,0.00056865526,0.00018568237,0.00021150715,0.0016840185,0.00013959265,0.32131618,0.5191394,0.12546441,0.02916356,0.00012197651],"about_ca_topic_score_codex":0.00039156497,"about_ca_topic_score_gemma":0.0003931213,"teacher_disagreement_score":0.0028395203,"about_ca_system_score_codex":0.00057551666,"about_ca_system_score_gemma":0.001030138,"threshold_uncertainty_score":0.009499073},"labels":[],"label_agreement":null},{"id":"W2106910772","doi":"10.1109/ats.2004.47","title":"Functional Scan Chain Design at RTL for Skewed-Load Delay Fault Testing","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Scan chain; Fault coverage; Computer science; Register-transfer level; Construct (python library); Fault (geology); Automatic test pattern generation; Logic gate; Fault model; Transfer (computing); Reliability engineering; Logic synthesis; Delay calculation; Real-time computing; Embedded system; Algorithm; Parallel computing; Propagation delay; Electronic circuit; Engineering; Integrated circuit; Electrical engineering; Computer network","score_opus":0.07493987238123864,"score_gpt":0.25041827601195915,"score_spread":0.1754784036307205,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106910772","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038418908,0.00022354959,0.95158756,0.00014587562,0.000040938074,0.00009353078,0.000094091556,0.0025447796,0.0068508936],"genre_scores_gemma":[0.55796504,0.00022740373,0.43639582,0.00018294842,0.000055385623,0.00025097124,0.00027591793,0.00032473708,0.004321728],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99967384,0.00008165637,0.000018599283,0.00005233933,0.00013546096,0.00003807382],"domain_scores_gemma":[0.9994529,0.00021864973,0.000065013795,0.000112957816,0.00013096452,0.000019561998],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032796894,0.0004107019,0.00015633838,0.0005080841,0.0002548013,0.0003138683,0.000610588,0.00031171404,0.0049747885],"category_scores_gemma":[0.0007869836,0.00016575311,0.00018548076,0.0002559813,0.0004635544,0.0006560101,0.00029829016,0.00038449527,0.0008796309],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003611574,0.000098184704,0.0014280274,0.00043337984,0.000030249346,0.0006424147,0.0002935212,0.050000355,0.38146797,0.068191074,0.0033616591,0.49369204],"study_design_scores_gemma":[0.0001988824,0.0014091029,0.0012142833,0.00013664243,0.000057108064,0.0014194878,0.00006704876,0.4523382,0.453062,0.037735794,0.052291993,0.000069384376],"about_ca_topic_score_codex":0.00047079995,"about_ca_topic_score_gemma":0.0009822429,"teacher_disagreement_score":0.0049747885,"about_ca_system_score_codex":0.00035339769,"about_ca_system_score_gemma":0.00045193505,"threshold_uncertainty_score":0.016642332},"labels":[],"label_agreement":null},{"id":"W2107538641","doi":"10.1109/ccece.2007.421","title":"A Flow for Self-Reconfigurable Embedded Architectures and Co-Design Environments","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"CMC Microsystems","keywords":"Control reconfiguration; Field-programmable gate array; Computer science; Design flow; Virtex; Embedded system; Computer architecture; Reconfigurable computing; Built-in self-test; Electronic circuit; Engineering; Electrical engineering","score_opus":0.021197988263843302,"score_gpt":0.24966563109713175,"score_spread":0.22846764283328844,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107538641","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024369794,0.00011081294,0.9886099,0.00025433936,0.000047269903,0.0001317942,0.00006074208,0.0025130897,0.005835162],"genre_scores_gemma":[0.040091604,0.00031095874,0.94158745,0.00025985617,0.00005725805,0.00041811023,0.00034704563,0.0008066179,0.016121069],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99916697,0.00026647878,0.000056103152,0.0001281855,0.0003067424,0.00007560557],"domain_scores_gemma":[0.9988034,0.00045886028,0.00006220891,0.0004835125,0.00013187762,0.00006010926],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001329779,0.0008507477,0.0003512825,0.0009350214,0.0008071282,0.0021325916,0.0015022461,0.0010395442,0.014283128],"category_scores_gemma":[0.0031219057,0.0006128434,0.0010581077,0.00056639774,0.0010167065,0.0031684933,0.0023489995,0.0014187125,0.0034327656],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012532018,0.00013033499,0.0004629148,0.00020616573,0.000037071328,0.00039896808,0.00074816076,0.017492682,0.010714781,0.52399105,0.009583442,0.43610913],"study_design_scores_gemma":[0.00013389048,0.00022191154,0.00039798254,0.0002073404,0.000053815536,0.00074073183,0.00015062728,0.1944707,0.022290647,0.4382924,0.34295845,0.00008162166],"about_ca_topic_score_codex":0.00080456457,"about_ca_topic_score_gemma":0.0012517573,"teacher_disagreement_score":0.014283128,"about_ca_system_score_codex":0.0005804257,"about_ca_system_score_gemma":0.0008835888,"threshold_uncertainty_score":0.047781825},"labels":[],"label_agreement":null},{"id":"W2107554922","doi":"10.1109/mdt.2009.17","title":"Test Access Mechanism in the Quad-Core AMD Opteron Microprocessor","year":2009,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Multi-core processor; Computer science; Microprocessor; Embedded system; Computer architecture; Operating system; Core (optical fiber); Mechanism (biology); Telecommunications","score_opus":0.06320719244794462,"score_gpt":0.2865287305203363,"score_spread":0.22332153807239166,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107554922","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.826206,0.0010970405,0.15551442,0.0006591757,0.00017435686,0.00012722203,0.00022650017,0.004261193,0.011734083],"genre_scores_gemma":[0.9880221,0.000057993144,0.009165192,0.0001073563,0.000014594046,0.000027313414,0.00004845194,0.000028627243,0.00252827],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99920976,0.00014978927,0.00008606597,0.000120212455,0.0002957157,0.0001382877],"domain_scores_gemma":[0.9983228,0.0004926238,0.00027061702,0.00041954138,0.00039726833,0.00009720802],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000798526,0.00016575199,0.00023071845,0.0008198102,0.0005273276,0.0009607153,0.0012492602,0.0004029582,0.0025305287],"category_scores_gemma":[0.0029198618,0.00015105144,0.00014011115,0.0004990182,0.00050180743,0.0012708064,0.0007354985,0.0003490773,0.00032730337],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0044048554,0.0006268792,0.045334913,0.00047952918,0.00014159898,0.002239899,0.0016475488,0.027789034,0.21500073,0.12906668,0.018145405,0.555123],"study_design_scores_gemma":[0.0003464366,0.0026300005,0.023140574,0.00019445614,0.00019581315,0.004213034,0.0004658241,0.5295423,0.34244055,0.050120648,0.04653389,0.0001765417],"about_ca_topic_score_codex":0.0021717045,"about_ca_topic_score_gemma":0.0030155485,"teacher_disagreement_score":0.0025305287,"about_ca_system_score_codex":0.0008082288,"about_ca_system_score_gemma":0.0011637727,"threshold_uncertainty_score":0.008465409},"labels":[],"label_agreement":null},{"id":"W2107601424","doi":"10.1109/glsv.1996.497636","title":"An efficient multiple scan chain testing scheme","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Winnipeg; University of Manitoba","funders":"","keywords":"Scan chain; Computer science; Scheme (mathematics); Fault (geology); Generator (circuit theory); Shift register; Chain (unit); Fault coverage; Selection (genetic algorithm); Computer hardware; Algorithm; Embedded system; Engineering; Artificial intelligence; Mathematics; Electronic circuit; Integrated circuit; Electrical engineering; Chip; Power (physics); Telecommunications","score_opus":0.05359246439111476,"score_gpt":0.23229671374126498,"score_spread":0.17870424935015022,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107601424","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042039234,0.0004621029,0.9475243,0.00019900782,0.00008866107,0.00024859162,0.00011309145,0.0019605565,0.007364453],"genre_scores_gemma":[0.5535951,0.00026228165,0.43812305,0.00014438241,0.0000664932,0.00013932477,0.00027770907,0.00007630211,0.007315257],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995091,0.000089276575,0.000022501466,0.00009104312,0.00023272634,0.00005538595],"domain_scores_gemma":[0.9994178,0.00013970009,0.00004779648,0.00020759944,0.00015895464,0.000028239161],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027631776,0.00038655614,0.00035533225,0.00055200834,0.00032305837,0.00033136707,0.000997055,0.000445464,0.0052149235],"category_scores_gemma":[0.0006305958,0.00019372342,0.00022481385,0.0005108611,0.00033017792,0.0010465333,0.0005235463,0.0005573491,0.0010476002],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035030174,0.00012368408,0.0007775723,0.00024578875,0.00003347009,0.0003438445,0.000084310705,0.026583744,0.3610487,0.0412221,0.0030490241,0.5661375],"study_design_scores_gemma":[0.00020924334,0.0014977183,0.0016976488,0.00006827016,0.0000849665,0.0026385107,0.000031954583,0.5269205,0.38831508,0.028709589,0.049730964,0.00009552768],"about_ca_topic_score_codex":0.00048014158,"about_ca_topic_score_gemma":0.00089902064,"teacher_disagreement_score":0.0052149235,"about_ca_system_score_codex":0.00030097138,"about_ca_system_score_gemma":0.00044673655,"threshold_uncertainty_score":0.017445683},"labels":[],"label_agreement":null},{"id":"W2107662612","doi":"10.1109/fpl.2011.103","title":"Speculative Debug Insertion for FPGAs","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Field-programmable gate array; Computer science; Background debug mode interface; Embedded system; Process (computing); Design flow; Computer hardware; Operating system","score_opus":0.11700559946621308,"score_gpt":0.24008854914976044,"score_spread":0.12308294968354735,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107662612","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3950911,0.0009891341,0.5915864,0.00051434856,0.000114486174,0.00014204036,0.00017646671,0.007939882,0.0034461196],"genre_scores_gemma":[0.8784493,0.00014233122,0.11934234,0.0001354374,0.000015924104,0.000058709225,0.00014502279,0.0002569927,0.0014539468],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986682,0.00043682236,0.00008515837,0.0002159805,0.00039686423,0.0001969528],"domain_scores_gemma":[0.9921983,0.0043833437,0.0007319363,0.0021218178,0.00043643144,0.00012819638],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011523542,0.0008918793,0.00043079336,0.00077966024,0.00043983708,0.0011656681,0.0017499703,0.0008188733,0.0022304442],"category_scores_gemma":[0.007787909,0.0005625064,0.0004152932,0.00037137145,0.0010281947,0.0023428714,0.001255595,0.00092099037,0.00037233354],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003523751,0.00033124772,0.03145404,0.0008837258,0.00013861844,0.0029204632,0.0018789902,0.21325292,0.2890235,0.05062236,0.005646718,0.40032375],"study_design_scores_gemma":[0.00014848889,0.0015974187,0.0028126773,0.00010972885,0.000090065565,0.0012269368,0.00021536031,0.70592695,0.2530367,0.019581076,0.015182731,0.00007180289],"about_ca_topic_score_codex":0.000783519,"about_ca_topic_score_gemma":0.0015313494,"teacher_disagreement_score":0.0022304442,"about_ca_system_score_codex":0.0006661707,"about_ca_system_score_gemma":0.00066817674,"threshold_uncertainty_score":0.007461548},"labels":[],"label_agreement":null},{"id":"W2107667124","doi":"10.1109/imtc.1999.776127","title":"Test set embedding based on width compression for mixed-mode BIST","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Built-in self-test; Benchmark (surveying); Test compression; Automatic test pattern generation; Computer science; Test set; Embedding; Set (abstract data type); Algorithm; Generator (circuit theory); Electronic circuit; Scheme (mathematics); Design for testing; Embedded system; Mathematics; Engineering; Power (physics); Artificial intelligence; Reliability engineering","score_opus":0.029627280187249617,"score_gpt":0.30189551511572926,"score_spread":0.2722682349284796,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107667124","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3820037,0.00063583156,0.61035156,0.00029337074,0.000086556865,0.00016847586,0.00009935878,0.0024691895,0.0038919183],"genre_scores_gemma":[0.8369458,0.000092994174,0.16171022,0.000115497714,0.000031883177,0.00009252259,0.0000976205,0.00008361366,0.00082979916],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997899,0.00004708488,0.00001599793,0.00003705309,0.000088463,0.000021554439],"domain_scores_gemma":[0.99919444,0.00035832686,0.000118068696,0.00018496311,0.000110834495,0.000033513657],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024224761,0.00042504564,0.0001885598,0.00044660157,0.00014539363,0.00027493865,0.0006556226,0.00036354884,0.0010379743],"category_scores_gemma":[0.0010114773,0.00016152795,0.00015326105,0.00030630996,0.0004157523,0.0006861525,0.00043086812,0.00042437844,0.0002215205],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006538223,0.0001559023,0.0021399118,0.00020552175,0.00003980305,0.00047198264,0.00008683181,0.022618845,0.65037626,0.024888447,0.0010216988,0.2973409],"study_design_scores_gemma":[0.0001258869,0.0018791509,0.0011369643,0.000025957777,0.000048619244,0.0014697053,0.000019077412,0.2967968,0.68601686,0.0077479063,0.004696509,0.00003650976],"about_ca_topic_score_codex":0.000079922596,"about_ca_topic_score_gemma":0.00021197651,"teacher_disagreement_score":0.0010379743,"about_ca_system_score_codex":0.00019031783,"about_ca_system_score_gemma":0.00019474108,"threshold_uncertainty_score":0.0034723878},"labels":[],"label_agreement":null},{"id":"W2107720829","doi":"10.1109/test.2005.1584021","title":"On concurrent test of wrapped cores and unwrapped logic blocks in SOCs","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Logic gate; Logic synthesis; Programmable logic device; Embedded system; Computer architecture; Sequential logic; System on a chip; Core (optical fiber); Parallel computing; Algorithm","score_opus":0.016713563393990615,"score_gpt":0.2363822183795863,"score_spread":0.2196686549855957,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107720829","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2947667,0.00037117134,0.70114297,0.0001159812,0.00005210789,0.00014226476,0.000026887383,0.0010516035,0.0023302757],"genre_scores_gemma":[0.84688723,0.000103066486,0.15197432,0.00004971632,0.00002652384,0.0000479896,0.000052865038,0.000066349305,0.00079195225],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983077,0.00058595615,0.00009978963,0.00026780454,0.00053336064,0.00020526687],"domain_scores_gemma":[0.995272,0.0026788872,0.00039392716,0.00072967634,0.00073648436,0.00018908674],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013632976,0.0005458203,0.0005038451,0.0005734898,0.0003307904,0.00072610646,0.0010598869,0.00030594922,0.00081435696],"category_scores_gemma":[0.005654351,0.00031025594,0.00029670692,0.00039596285,0.0006669212,0.0014886128,0.00069062016,0.0004834784,0.00015154686],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0026516,0.00041637363,0.00816549,0.00023436856,0.00009475634,0.0007889245,0.00039556736,0.30682632,0.1376377,0.024755584,0.0008794947,0.51715386],"study_design_scores_gemma":[0.00011015696,0.0006874958,0.0007422749,0.00001221515,0.000039640432,0.00025415877,0.000034626737,0.93561614,0.054798424,0.006164836,0.0015252049,0.000014754207],"about_ca_topic_score_codex":0.0020879027,"about_ca_topic_score_gemma":0.002515113,"teacher_disagreement_score":0.0020879027,"about_ca_system_score_codex":0.00047991486,"about_ca_system_score_gemma":0.0010735707,"threshold_uncertainty_score":0.0072098374},"labels":[],"label_agreement":null},{"id":"W2107998071","doi":"10.1109/dbt.2000.843692","title":"Testing of deep-submicron battery-operated circuits using new fast current monitoring scheme","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Resistor; CMOS; Iddq testing; Electronic circuit; Electrical engineering; Electronic engineering; Voltage; Chip; Current (fluid); Engineering; Computer science","score_opus":0.10779010736239597,"score_gpt":0.27543495093805276,"score_spread":0.1676448435756568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107998071","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58995485,0.002564552,0.39917254,0.00026931017,0.00017471382,0.0003242227,0.00023168899,0.003761243,0.0035468652],"genre_scores_gemma":[0.8950709,0.00027140172,0.103078626,0.00011850795,0.000041244366,0.00009149502,0.00009595512,0.000045937533,0.0011858982],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994905,0.00008047307,0.000036472407,0.00010952951,0.00024217613,0.00004077434],"domain_scores_gemma":[0.99814713,0.00061846897,0.00037656218,0.00037767945,0.00037840698,0.00010172067],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042962088,0.0004927165,0.00043015074,0.0007002068,0.00018962771,0.00044855798,0.0015873889,0.0005091691,0.0009855067],"category_scores_gemma":[0.001455819,0.0002707196,0.00020070425,0.00031001557,0.00043882735,0.0013798409,0.0005846978,0.0004458338,0.00019524251],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042516782,0.00011287883,0.0042928346,0.00019658238,0.000034714045,0.00018357845,0.0001367343,0.0024036018,0.8755338,0.0019046869,0.0004706551,0.11430463],"study_design_scores_gemma":[0.00014137228,0.003190116,0.009123708,0.000032384378,0.000107423555,0.0025671,0.00005174229,0.05822529,0.9167497,0.0012816787,0.0084409155,0.00008864476],"about_ca_topic_score_codex":0.0002242288,"about_ca_topic_score_gemma":0.000564921,"teacher_disagreement_score":0.0015873889,"about_ca_system_score_codex":0.0003975529,"about_ca_system_score_gemma":0.0002572425,"threshold_uncertainty_score":0.003296852},"labels":[],"label_agreement":null},{"id":"W2108032255","doi":"10.1109/delta.2011.57","title":"Aliasing-Free Space Compaction in VLSI with Cascade of Two-Input OR/NOR Logic","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Combinational logic; Automatic test pattern generation; Fault coverage; Built-in self-test; Fault detection and isolation; Very-large-scale integration; Sequential logic; Compatibility (geochemistry); Electronic engineering; Aliasing; Computer engineering; Electronic circuit; Computer hardware; Logic gate; Algorithm; Embedded system; Engineering; Filter (signal processing); Electrical engineering","score_opus":0.07321583808960193,"score_gpt":0.26583352390489845,"score_spread":0.19261768581529654,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108032255","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33006755,0.0004215074,0.6632606,0.00010993045,0.000028121254,0.00007467642,0.000034023018,0.0017059445,0.0042976635],"genre_scores_gemma":[0.919138,0.00006490111,0.07975716,0.000052515134,0.000013227123,0.0000309611,0.000022047236,0.000035355784,0.000885754],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995889,0.000103845465,0.00002584627,0.00006315152,0.00016231582,0.000055953577],"domain_scores_gemma":[0.9994554,0.00023662574,0.00012422263,0.00010738051,0.000052646894,0.000023712533],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034901977,0.00031550275,0.00026097277,0.00042457832,0.00026250572,0.0004681161,0.00068444357,0.00024239041,0.0010545363],"category_scores_gemma":[0.0011314712,0.000185123,0.00022991058,0.0003272219,0.0004190948,0.00076358474,0.00042969463,0.00025373462,0.00012235144],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018911964,0.00018036242,0.005236349,0.0002895095,0.00008032606,0.0014502642,0.0006293289,0.09871815,0.48663533,0.05869925,0.0011123718,0.34507766],"study_design_scores_gemma":[0.00010784055,0.0019442955,0.0032404584,0.000045946104,0.0001149132,0.0010298155,0.00009210774,0.56697476,0.4011929,0.017842386,0.0073627783,0.00005175189],"about_ca_topic_score_codex":0.0005744047,"about_ca_topic_score_gemma":0.0009588508,"teacher_disagreement_score":0.0010545363,"about_ca_system_score_codex":0.0003961405,"about_ca_system_score_gemma":0.0003293935,"threshold_uncertainty_score":0.0035277605},"labels":[],"label_agreement":null},{"id":"W2108090050","doi":"10.1109/82.885134","title":"Design-for-testability techniques for detecting delay faults in CMOS/BiCMOS logic families","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; University of Windsor","funders":"","keywords":"Testability; Computer science; CMOS; Electronic engineering; Node (physics); BiCMOS; Fault (geology); Fault detection and isolation; Design for testing; Stuck-at fault; Combinational logic; Asynchronous circuit; Logic gate; Transistor; Electronic circuit; Voltage; Engineering; Reliability engineering; Electrical engineering; Synchronous circuit; Clock signal","score_opus":0.039958280110587586,"score_gpt":0.2559162195053397,"score_spread":0.21595793939475214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108090050","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15062806,0.0013531008,0.8432311,0.00034430734,0.000039843224,0.00020520284,0.00007764133,0.0011841296,0.0029366745],"genre_scores_gemma":[0.84920293,0.00043886123,0.14884208,0.0001579218,0.000047560377,0.00018579274,0.0001275337,0.0000589948,0.0009383633],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994254,0.00021667675,0.00004403172,0.00005988627,0.00019924832,0.00005482167],"domain_scores_gemma":[0.99819463,0.0011271925,0.00027070334,0.00018561166,0.00019335802,0.000028443817],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006369572,0.0006086569,0.00024767336,0.0007384676,0.00029908522,0.00037514468,0.0006157758,0.0005191529,0.0015708728],"category_scores_gemma":[0.0030296692,0.00018747002,0.0003201194,0.0003607852,0.00039757733,0.0006829912,0.0003773671,0.00049464824,0.00016413725],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006183126,0.00021695551,0.0064935163,0.00080491224,0.00012591196,0.0009581514,0.00048259812,0.082459874,0.20856324,0.0498528,0.0019527356,0.64747095],"study_design_scores_gemma":[0.00027864307,0.0020406432,0.0042135846,0.00019442035,0.00023293046,0.004025872,0.0001644237,0.7062907,0.20304641,0.065051354,0.014401582,0.00005939644],"about_ca_topic_score_codex":0.0003921541,"about_ca_topic_score_gemma":0.00060244167,"teacher_disagreement_score":0.0015708728,"about_ca_system_score_codex":0.00042262732,"about_ca_system_score_gemma":0.00031575642,"threshold_uncertainty_score":0.005255103},"labels":[],"label_agreement":null},{"id":"W2108236887","doi":"10.1109/newcas.2010.5603786","title":"Illegal state extraction from Register Transfer Level","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Computer science; Register (sociolinguistics); Process (computing); Identification (biology); State (computer science); Transfer (computing); Data mining; Algorithm; Parallel computing; Programming language","score_opus":0.04244783898882831,"score_gpt":0.25764641137681404,"score_spread":0.21519857238798573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108236887","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06817182,0.00023921055,0.9181759,0.00016944105,0.000068564914,0.0001159749,0.0004737806,0.0077695893,0.00481579],"genre_scores_gemma":[0.63808036,0.00020486346,0.3541478,0.00018100253,0.00003604476,0.00019719554,0.0013162722,0.0010221056,0.0048143566],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980994,0.00028496014,0.00011038609,0.00021465473,0.0011578876,0.00013267735],"domain_scores_gemma":[0.9938446,0.0032585443,0.00087763823,0.0012071993,0.00075821904,0.00005375611],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00063515006,0.00064261083,0.00057716575,0.0020388511,0.00055976294,0.0011411634,0.00084539125,0.00066718634,0.004807473],"category_scores_gemma":[0.007376795,0.00038136914,0.00044041604,0.00078039465,0.000840297,0.0022142427,0.0011590613,0.0009351038,0.0011727292],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005994503,0.00012996269,0.008133602,0.0008365299,0.00008725374,0.0024599598,0.0008565938,0.054128792,0.16756308,0.05888793,0.0068568527,0.6994601],"study_design_scores_gemma":[0.000055045974,0.00022638001,0.0030540542,0.00018912881,0.00007615363,0.0018660773,0.00011772732,0.45650503,0.45698267,0.052132938,0.02866102,0.00013376077],"about_ca_topic_score_codex":0.00092478504,"about_ca_topic_score_gemma":0.0013360981,"teacher_disagreement_score":0.004807473,"about_ca_system_score_codex":0.00059178675,"about_ca_system_score_gemma":0.00093114836,"threshold_uncertainty_score":0.016082585},"labels":[],"label_agreement":null},{"id":"W2108530390","doi":"10.1109/iccad.1990.129926","title":"On the diagnostic resolution of signature analysis","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Signature (topology); Benchmark (surveying); Computer science; Algorithm; Very-large-scale integration; Resolution (logic); Simple (philosophy); Simplicity; Theoretical computer science; Data mining; Mathematics; Artificial intelligence; Embedded system; Physics","score_opus":0.022590101659206212,"score_gpt":0.20742750698206172,"score_spread":0.1848374053228555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108530390","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036817625,0.002412416,0.9506482,0.0017723895,0.00012863272,0.0001304552,0.00007045078,0.00049722026,0.0075225155],"genre_scores_gemma":[0.74539775,0.0015924731,0.24898228,0.00081926555,0.0003375052,0.00017862479,0.00012432341,0.00015507784,0.0024126435],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.98224187,0.007876811,0.00077798805,0.0017710372,0.006583023,0.0007492199],"domain_scores_gemma":[0.8700016,0.110134944,0.0049002217,0.009128386,0.0053563723,0.00047847253],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.011593892,0.001065772,0.001216509,0.0035855663,0.00078723487,0.0026298887,0.0016152682,0.0023517278,0.0020644749],"category_scores_gemma":[0.09702061,0.000766295,0.0010503842,0.002211919,0.0052833664,0.0055503566,0.0020540848,0.0027719394,0.00047875295],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010659342,0.00013350595,0.0060254754,0.0006203765,0.00015491097,0.001275663,0.0008533107,0.08818192,0.02705805,0.54168063,0.002587978,0.33036217],"study_design_scores_gemma":[0.00013295103,0.0006514111,0.0025372915,0.00023991661,0.00014893316,0.0049776398,0.00017307521,0.5394636,0.090525545,0.35034466,0.010647069,0.00015794109],"about_ca_topic_score_codex":0.00066500006,"about_ca_topic_score_gemma":0.00024606692,"teacher_disagreement_score":0.011593892,"about_ca_system_score_codex":0.0021844492,"about_ca_system_score_gemma":0.0012741243,"threshold_uncertainty_score":0.06131512},"labels":[],"label_agreement":null},{"id":"W2108567808","doi":"10.1109/etsym.2010.5512781","title":"Combining scan and trace buffers for enhancing real-time observability in post-silicon debugging","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; TRACE (psycholinguistics); Computer science; Embedded system; Background debug mode interface; Field (mathematics); Software bug; Real-time computing; Computer hardware; Software; Operating system","score_opus":0.013436515059656885,"score_gpt":0.24288678105037556,"score_spread":0.2294502659907187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108567808","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14860258,0.00068470027,0.8461749,0.00018483214,0.00007150134,0.000086652864,0.00006820897,0.0022339674,0.0018927252],"genre_scores_gemma":[0.83387905,0.00030993338,0.16387284,0.000108769294,0.000035901438,0.000045878583,0.00008406306,0.00012382765,0.0015397863],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995115,0.00014515521,0.000038967824,0.000075069904,0.0001611783,0.00006815698],"domain_scores_gemma":[0.99765414,0.0013665904,0.0003050938,0.0003224738,0.00027344856,0.00007830122],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00090450625,0.00067429076,0.0002843273,0.0006299348,0.00014791926,0.00072317506,0.001169937,0.0004982682,0.002277323],"category_scores_gemma":[0.0028529642,0.00021827599,0.00015272333,0.00046815356,0.00042095024,0.0022476858,0.00082099263,0.00047088682,0.0002498254],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019601684,0.00025563425,0.0045683193,0.0003566366,0.00006238551,0.00077943783,0.00037004868,0.029263701,0.71855783,0.017562598,0.0009156549,0.22534768],"study_design_scores_gemma":[0.00011880053,0.0014332234,0.0010861496,0.00006193128,0.00009267914,0.0010277084,0.00009686706,0.15227355,0.8307936,0.005007849,0.007960245,0.000047321028],"about_ca_topic_score_codex":0.00028694022,"about_ca_topic_score_gemma":0.0006400345,"teacher_disagreement_score":0.002277323,"about_ca_system_score_codex":0.00023833597,"about_ca_system_score_gemma":0.00043981714,"threshold_uncertainty_score":0.0076183677},"labels":[],"label_agreement":null},{"id":"W2108960381","doi":"10.1109/vts.2001.923420","title":"A methodology for testing high-performance circuits at arbitrarily low test frequency","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Design for testing; Testability; Computer science; Built-in self-test; Electronic engineering; Electronic circuit; CMOS; Automatic test equipment; Test compression; Reliability engineering; Automatic test pattern generation; Test method; Embedded system; Engineering; Electrical engineering","score_opus":0.12622044011143835,"score_gpt":0.2624631832859787,"score_spread":0.13624274317454033,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108960381","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0066164937,0.00044349598,0.989449,0.00010269436,0.00007035862,0.00015386302,0.000053870663,0.0008742834,0.0022359432],"genre_scores_gemma":[0.19771013,0.0006570633,0.7962165,0.000254351,0.00009837268,0.00058403343,0.00024528746,0.00015878264,0.0040755314],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998587,0.00023339095,0.000074420575,0.00015013012,0.0008860081,0.00006906252],"domain_scores_gemma":[0.99842167,0.0004632178,0.00027880367,0.0004676302,0.00030090287,0.00006782189],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008755549,0.00062248943,0.00043311488,0.0013851784,0.0006372951,0.0005696798,0.0014060268,0.0006228473,0.00219937],"category_scores_gemma":[0.0020276005,0.0003206035,0.00041328222,0.0006510427,0.0009755303,0.0010017261,0.0006269493,0.0010813118,0.0011203255],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014554171,0.00022989344,0.0017487212,0.00069400226,0.00008377771,0.00021224045,0.00018641891,0.009693226,0.57961994,0.05844972,0.0031841872,0.3457523],"study_design_scores_gemma":[0.0001428292,0.0026250803,0.0030653486,0.00016484945,0.000168245,0.004471024,0.00008485771,0.08932133,0.77867675,0.035190925,0.085946836,0.00014198055],"about_ca_topic_score_codex":0.00030921944,"about_ca_topic_score_gemma":0.0005000281,"teacher_disagreement_score":0.00219937,"about_ca_system_score_codex":0.00043398008,"about_ca_system_score_gemma":0.0007875248,"threshold_uncertainty_score":0.007357657},"labels":[],"label_agreement":null},{"id":"W2108966548","doi":"10.1109/imtc.2006.328637","title":"A Just-in-Time Compiler for a Reconfigurable Testing Platform","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Compiler; Computer science; Control reconfiguration; Benchmark (surveying); Compiler correctness; Optimizing compiler; Embedded system; Parallel computing; Computer architecture; Field (mathematics); Operating system","score_opus":0.05271010694878827,"score_gpt":0.247011537853834,"score_spread":0.19430143090504573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108966548","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024138603,0.00010551839,0.95927924,0.00024903312,0.00011476513,0.00011670078,0.000095977135,0.013372596,0.0025276914],"genre_scores_gemma":[0.16283274,0.00011678387,0.83025855,0.00023959433,0.00006228794,0.00011461958,0.00032671503,0.0035931563,0.0024555337],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989555,0.00022177381,0.00014727055,0.00015850365,0.00038688662,0.00013005456],"domain_scores_gemma":[0.99791557,0.0008090275,0.00021228625,0.0005263795,0.00042200694,0.00011475982],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001141509,0.00048537,0.0004412275,0.0004712404,0.0003437528,0.0011191143,0.0009912787,0.00051596406,0.002210625],"category_scores_gemma":[0.002982856,0.0005047517,0.00072277995,0.00027583056,0.000605119,0.0016175153,0.0008384162,0.0013758903,0.0008512249],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011576152,0.00034506802,0.003811384,0.0005991453,0.000116098665,0.0014794,0.0008054973,0.10897361,0.20522617,0.11607305,0.018355912,0.543057],"study_design_scores_gemma":[0.00029560452,0.0008729562,0.0010115214,0.00011900207,0.00011698975,0.0017115923,0.00015492241,0.6402043,0.2035994,0.048464805,0.10329121,0.00015763169],"about_ca_topic_score_codex":0.00039961768,"about_ca_topic_score_gemma":0.00054635224,"teacher_disagreement_score":0.002210625,"about_ca_system_score_codex":0.00040635845,"about_ca_system_score_gemma":0.0011941377,"threshold_uncertainty_score":0.0073952675},"labels":[],"label_agreement":null},{"id":"W2109096321","doi":"10.1109/ftcs.1988.5299","title":"An iterative technique for calculating aliasing probability of linear feedback signature registers","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Aliasing; Signature (topology); Computer science; Algorithm; Constant (computer programming); Polynomial; Iterative method; Probability of error; Mathematics; Theoretical computer science; Artificial intelligence","score_opus":0.038686029431295746,"score_gpt":0.2928940745332264,"score_spread":0.2542080451019307,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109096321","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0025701625,0.000021677679,0.9963845,0.000018335322,0.000005509758,0.000028279605,0.000015681568,0.00044042437,0.0005153632],"genre_scores_gemma":[0.12374892,0.0001188268,0.87351006,0.000053290267,0.00002686527,0.0001880607,0.000087296605,0.00023264824,0.0020340327],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977544,0.0005110984,0.00011891618,0.00024792843,0.0012147846,0.00015292063],"domain_scores_gemma":[0.99340504,0.0032436037,0.00078048976,0.00085379207,0.0015687248,0.00014834276],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001737734,0.0011969752,0.0006908041,0.00213508,0.0006599105,0.0013465188,0.0020639012,0.0009738457,0.004585977],"category_scores_gemma":[0.015901601,0.00063857005,0.0010291801,0.0013310956,0.0009837708,0.0020366674,0.0015257499,0.0015640537,0.0014379853],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00064021413,0.00016353275,0.004112189,0.0002826606,0.00021409821,0.00055423914,0.00068308983,0.27139464,0.082909375,0.12276585,0.0024159288,0.5138642],"study_design_scores_gemma":[0.000023038972,0.000103228005,0.0009755539,0.000029659148,0.000035159264,0.00040593822,0.00002651992,0.9227014,0.047405552,0.026503108,0.0017278126,0.00006308114],"about_ca_topic_score_codex":0.002645836,"about_ca_topic_score_gemma":0.0037300456,"teacher_disagreement_score":0.004585977,"about_ca_system_score_codex":0.0014271826,"about_ca_system_score_gemma":0.0018508654,"threshold_uncertainty_score":0.0153416395},"labels":[],"label_agreement":null},{"id":"W2109356829","doi":"10.1109/tcad.2005.852680","title":"Fast detection of data retention faults and other SRAM cell open defects","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of British Columbia","funders":"Université de Bordeaux; Université de Montpellier; University of British Columbia","keywords":"Static random-access memory; Computer science; Spice; Data retention; Reduction (mathematics); Embedded system; Power (physics); Random access memory; Random access; Computer hardware; Electronic engineering; Engineering","score_opus":0.08542952895031618,"score_gpt":0.26888772569246083,"score_spread":0.18345819674214464,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109356829","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6576189,0.0011566769,0.3355449,0.00019009747,0.00006755882,0.000053092146,0.00014855311,0.002292081,0.0029280998],"genre_scores_gemma":[0.9513551,0.00015743653,0.04707857,0.000054825767,0.000016357675,0.00002215546,0.00009199943,0.00002753707,0.0011960116],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979347,0.000023228416,0.000010024699,0.000030487552,0.00012424865,0.000018624798],"domain_scores_gemma":[0.9987803,0.0005819275,0.00023178503,0.00015173097,0.00021511893,0.00003911182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001816038,0.0002713504,0.00025625454,0.00059852557,0.00013675504,0.0002539774,0.00042348853,0.00047022293,0.00081249006],"category_scores_gemma":[0.001507862,0.00014065945,0.000178661,0.0002258916,0.00022406678,0.00051990466,0.00028856684,0.00025042062,0.00020508704],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037242458,0.000083268045,0.008933303,0.00018004244,0.000025779105,0.0007893753,0.00012981087,0.0066148946,0.6573115,0.0021394368,0.0006603512,0.32275978],"study_design_scores_gemma":[0.000054451026,0.0010611701,0.012343105,0.000021959917,0.00003508609,0.0043544048,0.0000730532,0.084019296,0.8925027,0.0017481494,0.0037494646,0.0000370835],"about_ca_topic_score_codex":0.00017262915,"about_ca_topic_score_gemma":0.00058799365,"teacher_disagreement_score":0.00081249006,"about_ca_system_score_codex":0.0001514739,"about_ca_system_score_gemma":0.00018388941,"threshold_uncertainty_score":0.002718091},"labels":[],"label_agreement":null},{"id":"W2109499394","doi":"10.1109/ims3tw.2009.5158698","title":"Design for modular testing of a multilayer flexible wireless multisensor platform","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Modular design; Embedded system; Wireless; Computer science; System testing; Modularity (biology); System in package; Wireless sensor network; Computer hardware; Chip; Computer network; Telecommunications","score_opus":0.10674559489325079,"score_gpt":0.28582682675875715,"score_spread":0.17908123186550634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109499394","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27774495,0.00041740912,0.71233106,0.0002161782,0.00010433485,0.0008047966,0.00023053895,0.0026631777,0.0054875268],"genre_scores_gemma":[0.7021112,0.00018759743,0.29468995,0.00008611719,0.000021928503,0.0004934372,0.00014811731,0.00006955392,0.0021921804],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995047,0.000059617603,0.000034823956,0.000105364335,0.0002361392,0.000059434526],"domain_scores_gemma":[0.9993437,0.00012265296,0.00015917326,0.000122146,0.00019517573,0.000057223406],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046866952,0.0005272831,0.00030183457,0.0005029531,0.00021678349,0.00045531004,0.0013828507,0.00048394012,0.0014082742],"category_scores_gemma":[0.00078777404,0.0003534824,0.00031861223,0.00023131935,0.0003306173,0.0005988049,0.0006835776,0.00043759253,0.00055705436],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013658441,0.00006574525,0.0013555672,0.00022341033,0.000032519143,0.00032306922,0.0001264764,0.012000954,0.933294,0.0029533338,0.00041662907,0.049071644],"study_design_scores_gemma":[0.00008134252,0.0025773465,0.0050562625,0.000054796197,0.000083469,0.0012420784,0.00006090066,0.1166397,0.8616248,0.0013082606,0.011201015,0.000069935304],"about_ca_topic_score_codex":0.00043289244,"about_ca_topic_score_gemma":0.0005110063,"teacher_disagreement_score":0.0014082742,"about_ca_system_score_codex":0.00046897517,"about_ca_system_score_gemma":0.0005589182,"threshold_uncertainty_score":0.004711151},"labels":[],"label_agreement":null},{"id":"W2110396036","doi":"10.1109/dftvs.2003.1250151","title":"Embedded compact deterministic test for IP-protected cores","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Modular design; System on a chip; Overhead (engineering); Embedded system; Built-in self-test; Chip; Reduction (mathematics); Operating system","score_opus":0.034516381889965475,"score_gpt":0.27480223388431146,"score_spread":0.240285851994346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110396036","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16351491,0.0005596648,0.8306472,0.00012498455,0.00003932832,0.00008050661,0.00011784276,0.001115731,0.0037998091],"genre_scores_gemma":[0.8831732,0.00013376198,0.11521292,0.00008021085,0.000016814134,0.00005655963,0.00012852286,0.00006367521,0.0011343396],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99958974,0.00009074715,0.00002175509,0.000058959362,0.00020323519,0.000035457037],"domain_scores_gemma":[0.9988852,0.00051324227,0.00021655756,0.00021645268,0.00013807058,0.000030415327],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035015706,0.0002897324,0.00022763728,0.0003008268,0.00013714498,0.0003247227,0.0005854607,0.00024873376,0.0010372141],"category_scores_gemma":[0.0015520096,0.00013979088,0.0001739268,0.00019304892,0.00037013227,0.0006671285,0.00043425467,0.00026724703,0.00018732726],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010957872,0.00014427393,0.0036143824,0.00045907582,0.00005402487,0.00083024945,0.00012583748,0.1508098,0.45306945,0.054548025,0.0017585602,0.3334905],"study_design_scores_gemma":[0.00009604009,0.0011875139,0.0015252569,0.0000402152,0.000036293797,0.00094946625,0.000021600252,0.57572895,0.39461726,0.018726476,0.007047543,0.000023355708],"about_ca_topic_score_codex":0.0002229344,"about_ca_topic_score_gemma":0.00047380602,"teacher_disagreement_score":0.0010372141,"about_ca_system_score_codex":0.00035196802,"about_ca_system_score_gemma":0.00034702543,"threshold_uncertainty_score":0.0034698248},"labels":[],"label_agreement":null},{"id":"W2110677387","doi":"10.5555/789083.1022728","title":"DFT for testing high-performance pipelined circuits with slow-speed testers","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Pipeline (software); CMOS; Static timing analysis; Clock signal; Electronic circuit; Clock rate; Asynchronous circuit; Electronic engineering; Clock skew; Shift register; Clock gating; Computer hardware; Embedded system; Synchronous circuit; Engineering; Electrical engineering","score_opus":0.032673608999174736,"score_gpt":0.22033428602902996,"score_spread":0.18766067702985523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110677387","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08398955,0.0007803566,0.9108216,0.00011920818,0.00006654135,0.00017674307,0.00012381465,0.0012212298,0.0027009624],"genre_scores_gemma":[0.7148048,0.0004125383,0.28257725,0.00007287396,0.000033457327,0.00016414931,0.00014407044,0.000057334375,0.0017333638],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99927646,0.00016656534,0.000038319416,0.000068920766,0.00039788304,0.000051852745],"domain_scores_gemma":[0.99897695,0.0004960411,0.00018756787,0.00014933522,0.00015200897,0.000038197577],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006088011,0.00051248673,0.00025177494,0.00090466306,0.00027816248,0.0004125576,0.0007612605,0.00038760784,0.0026904948],"category_scores_gemma":[0.0021913864,0.00021968175,0.0002264676,0.00048039178,0.00047246425,0.0008223562,0.0003394435,0.0004252489,0.0003306353],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056322245,0.00012697576,0.005044773,0.00061486993,0.00005824717,0.0004648773,0.0001916076,0.029286664,0.6517095,0.03483992,0.0015831449,0.27551618],"study_design_scores_gemma":[0.00017006518,0.002578113,0.0036386687,0.00012163796,0.000119932716,0.0019298707,0.00009956682,0.37317353,0.58587784,0.010994074,0.02121808,0.00007870234],"about_ca_topic_score_codex":0.00078084244,"about_ca_topic_score_gemma":0.0015193037,"teacher_disagreement_score":0.0026904948,"about_ca_system_score_codex":0.0006355434,"about_ca_system_score_gemma":0.0007407936,"threshold_uncertainty_score":0.009000599},"labels":[],"label_agreement":null},{"id":"W2111157339","doi":"10.1109/hldvt.2006.319996","title":"Automated Coverage Directed Test Generation Using a Cell-Based Genetic Algorithm","year":2006,"lang":"en","type":"article","venue":"Proceedings","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Bottleneck; Computer science; Algorithm; Set (abstract data type); SystemC; Domain (mathematical analysis); Automatic test pattern generation; Genetic algorithm; Code coverage; Embedded system; Software; Mathematics; Machine learning; Programming language","score_opus":0.014672739340820001,"score_gpt":0.21953650338772576,"score_spread":0.20486376404690576,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111157339","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07546701,0.00005689839,0.9215647,0.00009447684,0.00001263375,0.00009578442,0.000043966622,0.0010961106,0.0015685381],"genre_scores_gemma":[0.53627175,0.00007397465,0.4618985,0.00010135329,0.000008556885,0.0003549884,0.00016390564,0.00009693896,0.0010300383],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995896,0.00016121597,0.000017372895,0.00006269628,0.00012452508,0.000044584893],"domain_scores_gemma":[0.9986312,0.0009885505,0.00009592702,0.000111958754,0.0001432563,0.000029163935],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00060845795,0.0006131758,0.0005012412,0.0007689818,0.00023838277,0.00040724556,0.00087237544,0.0008032266,0.00094668],"category_scores_gemma":[0.0027391047,0.00026038123,0.00043785857,0.00043643382,0.00057595945,0.00035485765,0.00047009767,0.00047269085,0.00018538212],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000074794894,0.00007875911,0.0010115132,0.000031747746,0.00002452686,0.00009034712,0.000063935324,0.9184415,0.01519024,0.0060133273,0.00037055495,0.0586088],"study_design_scores_gemma":[0.000017157077,0.000027331384,0.0000729574,0.0000023494495,0.0000056125855,0.000017424569,0.0000032010366,0.9962534,0.0023020194,0.0010695409,0.00022590751,0.0000029713506],"about_ca_topic_score_codex":0.0028813551,"about_ca_topic_score_gemma":0.0021607433,"teacher_disagreement_score":0.0028813551,"about_ca_system_score_codex":0.00058922876,"about_ca_system_score_gemma":0.000803706,"threshold_uncertainty_score":0.005729139},"labels":[],"label_agreement":null},{"id":"W2111170506","doi":"10.1109/ccece.2008.4564621","title":"A novel constant switching frequency strategy for a three-leg DSTATCOM","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Constant (computer programming); Control theory (sociology); Computer science; Switching frequency; Engineering; Electrical engineering; Artificial intelligence; Voltage; Control (management)","score_opus":0.0436426901206886,"score_gpt":0.21531100794265345,"score_spread":0.17166831782196484,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111170506","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015961232,0.00023203142,0.97545946,0.000086433254,0.00010196028,0.0001030764,0.00002857754,0.0008448585,0.0071822735],"genre_scores_gemma":[0.7413446,0.00029053693,0.25025967,0.00019318415,0.000111282614,0.0001666745,0.00009436374,0.00007116078,0.0074685966],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99991417,0.000009697873,0.000007043433,0.000017800176,0.000042337044,0.000008945934],"domain_scores_gemma":[0.9999192,0.0000125910665,0.000017555576,0.000011076283,0.000031200034,0.000008418222],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000086012136,0.00043211054,0.00021612285,0.00050050806,0.00035290545,0.00041207683,0.0007456807,0.00033562232,0.003590681],"category_scores_gemma":[0.00017211292,0.000091823335,0.0001463414,0.00028077283,0.0002343127,0.0003206921,0.0002554335,0.00037704437,0.00064313493],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020860805,0.00013970438,0.00043706046,0.00031530616,0.000026586238,0.00017809938,0.00020793927,0.014869012,0.27167684,0.020994706,0.0028249724,0.6881212],"study_design_scores_gemma":[0.00025660437,0.0018297174,0.0021254625,0.00010264719,0.00010677589,0.0015924673,0.00011411341,0.7283964,0.17660417,0.010404697,0.0783756,0.000091360314],"about_ca_topic_score_codex":0.0008863135,"about_ca_topic_score_gemma":0.0015122261,"teacher_disagreement_score":0.003590681,"about_ca_system_score_codex":0.00024293968,"about_ca_system_score_gemma":0.00023449372,"threshold_uncertainty_score":0.012012005},"labels":[],"label_agreement":null},{"id":"W2111635399","doi":"10.1109/mtdt.1998.705948","title":"Tutorial on DRAM fault modeling and test pattern design","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Dram; Computer science; Reliability engineering; Universal memory; Dynamic random-access memory; Embedded system; Fault (geology); Fault model; Troubleshooting; Semiconductor memory; Engineering; Computer hardware; Memory refresh; Computer memory; Electrical engineering; Electronic circuit","score_opus":0.06338113308131982,"score_gpt":0.22838830083809158,"score_spread":0.16500716775677177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111635399","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014168683,0.01833899,0.9334479,0.0011328111,0.0008922315,0.00024732546,0.00085736235,0.00282339,0.040843084],"genre_scores_gemma":[0.0721617,0.057945054,0.7610666,0.0023966595,0.001992314,0.0016262204,0.004164398,0.0012107781,0.09743616],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996364,0.00008659971,0.00002836749,0.00006379004,0.00015467261,0.000030088378],"domain_scores_gemma":[0.9996344,0.00017429474,0.000027921193,0.000048760714,0.000102635895,0.0000120829545],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004908775,0.0013356648,0.00096962624,0.0012407552,0.0002719344,0.0014380497,0.0020265162,0.0013789383,0.022712793],"category_scores_gemma":[0.0016186351,0.00062372704,0.0008591867,0.0013320189,0.00040082863,0.001935322,0.00058877707,0.0012091012,0.0068910113],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000068774476,0.00010891218,0.00045714458,0.0011584479,0.00007132956,0.00037935824,0.00010294884,0.1638846,0.008374109,0.1843159,0.09566894,0.5454095],"study_design_scores_gemma":[0.00003212877,0.00017762162,0.00048785665,0.0005612949,0.000074274125,0.0012626908,0.00007178952,0.3313387,0.00801857,0.13931066,0.51860315,0.00006128688],"about_ca_topic_score_codex":0.0015194309,"about_ca_topic_score_gemma":0.0013812516,"teacher_disagreement_score":0.022712793,"about_ca_system_score_codex":0.00097035227,"about_ca_system_score_gemma":0.00066864723,"threshold_uncertainty_score":0.075981855},"labels":[],"label_agreement":null},{"id":"W2112007167","doi":"10.1109/isqed.2008.4479814","title":"A Novel Automated Scan Chain Division Method for Shift and Capture Power Reduction in Broadside At-Speed Test","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Broadside; Division (mathematics); Reduction (mathematics); Computer science; Power (physics); Test (biology); Scan chain; Speedup; Computer hardware; Embedded system; Parallel computing; Arithmetic; Physics; Mathematics; Integrated circuit; Operating system; Optics","score_opus":0.02420911322226916,"score_gpt":0.27466717992254297,"score_spread":0.2504580667002738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112007167","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.031209521,0.00023609132,0.96443576,0.00009267954,0.000037348982,0.00008513736,0.000053966985,0.0016399164,0.0022096033],"genre_scores_gemma":[0.33366248,0.00013153539,0.66256326,0.00010712104,0.000043905657,0.000117786294,0.00016148239,0.00013612544,0.003076278],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995783,0.000070286995,0.00001808193,0.00009430228,0.00020852317,0.000030479188],"domain_scores_gemma":[0.99956185,0.00015274702,0.00006151235,0.00010469703,0.000095100724,0.000024138004],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015123015,0.0003909861,0.00040179343,0.0006250651,0.00033903276,0.00035967218,0.0007542612,0.00033483675,0.002395476],"category_scores_gemma":[0.00059835677,0.00022573853,0.00024266788,0.00047241608,0.00037818463,0.00053666194,0.00044686155,0.00041915974,0.00046745344],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000242401,0.00013047543,0.000779909,0.00009884436,0.000025931522,0.00024972126,0.000112908994,0.029114626,0.20453297,0.009851926,0.0025590921,0.75230116],"study_design_scores_gemma":[0.00013873722,0.0006505259,0.0023368276,0.00002782153,0.00005421444,0.0016991041,0.00004822549,0.76095873,0.20537299,0.00975413,0.018886505,0.00007214773],"about_ca_topic_score_codex":0.0008354297,"about_ca_topic_score_gemma":0.0018104756,"teacher_disagreement_score":0.002395476,"about_ca_system_score_codex":0.0003062352,"about_ca_system_score_gemma":0.00061869156,"threshold_uncertainty_score":0.008013666},"labels":[],"label_agreement":null},{"id":"W2112420302","doi":"10.1109/ats.2004.60","title":"Multi-Frequency Test Access Mechanism Design for Modular SOC Testing","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Modular design; System on a chip; Bandwidth (computing); Embedded system; Matching (statistics); Computer architecture; Test data; Operating system; Telecommunications","score_opus":0.14222250744830386,"score_gpt":0.3085962984583427,"score_spread":0.16637379101003882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112420302","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08400628,0.0005059018,0.9128637,0.00010576635,0.000040323295,0.00013368728,0.000025682577,0.0010045833,0.0013141494],"genre_scores_gemma":[0.7926277,0.00012950579,0.20614006,0.00007904399,0.000042911626,0.00013572116,0.000049388666,0.00005083238,0.00074490014],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9991061,0.00025752207,0.00006944392,0.00016638708,0.00026353204,0.00013699778],"domain_scores_gemma":[0.99830484,0.0006228543,0.00040776667,0.00032643552,0.00026848807,0.00006961975],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010704471,0.0004686382,0.00034893324,0.0010659116,0.00029014423,0.0006337403,0.0015254298,0.0005506673,0.0018937016],"category_scores_gemma":[0.0027807094,0.0002278412,0.0004175762,0.00040814953,0.0003820926,0.0012352879,0.00056741736,0.00053207,0.00033804902],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009883214,0.0002354974,0.0032788801,0.0005261208,0.00015444103,0.00035759143,0.00029194055,0.07154481,0.29547632,0.049973983,0.001497553,0.5756744],"study_design_scores_gemma":[0.00041613274,0.0022500807,0.0022620896,0.00007694408,0.00020269978,0.0018838436,0.000094915544,0.68585056,0.27335912,0.018353285,0.015184877,0.00006544262],"about_ca_topic_score_codex":0.00023367864,"about_ca_topic_score_gemma":0.0002964609,"teacher_disagreement_score":0.0018937016,"about_ca_system_score_codex":0.00045240083,"about_ca_system_score_gemma":0.00044123887,"threshold_uncertainty_score":0.0063350797},"labels":[],"label_agreement":null},{"id":"W2112656115","doi":"10.1109/iscas.1988.15397","title":"A VLSI systolic quadratic residue DFT with fault tolerance","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Very-large-scale integration; Computation; Quadratic equation; Systolic array; Computer science; Quadratic residue; Parallel computing; Algorithm; Fast Fourier transform; Mathematics; Embedded system","score_opus":0.011898032761993107,"score_gpt":0.20965382357607348,"score_spread":0.19775579081408037,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112656115","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03939276,0.0007326126,0.93961704,0.00058925827,0.00024075396,0.000049995848,0.0001125937,0.0019367646,0.017328303],"genre_scores_gemma":[0.47062966,0.00067877123,0.5086738,0.00040081723,0.0002023338,0.0000582563,0.00024985796,0.00009254254,0.019014062],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998914,0.000016558788,0.000005245349,0.00001571969,0.000056448833,0.000014580687],"domain_scores_gemma":[0.9999311,0.000018134844,0.0000050435256,0.000012086426,0.000025620684,0.0000080335085],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013668451,0.00021410975,0.00022085554,0.0002513406,0.00023553184,0.00040854522,0.00047049395,0.0003939891,0.0034207203],"category_scores_gemma":[0.0002588133,0.00011599586,0.00019945354,0.0003343283,0.00025829932,0.0006215459,0.00025467866,0.00026423307,0.0008666071],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034691565,0.00013823567,0.0012640677,0.00022034421,0.00006730924,0.0009663807,0.00018335159,0.10890619,0.16546841,0.18531136,0.022890335,0.51423705],"study_design_scores_gemma":[0.00012413149,0.0008129542,0.00062025385,0.000049311664,0.000058151792,0.0015218256,0.00006479486,0.7717393,0.09887436,0.0375149,0.08858036,0.000039648818],"about_ca_topic_score_codex":0.0006241701,"about_ca_topic_score_gemma":0.001011724,"teacher_disagreement_score":0.0034207203,"about_ca_system_score_codex":0.0003217284,"about_ca_system_score_gemma":0.00036327186,"threshold_uncertainty_score":0.011443436},"labels":[],"label_agreement":null},{"id":"W2112770269","doi":"10.1109/test.2002.1041764","title":"Design rewiring using ATPG","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Automatic test pattern generation; Electronic design automation; Computer science; Automation; Logic synthesis; Set (abstract data type); Logic gate; Field (mathematics); Computer engineering; Algorithm; Computer architecture; Engineering; Programming language; Embedded system; Mathematics","score_opus":0.10699597962595958,"score_gpt":0.2648634375982502,"score_spread":0.15786745797229063,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112770269","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017334651,0.00048373378,0.9732789,0.00022651388,0.000109656605,0.00018615543,0.00007140536,0.0042680562,0.00404103],"genre_scores_gemma":[0.3567333,0.0005819928,0.63844025,0.00021211959,0.000042014562,0.00035412164,0.00024295917,0.00029811985,0.003095181],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99909997,0.00023015778,0.000062572115,0.00015280809,0.00036160587,0.000092951275],"domain_scores_gemma":[0.997855,0.00091899827,0.00025824123,0.00072361645,0.0002096909,0.00003435387],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006049388,0.0009443626,0.0008683268,0.0014267775,0.0005077539,0.00077905646,0.0014718364,0.00082047796,0.0038546163],"category_scores_gemma":[0.0023177112,0.000457115,0.0006364893,0.0010612584,0.0006961779,0.0013663878,0.00088053074,0.0012193292,0.0008649436],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016717568,0.000116650575,0.0007085853,0.0003618558,0.00011342135,0.00040775607,0.000118871576,0.16419703,0.042418037,0.030197224,0.0033825564,0.7578108],"study_design_scores_gemma":[0.00012656282,0.0004922201,0.00062895514,0.0001000759,0.000111392605,0.0009031837,0.000053652355,0.7886606,0.10235794,0.080305874,0.02619386,0.00006571556],"about_ca_topic_score_codex":0.00094777386,"about_ca_topic_score_gemma":0.0018544428,"teacher_disagreement_score":0.0038546163,"about_ca_system_score_codex":0.00050303125,"about_ca_system_score_gemma":0.0007293619,"threshold_uncertainty_score":0.012894928},"labels":[],"label_agreement":null},{"id":"W2112963544","doi":"10.1109/82.974777","title":"Difference metric soft-out-put detection: architecture and implementation","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Application-specific integrated circuit; Very-large-scale integration; Metric (unit); CMOS; Computer science; Decodes; Soft error; Kernel (algebra); Interconnection; Electronic engineering; Algorithm; Limiter; Decoding methods; Parallel computing; Mathematics; Embedded system; Engineering; Discrete mathematics; Telecommunications","score_opus":0.02456798275685598,"score_gpt":0.2496878018566312,"score_spread":0.22511981909977521,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112963544","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043651007,0.0004189,0.9474295,0.00020056083,0.00005565354,0.00012744823,0.00008572307,0.0029393001,0.005091866],"genre_scores_gemma":[0.54340786,0.00020440436,0.45160747,0.00016285907,0.0000439919,0.00011164868,0.00017512332,0.00007135225,0.004215229],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99945563,0.000117537755,0.000036820053,0.00008116453,0.00026171314,0.000047035122],"domain_scores_gemma":[0.99937505,0.0001748393,0.00007190419,0.00012007868,0.00023106203,0.00002698285],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004908207,0.00042786836,0.0003088285,0.00059831364,0.00027402377,0.0008909374,0.0015869718,0.00066164194,0.0034735003],"category_scores_gemma":[0.0014120983,0.00025906734,0.00020451607,0.00046581385,0.00045101883,0.000868462,0.00044419954,0.0004925207,0.0012161059],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009777414,0.00016457295,0.0018945328,0.00033299733,0.00008144519,0.00018756019,0.00024167736,0.027499054,0.27444285,0.04150743,0.003943868,0.64872634],"study_design_scores_gemma":[0.00014323839,0.0011984662,0.0019777354,0.000056627112,0.00007824631,0.0017021493,0.00007555622,0.59853643,0.36662972,0.012103944,0.017404454,0.000093506314],"about_ca_topic_score_codex":0.0014242323,"about_ca_topic_score_gemma":0.0023683244,"teacher_disagreement_score":0.0034735003,"about_ca_system_score_codex":0.0007722592,"about_ca_system_score_gemma":0.00057650346,"threshold_uncertainty_score":0.011619985},"labels":[],"label_agreement":null},{"id":"W2113499707","doi":"10.1109/ismvl.1995.513517","title":"The evaluation of full sensitivity for test generation in MVL circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Sensitivity (control systems); Electronic circuit; Automatic test pattern generation; Mathematics; Fraction (chemistry); Variable (mathematics); Computer science; Upper and lower bounds; Algorithm; Electronic engineering; Engineering; Electrical engineering","score_opus":0.13446942882337168,"score_gpt":0.29522612596201453,"score_spread":0.16075669713864285,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113499707","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06582963,0.0009114724,0.9288388,0.00020474664,0.000022307544,0.00009926872,0.00014666322,0.0014859837,0.0024610637],"genre_scores_gemma":[0.79255724,0.00034738248,0.20515123,0.00014507845,0.000058381447,0.00018687124,0.00027280915,0.00021162911,0.0010694303],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9924561,0.003305969,0.00027720866,0.0006604747,0.0028527258,0.00044758563],"domain_scores_gemma":[0.95107466,0.04216604,0.0012066294,0.0031460964,0.0019314163,0.0004750973],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005741276,0.0010031378,0.0010999412,0.0021724282,0.00042671338,0.0012136954,0.001236684,0.0011043478,0.0024113778],"category_scores_gemma":[0.035607696,0.00056893314,0.0008620803,0.0009614588,0.001686741,0.002058054,0.0017688947,0.0010745473,0.0003331949],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017879651,0.0001375728,0.0064394246,0.00067704794,0.00017501976,0.0003073248,0.00028342806,0.5258682,0.048480276,0.04910421,0.0017397179,0.36499986],"study_design_scores_gemma":[0.000032895445,0.00025397373,0.001108286,0.000041605956,0.000027097867,0.00033066122,0.000012735847,0.9603467,0.019785391,0.017230205,0.0008028979,0.000027712684],"about_ca_topic_score_codex":0.0007090184,"about_ca_topic_score_gemma":0.00050300005,"teacher_disagreement_score":0.005741276,"about_ca_system_score_codex":0.0015673096,"about_ca_system_score_gemma":0.0008487671,"threshold_uncertainty_score":0.030363142},"labels":[],"label_agreement":null},{"id":"W2113717210","doi":"10.1109/test.2007.4437613","title":"On using lossless compression of debug data in embedded logic analysis","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":81,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Lossless compression; Computer science; Debugging; Lossy compression; Data compression; Embedded system; Algorithm; Programming language; Artificial intelligence","score_opus":0.12072920166525351,"score_gpt":0.36368507314877974,"score_spread":0.2429558714835262,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113717210","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21401909,0.0030279441,0.77532417,0.0007487518,0.00007052985,0.00019697005,0.0001086788,0.0019011163,0.004602766],"genre_scores_gemma":[0.70195055,0.0013239629,0.2931957,0.00033722873,0.00014873774,0.00013051539,0.00018022429,0.00022201141,0.0025110962],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989323,0.0003013371,0.000045169472,0.00011691091,0.0005347668,0.00006954867],"domain_scores_gemma":[0.9923454,0.005097126,0.0005660441,0.001280707,0.0006014732,0.0001093305],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017705341,0.0009001752,0.00043104927,0.0011600063,0.0003784248,0.0010834029,0.0012352925,0.0007001117,0.0013786802],"category_scores_gemma":[0.008975414,0.00029726187,0.00020331703,0.0012108133,0.0013842441,0.0038116612,0.0010526583,0.0008660722,0.00041430624],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00271988,0.0002954417,0.005344422,0.00035870163,0.0000681806,0.00039991643,0.00036737852,0.07220532,0.2497879,0.026178846,0.0017574638,0.6405166],"study_design_scores_gemma":[0.00014286117,0.0010291676,0.002986486,0.000076156735,0.00006614662,0.00094913767,0.00009413343,0.51049024,0.4570624,0.021700166,0.0053298133,0.00007327806],"about_ca_topic_score_codex":0.00052557106,"about_ca_topic_score_gemma":0.0007136712,"teacher_disagreement_score":0.0017705341,"about_ca_system_score_codex":0.0006938134,"about_ca_system_score_gemma":0.00037599576,"threshold_uncertainty_score":0.009363651},"labels":[],"label_agreement":null},{"id":"W2113748319","doi":"10.1109/icppw.2004.61","title":"Nicarus: A distributed verilog compiler","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Compiler; Computer science; Speedup; Verilog; Parallel computing; Compiler correctness; Overhead (engineering); Process (computing); Optimizing compiler; Computer architecture; Software; Compiler construction; Programming language; Embedded system; Field-programmable gate array","score_opus":0.01760343794883809,"score_gpt":0.2272756272911135,"score_spread":0.2096721893422754,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113748319","genre_codex":"methods","genre_gemma":"software","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"software","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0074548163,0.00017372178,0.9605081,0.00013364003,0.000098156925,0.00008695799,0.00019870343,0.024946822,0.006399183],"genre_scores_gemma":[0.14262539,0.0002619997,0.846695,0.00021379694,0.00006783889,0.0002561207,0.00084067293,0.0028302325,0.006208942],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99922776,0.00017051627,0.0000637109,0.00013390729,0.00032126677,0.000082776016],"domain_scores_gemma":[0.99902487,0.0003408159,0.000061059196,0.00029855277,0.00022799983,0.000046691617],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010349242,0.0004740032,0.0005494297,0.0008621402,0.00047006406,0.0010240049,0.0017187643,0.00054253364,0.005510468],"category_scores_gemma":[0.0027799467,0.00052303233,0.00042323087,0.0005103194,0.0005482323,0.0014711006,0.0013687798,0.0012295909,0.0024920222],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009785843,0.00038014352,0.0020945491,0.00044652552,0.0000869357,0.00044698227,0.00034306472,0.1423655,0.052210037,0.09529778,0.033729192,0.67162067],"study_design_scores_gemma":[0.00035959206,0.0002471855,0.00039922658,0.0000886079,0.00008671641,0.00047222924,0.00006374955,0.8032635,0.05728477,0.03926022,0.098416805,0.000057379602],"about_ca_topic_score_codex":0.0009576365,"about_ca_topic_score_gemma":0.001526856,"teacher_disagreement_score":0.005510468,"about_ca_system_score_codex":0.00066970463,"about_ca_system_score_gemma":0.0019768924,"threshold_uncertainty_score":0.018434405},"labels":[],"label_agreement":null},{"id":"W2113846353","doi":"10.1109/ccece.2004.1345243","title":"Modeling the interconnects of Xilinx Virtex FPGAs and derivation of their test configurations","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Virtex; Field-programmable gate array; Bipartite graph; Computer science; Interconnection; Set (abstract data type); Parallel computing; Reconfigurable computing; Enhanced Data Rates for GSM Evolution; Computer architecture; Embedded system; Theoretical computer science; Graph; Artificial intelligence; Telecommunications","score_opus":0.024305590143368055,"score_gpt":0.22541111334713448,"score_spread":0.20110552320376643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113846353","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10759727,0.00023977237,0.8720032,0.00011809704,0.000027691683,0.00007375074,0.0002969145,0.0006538669,0.018989535],"genre_scores_gemma":[0.84782904,0.0002980913,0.14490362,0.000062186155,0.000009583271,0.00016141018,0.00049267383,0.000089283545,0.0061541316],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99988806,0.000034727116,0.000005289795,0.000018897308,0.000033018398,0.000020024665],"domain_scores_gemma":[0.9999076,0.000036255333,0.0000150229835,0.000015875576,0.000018198556,0.000007000809],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012921444,0.00045249914,0.00016642713,0.00038894388,0.00022937918,0.00043541304,0.0006985988,0.0003536698,0.0016935839],"category_scores_gemma":[0.00037466647,0.00022984087,0.00024479747,0.0003466602,0.00031549376,0.0004183169,0.00026577353,0.00036212563,0.00029842186],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024581008,0.0000124064245,0.00052705134,0.00004704111,0.0000072594203,0.00018941505,0.00003093505,0.9489012,0.0068122214,0.032982662,0.0003075178,0.010157781],"study_design_scores_gemma":[0.0000053232015,0.000030894695,0.00023038157,0.000011672982,0.000006382288,0.00006154882,0.000020123318,0.981503,0.004368225,0.011889694,0.0018679444,0.000004696553],"about_ca_topic_score_codex":0.0033308181,"about_ca_topic_score_gemma":0.0046698498,"teacher_disagreement_score":0.0033308181,"about_ca_system_score_codex":0.0004800702,"about_ca_system_score_gemma":0.0005085238,"threshold_uncertainty_score":0.006622851},"labels":[],"label_agreement":null},{"id":"W2114121075","doi":"10.1109/isqed.2008.4479846","title":"Embedded Deterministic Test Exploiting Care Bit Clustering and Seed Borrowing","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Cluster analysis; Test compression; Bandwidth (computing); Fault coverage; Code coverage; Automatic test pattern generation; Channel (broadcasting); Test set; Computer engineering; Embedded system; Engineering; Computer network; Artificial intelligence; Software; Programming language","score_opus":0.024838189829448607,"score_gpt":0.2252052862961713,"score_spread":0.20036709646672268,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114121075","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.422605,0.0003397835,0.56825596,0.00014740517,0.00003831402,0.00012226404,0.000065363696,0.0014481427,0.006977732],"genre_scores_gemma":[0.9342714,0.00006870244,0.06402574,0.00006874983,0.000012187372,0.00003823152,0.000056396955,0.000059439262,0.0013991673],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99958557,0.000081662634,0.000022995353,0.000077366996,0.00018372813,0.000048642687],"domain_scores_gemma":[0.99875915,0.00052353943,0.00022326433,0.00031536884,0.00013102923,0.00004763883],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028871378,0.00039046537,0.0003108964,0.00039952187,0.00025529834,0.0003721994,0.0007353706,0.00032119668,0.00093461876],"category_scores_gemma":[0.0015796113,0.00015328327,0.0001583622,0.00038569482,0.0005923669,0.0007477895,0.0007040174,0.00036467105,0.0001769684],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006634858,0.00018931844,0.0025722836,0.00015851854,0.00004353477,0.0011308548,0.0001954009,0.069652095,0.7249976,0.0371356,0.00075280794,0.16250843],"study_design_scores_gemma":[0.00005371458,0.0009135567,0.0022314377,0.000028695129,0.0000389134,0.0017856676,0.00004605339,0.3168188,0.66462773,0.010185535,0.00322733,0.00004262038],"about_ca_topic_score_codex":0.00026278445,"about_ca_topic_score_gemma":0.00058806763,"teacher_disagreement_score":0.00093461876,"about_ca_system_score_codex":0.00032544733,"about_ca_system_score_gemma":0.00029742403,"threshold_uncertainty_score":0.0031266212},"labels":[],"label_agreement":null},{"id":"W2114126226","doi":"10.1109/test.1989.82343","title":"SASPL: a test program productivity analysis tool","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Mitel (Canada)","funders":"","keywords":"Test (biology); Overhead (engineering); Computer science; Productivity; Production (economics); Variety (cybernetics); Automatic test equipment; Automatic test pattern generation; Manufacturing engineering; Software engineering; Embedded system; Reliability engineering; Engineering; Artificial intelligence; Operating system; Electronic circuit","score_opus":0.01662901627646022,"score_gpt":0.25053944892677416,"score_spread":0.23391043265031394,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114126226","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0031024,0.00009129485,0.84378165,0.00014525169,0.00005390872,0.00017884349,0.0026842454,0.14778829,0.0021741164],"genre_scores_gemma":[0.06638386,0.00031057248,0.8801855,0.00032531068,0.00015009713,0.0014866315,0.014927838,0.02881652,0.0074136495],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963289,0.0009870816,0.00043100322,0.000374491,0.0017037422,0.00017479828],"domain_scores_gemma":[0.9843731,0.009803664,0.0012123315,0.0012987144,0.0030632317,0.0002489959],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004000998,0.0018806634,0.00076980045,0.0038513804,0.000505867,0.0021840003,0.0022439696,0.0007540129,0.024824176],"category_scores_gemma":[0.018070078,0.0012629355,0.0014057223,0.0020382002,0.00048254582,0.0026632738,0.0014513762,0.002166703,0.008912487],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00083562196,0.0003604309,0.0071048564,0.0011806831,0.00027755476,0.00051060115,0.000497778,0.046325773,0.022868307,0.017771108,0.18208304,0.7201844],"study_design_scores_gemma":[0.0006006101,0.0006843228,0.005795116,0.00035948338,0.00027151487,0.001287733,0.00022264641,0.6370976,0.058700204,0.029857561,0.2648693,0.0002539588],"about_ca_topic_score_codex":0.0020151571,"about_ca_topic_score_gemma":0.0017380111,"teacher_disagreement_score":0.024824176,"about_ca_system_score_codex":0.00078718836,"about_ca_system_score_gemma":0.0020723734,"threshold_uncertainty_score":0.083045125},"labels":[],"label_agreement":null},{"id":"W2114145242","doi":"10.1109/ccece.2008.4564819","title":"Multi-TAP connection architectures for application specific integrated circuits","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"McMaster University; Advanced Micro Devices (Canada)","funders":"","keywords":"Debugging; Computer science; Reuse; Embedded system; Computer architecture; Design for testing; Architecture; Reliability engineering; Engineering; Operating system; Testability","score_opus":0.03099194933755917,"score_gpt":0.20743586839198352,"score_spread":0.17644391905442436,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114145242","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.092682466,0.0056653614,0.84418404,0.00046020886,0.0004474634,0.00025766896,0.00018943359,0.005640541,0.050472766],"genre_scores_gemma":[0.7193295,0.0032369327,0.25612524,0.0003909563,0.00027876243,0.0001903565,0.0004224066,0.0003627221,0.019663122],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997292,0.00004822015,0.000022203227,0.000045940695,0.00012091463,0.00003343698],"domain_scores_gemma":[0.9995447,0.00008503273,0.000048710983,0.00015733292,0.00014238429,0.000021839565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019509383,0.0005266066,0.00020008576,0.0010150577,0.00030946275,0.00097274495,0.00086060294,0.00056279707,0.008570902],"category_scores_gemma":[0.00072008965,0.00018297185,0.00031561046,0.0009228451,0.0002412574,0.0012961982,0.000557921,0.0006559695,0.0021584036],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024525172,0.00012651859,0.0017449677,0.0005772191,0.00004905847,0.00045688057,0.0002080922,0.018740295,0.13697441,0.09874703,0.009335744,0.7327945],"study_design_scores_gemma":[0.00006105694,0.0012674952,0.0048081377,0.0002842339,0.00019105998,0.005283963,0.00019913,0.4643396,0.14198822,0.12654817,0.25491655,0.00011236476],"about_ca_topic_score_codex":0.0002793627,"about_ca_topic_score_gemma":0.0010306996,"teacher_disagreement_score":0.008570902,"about_ca_system_score_codex":0.00039872513,"about_ca_system_score_gemma":0.0002715305,"threshold_uncertainty_score":0.028672576},"labels":[],"label_agreement":null},{"id":"W2114359066","doi":"10.1023/a:1023717617973","title":"Thermal Testing of Analogue Integrated Circuits: A Case Study","year":2003,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Bridging (networking); Electronic circuit; Operational amplifier; Fault (geology); Waveform; Electronic engineering; Computer science; Thermal; Fault coverage; Amplifier; Reliability engineering; Engineering; Electrical engineering; Physics; Voltage; CMOS","score_opus":0.043169338756530944,"score_gpt":0.26527274950966556,"score_spread":0.2221034107531346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114359066","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9629815,0.0010080492,0.024235096,0.00073551293,0.000061029714,0.00021824485,0.00011946736,0.00011950986,0.010521374],"genre_scores_gemma":[0.98797905,0.0005369031,0.008228408,0.00013010822,0.00003121963,0.000038362665,0.000032440996,0.000040984753,0.0029826155],"study_design_codex":"case_report","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99837,0.00052939367,0.00009249487,0.00016373131,0.00060563575,0.0002387906],"domain_scores_gemma":[0.9933369,0.005034761,0.0004002922,0.00044195628,0.000460773,0.00032542157],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011808989,0.0009224583,0.00048969954,0.0012243167,0.0015378819,0.0010845213,0.0019218004,0.003777315,0.003643497],"category_scores_gemma":[0.0083415,0.0005462319,0.00090238045,0.0008872908,0.0013798435,0.0008283893,0.0008234963,0.0011289137,0.0004714895],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021812245,0.005131621,0.061762575,0.0017562596,0.00025464958,0.6402114,0.009238872,0.0605621,0.061736073,0.009328061,0.0052979346,0.14253923],"study_design_scores_gemma":[0.00043777315,0.0057624183,0.03709936,0.00053750974,0.0004715236,0.7052834,0.0100066755,0.1006145,0.11041199,0.0076154214,0.021500995,0.0002583953],"about_ca_topic_score_codex":0.0019128898,"about_ca_topic_score_gemma":0.004787145,"teacher_disagreement_score":0.003777315,"about_ca_system_score_codex":0.00067670166,"about_ca_system_score_gemma":0.00037011286,"threshold_uncertainty_score":0.012188673},"labels":[],"label_agreement":null},{"id":"W2115099700","doi":"10.1109/ats.1993.398798","title":"T-BIST: A built-in self-test for analog circuits based on parameter translation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Voltage; Translation (biology); Electronic circuit; Limiting; Built-in self-test; Computer science; Range (aeronautics); Electronic engineering; Sensitivity (control systems); Electrical engineering; Engineering","score_opus":0.05449545554150017,"score_gpt":0.2550203398475161,"score_spread":0.20052488430601592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115099700","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030595914,0.0008744697,0.95836914,0.0001389972,0.0001233365,0.00015945215,0.00010793539,0.0061114933,0.0035193218],"genre_scores_gemma":[0.54608977,0.0007277912,0.44692296,0.000546976,0.00020597498,0.00024241238,0.00036604816,0.00050239457,0.004395698],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99936455,0.00014401638,0.000037826325,0.000109738394,0.00029241195,0.000051436837],"domain_scores_gemma":[0.998911,0.0005058595,0.00015696425,0.0002464263,0.00014597464,0.000033708435],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038537415,0.00060934643,0.0005246006,0.0007977399,0.00028895005,0.00058421626,0.0011992577,0.0005664998,0.0027303656],"category_scores_gemma":[0.0012225885,0.0002526175,0.00047687144,0.00046574575,0.0009281818,0.0012860353,0.0005519202,0.0006081678,0.00084376277],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008082887,0.00020044389,0.0034211013,0.0007813545,0.00016042119,0.00085951906,0.00023149366,0.024060419,0.33023593,0.043006703,0.0056812693,0.59055305],"study_design_scores_gemma":[0.0001382413,0.0022377244,0.002819586,0.00010305199,0.00017906104,0.0043128124,0.00005092034,0.3047386,0.6336741,0.016503707,0.03512868,0.00011354135],"about_ca_topic_score_codex":0.00022506608,"about_ca_topic_score_gemma":0.00026598596,"teacher_disagreement_score":0.0027303656,"about_ca_system_score_codex":0.00029155987,"about_ca_system_score_gemma":0.00029308908,"threshold_uncertainty_score":0.009133995},"labels":[],"label_agreement":null},{"id":"W2115293262","doi":"10.1109/dsd.2011.9","title":"On Failure Rate Assessment Using an Executable Model of the System","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Executable; Failure rate; Computer science; Key (lock); Reliability engineering; Reliability (semiconductor); Transient (computer programming); Systems engineering; Embedded system; Risk analysis (engineering); Engineering; Computer security; Operating system","score_opus":0.09049000033789781,"score_gpt":0.26057865074855247,"score_spread":0.17008865041065466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115293262","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.052359793,0.0001699039,0.943216,0.00010880435,0.000018657596,0.0000732114,0.00015461298,0.0004747867,0.0034242754],"genre_scores_gemma":[0.90271616,0.0005261297,0.09008496,0.000045377994,0.000049348466,0.00025745286,0.00039841325,0.00013618196,0.005785912],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99936086,0.00022981997,0.000024914445,0.000088285495,0.00024333113,0.00005270461],"domain_scores_gemma":[0.99763167,0.0016610107,0.00019171146,0.00018125171,0.0003038395,0.000030525116],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012674092,0.0010003247,0.00066933135,0.001107244,0.00027172032,0.0010029773,0.0009143096,0.0009916433,0.0023475906],"category_scores_gemma":[0.0060076066,0.0002950803,0.0008079835,0.00045273665,0.000499297,0.0012582553,0.00046791777,0.0006905948,0.0005401027],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028580744,0.0000144225405,0.00058130716,0.000021781603,0.000011128105,0.000038898917,0.000029310882,0.9860561,0.0010919981,0.004772527,0.00010840534,0.007245411],"study_design_scores_gemma":[8.933413e-7,0.000008637666,0.000078030236,0.0000019302613,0.0000025189931,0.000009196897,0.0000018944617,0.9990163,0.00014638694,0.000653667,0.000078723875,0.0000017775263],"about_ca_topic_score_codex":0.0064659794,"about_ca_topic_score_gemma":0.0030855895,"teacher_disagreement_score":0.0064659794,"about_ca_system_score_codex":0.00070048845,"about_ca_system_score_gemma":0.0006885119,"threshold_uncertainty_score":0.012856662},"labels":[],"label_agreement":null},{"id":"W2115404094","doi":"10.1109/ccece.1999.807257","title":"A fast signature simulation technique for PPSFP simulators","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Signature (topology); Computer science; Computation; Property (philosophy); Algorithm; Table (database); Scheme (mathematics); Computer engineering; Data mining; Mathematics","score_opus":0.019360718157448737,"score_gpt":0.2683151366456939,"score_spread":0.24895441848824515,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115404094","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0054483633,0.000049724265,0.9909944,0.000058919366,0.000032953612,0.00004529653,0.000037091257,0.0019666133,0.0013666794],"genre_scores_gemma":[0.24016805,0.00018208298,0.7549719,0.00010828155,0.000029877358,0.00025956662,0.00021682774,0.00045675362,0.0036066687],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99951625,0.00010642381,0.000028557197,0.000047564135,0.0002568717,0.000044332788],"domain_scores_gemma":[0.9990595,0.00042177993,0.00006229658,0.00026420847,0.00016654078,0.00002577421],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048451204,0.0005091776,0.0003469768,0.00045400098,0.0003440626,0.0004685058,0.0010542223,0.0005844429,0.0045354017],"category_scores_gemma":[0.0023206219,0.00037920993,0.0003964595,0.00038321762,0.00047882643,0.0013512945,0.0008580814,0.001113348,0.001053905],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005597155,0.00010953175,0.0012761712,0.00035000255,0.00008633454,0.0004239421,0.00041563532,0.23600546,0.17643866,0.18259811,0.0061274976,0.39560896],"study_design_scores_gemma":[0.000082619306,0.00023266218,0.00016612114,0.00004188572,0.00003166036,0.00036765437,0.0000343196,0.8072823,0.13252278,0.026065381,0.03313714,0.00003534354],"about_ca_topic_score_codex":0.0006649535,"about_ca_topic_score_gemma":0.0008409559,"teacher_disagreement_score":0.0045354017,"about_ca_system_score_codex":0.0004720816,"about_ca_system_score_gemma":0.00077979657,"threshold_uncertainty_score":0.015172422},"labels":[],"label_agreement":null},{"id":"W2115695824","doi":"10.1109/imtc.2007.379055","title":"VLSI Circuit Test Vector Compression Technique","year":2007,"lang":"en","type":"article","venue":"Conference proceedings - IEEE Instrumentation/Measurement Technology Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Lossless compression; Computer science; Computer hardware; Very-large-scale integration; Test vector; Data compression; Chip; Embedded system; Overhead (engineering); Benchmark (surveying); Test compression; Automatic test pattern generation; Test set; Electronic circuit; Engineering; Algorithm; Electrical engineering","score_opus":0.06027188924241896,"score_gpt":0.2651712639284405,"score_spread":0.2048993746860215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115695824","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021074368,0.0012320502,0.96771777,0.00017471123,0.0001448845,0.00014960484,0.00010547117,0.0019477896,0.0074533434],"genre_scores_gemma":[0.48238036,0.0016001263,0.4992481,0.00041385327,0.00026516593,0.0002969896,0.0007116594,0.00016761296,0.014916126],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995834,0.000036653393,0.000021649255,0.00004449499,0.00028831008,0.000025384876],"domain_scores_gemma":[0.999673,0.00008223162,0.00003612091,0.000065749235,0.0001291566,0.000013713036],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016767545,0.00038671357,0.00029047308,0.00080203125,0.00018922421,0.00036945858,0.0007982175,0.00030543742,0.002775321],"category_scores_gemma":[0.0006459336,0.00013235284,0.00020401047,0.00071526726,0.0003043912,0.0007127584,0.00035110873,0.00053679367,0.00062538544],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014477337,0.00006321562,0.0008643218,0.00019732882,0.0000360609,0.0002513363,0.000076092496,0.0115343835,0.20190153,0.017886087,0.004438764,0.76260614],"study_design_scores_gemma":[0.00011646059,0.0010310533,0.0035279866,0.00008608626,0.00010360876,0.004708158,0.000054801953,0.44150355,0.4588532,0.011254928,0.078688554,0.00007159126],"about_ca_topic_score_codex":0.00052545086,"about_ca_topic_score_gemma":0.0006652527,"teacher_disagreement_score":0.002775321,"about_ca_system_score_codex":0.00034245223,"about_ca_system_score_gemma":0.00037191302,"threshold_uncertainty_score":0.0092843175},"labels":[],"label_agreement":null},{"id":"W2115815757","doi":"10.1109/vtest.1998.670905","title":"Transition maximization techniques for enhancing the two-pattern fault coverage of pseudorandom test pattern generators","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Maximization; Pseudorandom number generator; Heuristic; Computer science; Fault coverage; Fault (geology); Automatic test pattern generation; Algorithm; Random number generation; Engineering; Mathematics; Artificial intelligence; Electronic circuit; Mathematical optimization; Electrical engineering","score_opus":0.016866713633605774,"score_gpt":0.2274393128696257,"score_spread":0.21057259923601993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115815757","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.075475015,0.00031479006,0.92190135,0.0000933109,0.000011802719,0.000052803884,0.000024407782,0.0005472697,0.0015791901],"genre_scores_gemma":[0.8497266,0.00016920824,0.14893785,0.000080560276,0.00002091623,0.00008524902,0.00006168482,0.00009149767,0.0008264628],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993357,0.0002684743,0.000037634527,0.00008119645,0.000218513,0.00005850218],"domain_scores_gemma":[0.996539,0.0025627795,0.00037902506,0.00027076178,0.00019459492,0.000053854066],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006703297,0.00045977245,0.00031730544,0.00058326626,0.00016536901,0.00027641156,0.000534185,0.00036779285,0.0010902497],"category_scores_gemma":[0.003970744,0.00018635702,0.0002857088,0.00042223593,0.00050778367,0.00078547763,0.00044324275,0.0004791198,0.000274535],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011926731,0.0001962719,0.0029240774,0.0003509609,0.0000787519,0.0003415966,0.00026034057,0.30887815,0.15100724,0.060226653,0.00087519304,0.4736681],"study_design_scores_gemma":[0.00012185067,0.0009902405,0.0014392807,0.00003153134,0.000064757005,0.00079008396,0.00002499826,0.83333355,0.12915474,0.030970393,0.0030436332,0.000035047644],"about_ca_topic_score_codex":0.00021684737,"about_ca_topic_score_gemma":0.00033226993,"teacher_disagreement_score":0.0010902497,"about_ca_system_score_codex":0.00027606366,"about_ca_system_score_gemma":0.00022342766,"threshold_uncertainty_score":0.0036472678},"labels":[],"label_agreement":null},{"id":"W2116003598","doi":"10.1109/vtest.1997.599445","title":"A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":55,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Robustness (evolution); Probabilistic logic; Subthreshold conduction; Computer science; Current (fluid); Differential (mechanical device); Algorithm; Electronic engineering; Artificial intelligence; Engineering; Transistor; Electrical engineering; Voltage","score_opus":0.05985015777979617,"score_gpt":0.25073245362360624,"score_spread":0.19088229584381006,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116003598","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016934695,0.00011061643,0.99736553,0.000059530816,0.0000117458685,0.00002026686,0.000021575957,0.00022261732,0.000494684],"genre_scores_gemma":[0.25300106,0.0004290044,0.7441548,0.0002530868,0.00013055514,0.00015001374,0.0001736165,0.000096988704,0.0016108437],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986473,0.00024150085,0.00008075583,0.00024986317,0.00069887517,0.000081741266],"domain_scores_gemma":[0.9978854,0.0011442562,0.00026483406,0.00021384931,0.0004285591,0.00006304955],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00087366934,0.00081370067,0.0007500591,0.0021238856,0.0004178719,0.0010543223,0.0017881647,0.0012433201,0.0014822284],"category_scores_gemma":[0.0050747497,0.00038988458,0.0007978281,0.0010135575,0.0012445445,0.0022380275,0.0013536833,0.00096549647,0.00062127557],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000276995,0.000112290174,0.0036887755,0.000506634,0.00011891987,0.0007708173,0.0003128338,0.19898848,0.062956385,0.11635133,0.0023748754,0.61354166],"study_design_scores_gemma":[0.000030378995,0.00015273166,0.0008289484,0.000035117897,0.000062977546,0.0012750035,0.00003407699,0.9158725,0.02136709,0.055002075,0.005282619,0.00005649924],"about_ca_topic_score_codex":0.0008555602,"about_ca_topic_score_gemma":0.00076815387,"teacher_disagreement_score":0.0021238856,"about_ca_system_score_codex":0.00062364026,"about_ca_system_score_gemma":0.00081698835,"threshold_uncertainty_score":0.0049585104},"labels":[],"label_agreement":null},{"id":"W2116047844","doi":"10.1109/iccd.1995.528823","title":"Concurrent automatic test pattern generation algorithm for combinational circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Automatic test pattern generation; Combinational logic; Computer science; Fault coverage; Test compression; Algorithm; Sequential logic; Test (biology); Reliability engineering; Electronic circuit; Parallel computing; Computer engineering; Logic gate; Engineering","score_opus":0.05776115922850643,"score_gpt":0.2534168806534985,"score_spread":0.19565572142499205,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116047844","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039510325,0.00008188415,0.95658916,0.000090061054,0.000013679151,0.000105024985,0.000059939954,0.0015340429,0.0020158538],"genre_scores_gemma":[0.6072132,0.00006484755,0.3902843,0.00006597059,0.0000133056055,0.00023487658,0.00026056453,0.000119022,0.0017439339],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99943334,0.00010651184,0.000031732867,0.00013735589,0.00023352548,0.00005758582],"domain_scores_gemma":[0.9989537,0.00052430504,0.00009263884,0.0001671717,0.000225838,0.00003632026],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005208781,0.00042674775,0.0003905726,0.0005151996,0.00036205625,0.0005163911,0.0008848429,0.00045068082,0.001794084],"category_scores_gemma":[0.002108292,0.00023586131,0.00037386725,0.00053273403,0.00043918556,0.0007454764,0.00060468144,0.00045019155,0.00025856172],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039763344,0.00018716259,0.0024044348,0.0001607313,0.000066664645,0.00029347558,0.00019756342,0.23621154,0.037999865,0.02920243,0.003033068,0.6898454],"study_design_scores_gemma":[0.00009583569,0.00009446559,0.00028244153,0.000006965639,0.00001783666,0.00014563782,0.000010850719,0.97550666,0.008765492,0.013376713,0.001688638,0.000008465327],"about_ca_topic_score_codex":0.0024417555,"about_ca_topic_score_gemma":0.0028510317,"teacher_disagreement_score":0.0024417555,"about_ca_system_score_codex":0.00057105767,"about_ca_system_score_gemma":0.0009614158,"threshold_uncertainty_score":0.0060017705},"labels":[{"model":"gemma","categories":[],"domain":null,"study_design":"simulation_or_modeling","genre":"empirical","about_ca_system":false,"about_ca_topic":false,"confidence":"low"},{"model":"gpt","categories":[],"domain":null,"study_design":"design_other","genre":"methods","about_ca_system":false,"about_ca_topic":false,"confidence":"high"}],"label_agreement":"split"},{"id":"W2116058356","doi":"10.1145/1403375.1403437","title":"On automated trigger event generation in post-silicon validation","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Event (particle physics); Computer science; Set (abstract data type); State (computer science); Software bug; Embedded system; Real-time computing; Chip; Computer hardware; Software; Operating system; Programming language","score_opus":0.03669804733634632,"score_gpt":0.26329606386483057,"score_spread":0.22659801652848424,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116058356","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053153615,0.000302696,0.93864095,0.00019280644,0.000028326784,0.00018042684,0.00009718374,0.004407182,0.002996685],"genre_scores_gemma":[0.6945893,0.0002015834,0.3023397,0.0001599794,0.000038538084,0.00018182892,0.00038086364,0.0005837979,0.0015244377],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9927026,0.0041672285,0.00023682471,0.0005117502,0.0019495806,0.00043210626],"domain_scores_gemma":[0.97020257,0.024072614,0.001140704,0.0032684759,0.0011836105,0.00013196436],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004442665,0.0008769371,0.00072214444,0.0012157729,0.00054309913,0.0013424251,0.0015534606,0.0012058492,0.003464622],"category_scores_gemma":[0.017787311,0.0005013936,0.00072534435,0.00070947973,0.0015937695,0.0020609805,0.0011170518,0.0011639987,0.00079815247],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012863859,0.00045931654,0.007036086,0.00045755677,0.000082352875,0.0013574491,0.00078806176,0.2846271,0.06745162,0.10456411,0.003979311,0.52791065],"study_design_scores_gemma":[0.00010894662,0.00034168822,0.00089179765,0.00007331258,0.000029088624,0.000526507,0.000058514688,0.8677985,0.08478347,0.04059599,0.004752456,0.000039751547],"about_ca_topic_score_codex":0.0009327071,"about_ca_topic_score_gemma":0.0010027465,"teacher_disagreement_score":0.004442665,"about_ca_system_score_codex":0.0007182898,"about_ca_system_score_gemma":0.0007938539,"threshold_uncertainty_score":0.023495317},"labels":[],"label_agreement":null},{"id":"W2116342311","doi":"10.1109/ectc.1991.163932","title":"Determination of PLCC socket contact normal force and reliability","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Reliability (semiconductor); Reliability engineering; Computer science; Failure rate; Range (aeronautics); Engineering; Physics","score_opus":0.01923081462694282,"score_gpt":0.2254834205652625,"score_spread":0.20625260593831968,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116342311","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5406066,0.0007620637,0.4494984,0.00012437691,0.00006815604,0.00008525106,0.00046851655,0.0018680278,0.0065186033],"genre_scores_gemma":[0.9541518,0.00013578337,0.044220045,0.0000120418545,0.000011714476,0.000044900866,0.00024286122,0.00004670644,0.0011341079],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99862015,0.000099526376,0.000037843165,0.00014701193,0.0010363323,0.000059111288],"domain_scores_gemma":[0.99715257,0.00094553153,0.0003903782,0.0003137869,0.0011276449,0.00007011188],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005917106,0.0004705698,0.0003248475,0.0019452948,0.0004005244,0.00056626654,0.00041445103,0.0005327492,0.0016088004],"category_scores_gemma":[0.004701832,0.00021094519,0.00020085895,0.00095893437,0.0006547896,0.00048088134,0.00043106388,0.00038929292,0.00049172796],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047126994,0.00012602645,0.0870134,0.00033462088,0.000052511103,0.0004813148,0.0005863996,0.07854811,0.44780666,0.00794065,0.003518174,0.37312084],"study_design_scores_gemma":[0.000025846799,0.0006496705,0.06408826,0.0000462042,0.00003602782,0.0015724222,0.00020050658,0.5403247,0.37861496,0.004886806,0.009416547,0.00013794657],"about_ca_topic_score_codex":0.0019236231,"about_ca_topic_score_gemma":0.002339971,"teacher_disagreement_score":0.0019452948,"about_ca_system_score_codex":0.000512644,"about_ca_system_score_gemma":0.00041647063,"threshold_uncertainty_score":0.005381942},"labels":[],"label_agreement":null},{"id":"W2116715819","doi":"10.1109/mdat.2013.2279752","title":"An Analysis of Industrial SRAM Test Results—A Comprehensive Study on Effectiveness and Classification of March Test Algorithms","year":2013,"lang":"en","type":"article","venue":"IEEE Design and Test","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"Infineon Technologies; Technische Universität München; Augsburg University","keywords":"Test (biology); Algorithm; Identification (biology); Automotive industry; Computer science; Microcontroller; Static random-access memory; Cover (algebra); Embedded system; Reliability engineering; Engineering; Computer hardware","score_opus":0.09669473654328817,"score_gpt":0.3069813540498969,"score_spread":0.21028661750660874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116715819","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7378079,0.007776971,0.24623272,0.00028564036,0.000042170002,0.000108461165,0.00046281464,0.0008947074,0.0063885963],"genre_scores_gemma":[0.95148647,0.0011582266,0.046104323,0.00004887608,0.000049113398,0.00003044795,0.00060009083,0.00009918757,0.00042336114],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997556,0.00086436374,0.00021322245,0.0003019891,0.000909917,0.00015444023],"domain_scores_gemma":[0.97845066,0.01697077,0.0012156075,0.0014194879,0.001781731,0.00016171136],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002205521,0.00067944225,0.00066259323,0.0047940887,0.00027271695,0.00087998394,0.000699079,0.0005277467,0.0008168116],"category_scores_gemma":[0.020015346,0.00015505169,0.0006825266,0.0022468164,0.00045531418,0.0013164217,0.00028351063,0.00036521975,0.00017459244],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009943675,0.00045593202,0.072049044,0.00051709183,0.00037744094,0.00026223302,0.00013232249,0.20690855,0.01856694,0.009568094,0.0016296571,0.6885383],"study_design_scores_gemma":[0.000049198577,0.001594211,0.043806765,0.00010808488,0.00025377225,0.0014324377,0.00010818244,0.9077857,0.033585638,0.007951281,0.003278151,0.000046670364],"about_ca_topic_score_codex":0.000847416,"about_ca_topic_score_gemma":0.0007057663,"teacher_disagreement_score":0.0047940887,"about_ca_system_score_codex":0.0006570623,"about_ca_system_score_gemma":0.00039619088,"threshold_uncertainty_score":0.011664033},"labels":[],"label_agreement":null},{"id":"W2117580189","doi":"10.1109/dftvs.1994.630022","title":"Design of cover circuits for monitoring the output of a MISA","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"Natural Sciences and Engineering Research Council of Canada; Information Technology Research Centre","keywords":"Cover (algebra); Overhead (engineering); Electronic circuit; Fault detection and isolation; Fault (geology); Computer science; Automatic test pattern generation; Sequence (biology); Fault coverage; Built-in self-test; Mixed-signal integrated circuit; Electronic engineering; Algorithm; Engineering; Embedded system; Electrical engineering; Artificial intelligence","score_opus":0.10951158934946596,"score_gpt":0.257236698306589,"score_spread":0.14772510895712304,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117580189","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16960007,0.0009076916,0.8253325,0.00025901213,0.000094945804,0.00023581885,0.000111662346,0.0014924392,0.0019658478],"genre_scores_gemma":[0.7869046,0.0002700262,0.21104209,0.00018212931,0.000117728865,0.0001707652,0.00015022438,0.000052738444,0.0011096988],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995567,0.000086276516,0.000024148196,0.00009362637,0.0001803113,0.000058891892],"domain_scores_gemma":[0.9987752,0.00051635754,0.00027359664,0.00016002261,0.00021847147,0.0000563635],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036725626,0.0005599991,0.000492317,0.00055917236,0.00023439784,0.00039501503,0.0009843234,0.0009136256,0.0012122084],"category_scores_gemma":[0.0013428638,0.00026425775,0.00025522,0.0002427512,0.00037442707,0.0008952662,0.00035783488,0.0004175601,0.00034797192],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010304453,0.00017401704,0.004222864,0.0004907906,0.000120088764,0.00076141703,0.00021057308,0.036146957,0.7426208,0.019249031,0.0010731425,0.1938998],"study_design_scores_gemma":[0.00018601507,0.0024540715,0.0056457887,0.000060496226,0.00019238215,0.0026934934,0.000036893627,0.5021464,0.46252784,0.008293755,0.01569066,0.00007213192],"about_ca_topic_score_codex":0.00013842029,"about_ca_topic_score_gemma":0.000335128,"teacher_disagreement_score":0.0012122084,"about_ca_system_score_codex":0.00037138138,"about_ca_system_score_gemma":0.00019833392,"threshold_uncertainty_score":0.0040552616},"labels":[],"label_agreement":null},{"id":"W2117612279","doi":"10.1109/dftvs.1997.628332","title":"Error identification and data recovery in MISR-based data compaction","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Compaction; Signature (topology); Identification (biology); Scheme (mathematics); Data stream mining; Shift register; Data mining; Real-time computing; Engineering; Mathematics; Telecommunications","score_opus":0.22407503344947755,"score_gpt":0.3259720487690444,"score_spread":0.10189701531956685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117612279","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2356288,0.0005428002,0.7581431,0.0003078977,0.000093136485,0.00015826135,0.000081604616,0.0022875909,0.002756777],"genre_scores_gemma":[0.78158236,0.00020661109,0.21452808,0.0001576321,0.000073612224,0.00007557632,0.00014734124,0.000094646515,0.0031341545],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987061,0.00021288481,0.000109287204,0.00022382595,0.000602121,0.00014570926],"domain_scores_gemma":[0.99737096,0.0006548366,0.00050583953,0.0010159598,0.00038732224,0.00006512012],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006896493,0.00038188722,0.00059640466,0.0008574684,0.00043733444,0.00060840056,0.0010583346,0.00052571937,0.0010062021],"category_scores_gemma":[0.0032100328,0.00026727427,0.00027222416,0.00054546533,0.0007630625,0.0016101366,0.0008573405,0.0005440045,0.000405191],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018064652,0.0002783479,0.0037187915,0.0002589181,0.000049429003,0.0008667109,0.0005063896,0.034754388,0.3859688,0.023517853,0.0015597346,0.5467141],"study_design_scores_gemma":[0.000094435505,0.00089749374,0.0017409583,0.000041276675,0.000059809154,0.0021014449,0.000077300094,0.27318442,0.70787925,0.006074904,0.007780977,0.00006778047],"about_ca_topic_score_codex":0.00026833723,"about_ca_topic_score_gemma":0.0004318377,"teacher_disagreement_score":0.0010583346,"about_ca_system_score_codex":0.00039981332,"about_ca_system_score_gemma":0.00039907158,"threshold_uncertainty_score":0.0036472678},"labels":[],"label_agreement":null},{"id":"W2117876316","doi":"10.1109/ats.2001.990282","title":"Design of an optimal test access architecture using a genetic algorithm","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Serialization; Computer science; System on a chip; Genetic algorithm; Test (biology); Test data; Core (optical fiber); Architecture; Data access; Parallel computing; Embedded system; Programming language","score_opus":0.07132450536246449,"score_gpt":0.27515022722123017,"score_spread":0.20382572185876568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117876316","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08199715,0.000205234,0.912421,0.00028932697,0.000039235765,0.00022126487,0.00005752272,0.0010263824,0.0037429128],"genre_scores_gemma":[0.4224906,0.00019607546,0.5746841,0.000152055,0.000022051148,0.0005498393,0.00014169612,0.000079306454,0.0016842845],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99962604,0.00010943451,0.000018191487,0.00009080213,0.00007525421,0.00008020416],"domain_scores_gemma":[0.99926835,0.00038036628,0.000071943425,0.000032845845,0.00021147165,0.000035075805],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007767536,0.00078958,0.0008148468,0.0012519802,0.00046275862,0.0007454395,0.001072693,0.0014769181,0.0018547995],"category_scores_gemma":[0.0022447587,0.00043245687,0.00061766966,0.0006365475,0.0007641201,0.00052569405,0.00043282637,0.0006967809,0.00023855284],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005894664,0.00007581671,0.0010321802,0.000054500095,0.000038248167,0.00008397589,0.00005921263,0.93464863,0.0055382084,0.00444641,0.00065872085,0.053305212],"study_design_scores_gemma":[0.00003671321,0.00003968278,0.00013564712,0.000007101485,0.000015314798,0.000018963734,0.000014526555,0.99720484,0.0008704881,0.0013028925,0.00034947903,0.0000044343014],"about_ca_topic_score_codex":0.0065324875,"about_ca_topic_score_gemma":0.004131776,"teacher_disagreement_score":0.0065324875,"about_ca_system_score_codex":0.0010468988,"about_ca_system_score_gemma":0.001880865,"threshold_uncertainty_score":0.012988925},"labels":[],"label_agreement":null},{"id":"W2118049790","doi":"10.1109/mtdt.2002.1029772","title":"Fault modeling and pattern-sensitivity testing for a multilevel DRAM","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"CMC Microsystems","keywords":"Dram; Computer science; Sensitivity (control systems); Noise (video); Flash (photography); Fault (geology); Data retention; SIGNAL (programming language); Fault coverage; Electronic engineering; Dynamic random-access memory; Flash memory; Computer hardware; Semiconductor memory; Electronic circuit; Electrical engineering; Engineering; Physics","score_opus":0.0684993667024813,"score_gpt":0.2658015351693046,"score_spread":0.1973021684668233,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118049790","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6265689,0.0003747646,0.3660391,0.00032202242,0.00002218156,0.00009555408,0.00042234367,0.0008712642,0.0052837385],"genre_scores_gemma":[0.97510546,0.00007504995,0.023315325,0.000029287268,0.000006115017,0.00004374328,0.00010659722,0.000022020982,0.001296408],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997427,0.000060116236,0.0000144274,0.00004699509,0.00009322687,0.000042608677],"domain_scores_gemma":[0.99957985,0.00020939753,0.00007117845,0.00005583947,0.00007171345,0.000012077883],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002859601,0.00030887238,0.0002923679,0.00045920146,0.00019356389,0.00032886004,0.00072142837,0.0007009833,0.0011054965],"category_scores_gemma":[0.0010414247,0.00017390658,0.0005452114,0.00025144822,0.00041302346,0.000508017,0.0002394267,0.00032239285,0.00014218218],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006648608,0.000037906804,0.001315659,0.00002578168,0.000014134956,0.00014126662,0.000029463712,0.976132,0.0112042315,0.004676973,0.00014566114,0.0062104673],"study_design_scores_gemma":[0.0000023918387,0.000019774625,0.00013192133,8.488976e-7,0.0000026246971,0.0000152572875,0.0000021667831,0.9979165,0.0013344551,0.0005229223,0.00004962397,0.0000015191393],"about_ca_topic_score_codex":0.008186617,"about_ca_topic_score_gemma":0.005115435,"teacher_disagreement_score":0.008186617,"about_ca_system_score_codex":0.00096879574,"about_ca_system_score_gemma":0.00056230614,"threshold_uncertainty_score":0.01627791},"labels":[],"label_agreement":null},{"id":"W2118138621","doi":"10.1109/test.1995.529825","title":"Non-robust versus robust [test generation]","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Robustness (evolution); Path (computing); Computer science; Test (biology); Automatic test pattern generation; Robust control; Control theory (sociology); Artificial intelligence; Engineering; Electronic circuit; Control system","score_opus":0.1156933080281886,"score_gpt":0.2360339545146501,"score_spread":0.12034064648646149,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118138621","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07687949,0.0024368553,0.8868318,0.001483685,0.0005448119,0.0003147157,0.00060720893,0.0031399278,0.02776152],"genre_scores_gemma":[0.8568586,0.00081719167,0.13533047,0.00087672623,0.00025543914,0.00018259697,0.0006121714,0.00044808057,0.004618752],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9932274,0.0019516832,0.0005118162,0.0012032087,0.0025082224,0.0005975959],"domain_scores_gemma":[0.9793829,0.010674337,0.0020988306,0.0054759346,0.0020486224,0.00031944114],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0037116567,0.0008618289,0.0006096108,0.0007913479,0.00042878723,0.0016764213,0.0024503632,0.0015589471,0.0055012438],"category_scores_gemma":[0.018457638,0.00033916984,0.000913579,0.0006198336,0.0021375094,0.0027508328,0.0014093536,0.0013970621,0.0011119759],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018245642,0.0004260884,0.00406105,0.0015192854,0.0002261784,0.0024599424,0.0003214987,0.097058214,0.1015424,0.43659845,0.009344081,0.34461817],"study_design_scores_gemma":[0.00036447638,0.0030546247,0.0045765,0.00029762794,0.00047777675,0.0052828356,0.00013517322,0.38273486,0.19060585,0.37867767,0.03357127,0.00022145108],"about_ca_topic_score_codex":0.0003485657,"about_ca_topic_score_gemma":0.00037090233,"teacher_disagreement_score":0.0055012438,"about_ca_system_score_codex":0.0005665257,"about_ca_system_score_gemma":0.0006365157,"threshold_uncertainty_score":0.01962936},"labels":[],"label_agreement":null},{"id":"W2118539006","doi":"10.1109/mwscas.2001.986185","title":"Induced error-correcting code for 2 bit-per-cell multi-level DRAM","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Dram; Computer science; Error detection and correction; Bit (key); Reliability (semiconductor); Code (set theory); Parallel computing; Bit error rate; Soft error; Arithmetic; Algorithm; Random error; Random access memory; Dynamic random-access memory; Computer hardware; Decoding methods; Electronic engineering; Semiconductor memory; Programming language; Mathematics; Computer network; Statistics; Engineering","score_opus":0.1954548406621447,"score_gpt":0.2995626253555817,"score_spread":0.10410778469343701,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118539006","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.52121645,0.0013928128,0.45816287,0.0006765118,0.0002815316,0.00019207476,0.0005980515,0.0038797136,0.013599909],"genre_scores_gemma":[0.89220655,0.00031842192,0.09993012,0.00020477122,0.00005941086,0.00012370649,0.00033429754,0.000100761215,0.0067219455],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997173,0.00004846493,0.00002175015,0.000040484545,0.00013281399,0.000039153292],"domain_scores_gemma":[0.9992594,0.00016191172,0.00012118835,0.0002515597,0.00018065383,0.000025288806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021217144,0.0002701382,0.0002783495,0.00040460684,0.00028391124,0.00044469308,0.00071175885,0.000603733,0.0022953385],"category_scores_gemma":[0.0007855099,0.000108476954,0.00023109007,0.00039593698,0.00028177444,0.0004475948,0.0004671138,0.00042528132,0.0005009443],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00091845746,0.00032351218,0.0035319845,0.0006792759,0.000106111205,0.0012301565,0.0003128723,0.12001247,0.5858108,0.09838611,0.005644264,0.18304403],"study_design_scores_gemma":[0.000098987744,0.00077405456,0.0020939433,0.00008758193,0.00007285546,0.00094914786,0.000032233518,0.45342553,0.5136211,0.012049091,0.01671413,0.000081260325],"about_ca_topic_score_codex":0.00034711458,"about_ca_topic_score_gemma":0.0007637627,"teacher_disagreement_score":0.0022953385,"about_ca_system_score_codex":0.00048087488,"about_ca_system_score_gemma":0.0003872014,"threshold_uncertainty_score":0.0076786876},"labels":[],"label_agreement":null},{"id":"W2118682322","doi":"10.1109/newcas.2006.250947","title":"Redefining the Role of Functional Testing","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Computer science; Functional testing; Keyword-driven testing; Reuse; Test (biology); White-box testing; Integration testing; Reliability engineering; Manual testing; System testing; Model-based testing; Test case; Software engineering; Programming language; Machine learning; Engineering; Software; Software development","score_opus":0.024078330861152526,"score_gpt":0.19309703607362022,"score_spread":0.1690187052124677,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118682322","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016911538,0.003102633,0.94625473,0.0056120753,0.00059064146,0.000115928684,0.00005339434,0.0012368734,0.026122194],"genre_scores_gemma":[0.5046694,0.0032733402,0.47352427,0.0034384015,0.0012012869,0.0002062735,0.0001561434,0.0007495016,0.012781411],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9933744,0.0028701178,0.0002875243,0.00081875885,0.0022541725,0.00039507667],"domain_scores_gemma":[0.963153,0.024837013,0.0011556913,0.0058938037,0.0043084435,0.000651952],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.007175458,0.0020715906,0.00084858557,0.0018694308,0.00086138153,0.002139239,0.0038895796,0.0020764018,0.0051638004],"category_scores_gemma":[0.020228893,0.0005618939,0.0009820417,0.0007574438,0.0066140867,0.009379059,0.0023813196,0.003692797,0.0014206925],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029556613,0.00019185005,0.0029610232,0.00084065885,0.000048579786,0.00053791667,0.00049897505,0.018146515,0.017643528,0.5761412,0.003990497,0.37870377],"study_design_scores_gemma":[0.00016518604,0.0010971243,0.0017717642,0.000713988,0.00019708455,0.003718716,0.0003199291,0.17643715,0.033156756,0.6361049,0.14615636,0.00016112163],"about_ca_topic_score_codex":0.0012218725,"about_ca_topic_score_gemma":0.0008575067,"teacher_disagreement_score":0.007175458,"about_ca_system_score_codex":0.0010647122,"about_ca_system_score_gemma":0.0013535029,"threshold_uncertainty_score":0.037947893},"labels":[],"label_agreement":null},{"id":"W2118738524","doi":"10.1109/ccece.2005.1557354","title":"Nouveau wrapper P1500 incorporant une structure bist pour le test des IP et des interconnexions d'un SoC","year":2006,"lang":"fr","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Built-in self-test; Embedded system","score_opus":0.03189777839551394,"score_gpt":0.24652405973396502,"score_spread":0.21462628133845107,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118738524","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6524545,0.0008870447,0.3363568,0.000158336,0.00009404289,0.00009326559,0.00014432381,0.0033448287,0.006466902],"genre_scores_gemma":[0.903179,0.00015360043,0.09057545,0.00012672816,0.00001929314,0.000043512315,0.00016674696,0.00008530094,0.0056504128],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998697,0.000018762066,0.0000065389413,0.000033946963,0.00004525638,0.000025765585],"domain_scores_gemma":[0.9997439,0.000070998125,0.00005174685,0.000059742983,0.00004897434,0.000024704435],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000174547,0.00045758105,0.00018416347,0.0002574523,0.0001373147,0.00028561076,0.0006384015,0.00036243818,0.0019693382],"category_scores_gemma":[0.00035704108,0.00018163168,0.00021169512,0.00016577444,0.000256193,0.00072647573,0.00030801957,0.00029484803,0.0006840576],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006317413,0.000089236484,0.002346237,0.00023051832,0.0000526018,0.0009217577,0.00011063544,0.005791603,0.85634285,0.0044536768,0.001071599,0.12795761],"study_design_scores_gemma":[0.000099326644,0.0034539206,0.008593284,0.000030061012,0.0001631851,0.0031231006,0.000040732986,0.047882497,0.91454977,0.0017470339,0.020276785,0.000040367195],"about_ca_topic_score_codex":0.0004025827,"about_ca_topic_score_gemma":0.0006086433,"teacher_disagreement_score":0.0019693382,"about_ca_system_score_codex":0.00016809549,"about_ca_system_score_gemma":0.00019928285,"threshold_uncertainty_score":0.0065881014},"labels":[],"label_agreement":null},{"id":"W2118869825","doi":"10.1109/cicc.1997.606616","title":"Improving the testability of mixed-signal integrated circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Testability; Mixed-signal integrated circuit; Computer science; Design for testing; Electronic circuit; SIGNAL (programming language); Automatic test equipment; Integrated circuit; Automatic test pattern generation; Test (biology); Electronic engineering; Reliability engineering; Engineering; Electrical engineering","score_opus":0.03060742267965042,"score_gpt":0.20697697105235854,"score_spread":0.17636954837270813,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118869825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05506153,0.0037150427,0.92734337,0.00034256885,0.0001345994,0.00012441727,0.00003908066,0.0013464696,0.011892887],"genre_scores_gemma":[0.56983423,0.0033694522,0.42056778,0.0002400753,0.00019710584,0.00011572649,0.00013044279,0.00015826477,0.0053869453],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986879,0.0003972382,0.000082088874,0.00014971303,0.00058391684,0.00009901809],"domain_scores_gemma":[0.9980976,0.0011480359,0.00012468759,0.00026052314,0.00033744916,0.00003167961],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010689873,0.00072899455,0.00040185667,0.001086588,0.00031953273,0.0009333343,0.0011300445,0.0006717565,0.0030325716],"category_scores_gemma":[0.005343091,0.00021816717,0.00036825528,0.00064063014,0.00062095764,0.0016138984,0.0006140437,0.000642892,0.00052046863],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022681915,0.0001280512,0.0009222328,0.00040900207,0.000056862376,0.00020556839,0.00014784862,0.029709784,0.16660284,0.06512292,0.0012272691,0.7352409],"study_design_scores_gemma":[0.000119799995,0.0013678373,0.0019111908,0.0001876583,0.00013053308,0.001263846,0.000093533825,0.26558882,0.6260849,0.058104113,0.045085352,0.000062360166],"about_ca_topic_score_codex":0.00035915358,"about_ca_topic_score_gemma":0.0005712196,"teacher_disagreement_score":0.0030325716,"about_ca_system_score_codex":0.00044268265,"about_ca_system_score_gemma":0.00026155365,"threshold_uncertainty_score":0.010144949},"labels":[],"label_agreement":null},{"id":"W2118872302","doi":"10.1145/1629911.1630126","title":"FPGA-based accelerator for the verification of leading-edge wireless systems","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta; TransAlta (Canada)","funders":"","keywords":"Field-programmable gate array; Physical layer; Computer science; PHY; Wireless; Embedded system; Software; Time to market; Layer (electronics); Channel (broadcasting); Gate array; Computer hardware; Computer architecture; Computer network; Operating system","score_opus":0.04744579289851898,"score_gpt":0.27119338711830915,"score_spread":0.22374759421979018,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118872302","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19839235,0.00067870476,0.7840233,0.00019244701,0.00014120831,0.00021766708,0.0002713068,0.007833386,0.008249552],"genre_scores_gemma":[0.83760035,0.00018153986,0.15955724,0.00006187336,0.00001563722,0.00007097741,0.00017495386,0.00013778068,0.0021995201],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995492,0.00014587789,0.00003154124,0.000046176625,0.00018674425,0.00004046516],"domain_scores_gemma":[0.9987023,0.00070255075,0.00012659017,0.00022880977,0.00019726026,0.00004247095],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064634834,0.00049193774,0.0002302708,0.00035431422,0.00022361946,0.00041403284,0.0006792568,0.00025835523,0.003978419],"category_scores_gemma":[0.002300466,0.00017387094,0.00019972684,0.00018267064,0.00023879272,0.0005924688,0.0002249957,0.00044207033,0.0005691289],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0024765457,0.00020288015,0.0074151196,0.00087191083,0.00015240214,0.0011772531,0.00039865266,0.19509111,0.40915617,0.037569873,0.006667246,0.3388208],"study_design_scores_gemma":[0.00018776522,0.0014242318,0.0022155917,0.00008830088,0.00007277022,0.00066652783,0.00006186186,0.6281161,0.34509018,0.0051813424,0.016856395,0.000038983875],"about_ca_topic_score_codex":0.000783882,"about_ca_topic_score_gemma":0.0010713475,"teacher_disagreement_score":0.003978419,"about_ca_system_score_codex":0.0004251757,"about_ca_system_score_gemma":0.0007035516,"threshold_uncertainty_score":0.013309181},"labels":[],"label_agreement":null},{"id":"W2118952760","doi":"10.1109/tcad.2008.2006091","title":"Automated Scan Chain Division for Reducing Shift and Capture Power During Broadside At-Speed Test","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Scan chain; Automatic test pattern generation; Fault coverage; Division (mathematics); Broadside; Power (physics); Computer science; SIGNAL (programming language); Fault (geology); Algorithm; Real-time computing; Engineering; Electronic circuit; Integrated circuit; Electrical engineering; Arithmetic; Mathematics","score_opus":0.02896202890509353,"score_gpt":0.2295475162427321,"score_spread":0.20058548733763856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118952760","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36258128,0.00047793175,0.6327056,0.00009888286,0.000026201626,0.00008663355,0.00007454225,0.001125086,0.0028238192],"genre_scores_gemma":[0.81249994,0.00011789737,0.18581472,0.000053975076,0.00001668537,0.000052849493,0.00013381631,0.000067613335,0.0012424621],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996704,0.00006927525,0.000019182558,0.00006296008,0.00013863211,0.000039648716],"domain_scores_gemma":[0.9991234,0.00041996717,0.00012533161,0.00014988592,0.00014448148,0.000037020163],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020135846,0.00032393145,0.00027014618,0.00059836986,0.0003230987,0.00031709042,0.0004642571,0.00023070152,0.0016074206],"category_scores_gemma":[0.0010700698,0.00018045472,0.00013603737,0.0005423354,0.0003292343,0.00075648626,0.00040307443,0.00029826825,0.0002306516],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007291506,0.000090212394,0.0031219933,0.000103292085,0.000025199754,0.00020869156,0.00021781665,0.04800953,0.36390778,0.008169706,0.0010918704,0.57432467],"study_design_scores_gemma":[0.00008302853,0.0011014839,0.004636574,0.00003017804,0.000056731933,0.00080880825,0.00007704814,0.5435163,0.43436277,0.0068609584,0.008426488,0.00003966904],"about_ca_topic_score_codex":0.00079501176,"about_ca_topic_score_gemma":0.0022414844,"teacher_disagreement_score":0.0016074206,"about_ca_system_score_codex":0.00029050047,"about_ca_system_score_gemma":0.0006219634,"threshold_uncertainty_score":0.0053773522},"labels":[],"label_agreement":null},{"id":"W2119744932","doi":"10.1109/ccece.2003.1226353","title":"Creating a reusable testbench using cadence's testbuilder and AMBA TVM","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Interface (matter); Database transaction; Cadence; Computer architecture; System on a chip; Embedded system; Chip; Formal verification; Transaction processing; Database; Software engineering; Programming language; Operating system; Engineering; Electronic engineering; Telecommunications","score_opus":0.028646314190355664,"score_gpt":0.25799068309535883,"score_spread":0.22934436890500318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119744932","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005092279,0.00011751395,0.964132,0.000067189634,0.000058990176,0.0001917043,0.00022722848,0.02478797,0.00532514],"genre_scores_gemma":[0.09359332,0.00027634893,0.8845458,0.00015558081,0.00003362589,0.00075939135,0.0021778692,0.009714509,0.008743496],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986779,0.000253043,0.00012531196,0.00014422767,0.0006673543,0.00013207576],"domain_scores_gemma":[0.99801207,0.00080355146,0.00012116608,0.0006595685,0.0003334326,0.000070180475],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019470757,0.0011422554,0.00067689613,0.0023224654,0.0005277175,0.0014803776,0.0027588082,0.0008007033,0.015572531],"category_scores_gemma":[0.0055168085,0.000848415,0.0011362284,0.00074750884,0.0005924092,0.0019628203,0.0014419154,0.0016463012,0.0046210354],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025322923,0.00025679567,0.0018281535,0.0007192986,0.00013671105,0.00082432455,0.000559769,0.065242626,0.06984054,0.058899157,0.02154651,0.7798928],"study_design_scores_gemma":[0.000446259,0.0008744892,0.0016271772,0.00047247257,0.00018257441,0.0023351123,0.00021004028,0.45132977,0.2110909,0.029223219,0.3019782,0.00022988197],"about_ca_topic_score_codex":0.0016278124,"about_ca_topic_score_gemma":0.0016902311,"teacher_disagreement_score":0.015572531,"about_ca_system_score_codex":0.0006133804,"about_ca_system_score_gemma":0.0009796227,"threshold_uncertainty_score":0.052095234},"labels":[],"label_agreement":null},{"id":"W2119921764","doi":"10.1109/cicc.2005.1568664","title":"Behavioral test benches for digital clock and data recovery circuits using verilog-A","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Computer science; Pseudorandom binary sequence; Verilog; Electronic circuit; Pseudorandom number generator; Digital pattern generator; Digital electronics; Generator (circuit theory); Electronic engineering; Computer hardware; Field-programmable gate array; Algorithm; Binary number; Engineering; Electrical engineering; Mathematics; Telecommunications; Arithmetic; Chip","score_opus":0.09383346203653539,"score_gpt":0.3027603931038529,"score_spread":0.2089269310673175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119921764","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14439753,0.0002790587,0.83864737,0.00029193674,0.00024077045,0.00097550906,0.0012645111,0.007938138,0.0059651406],"genre_scores_gemma":[0.73102146,0.000259573,0.26340875,0.0002544757,0.000046246867,0.0010914843,0.0011864871,0.0005198701,0.0022116625],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99864286,0.00042697895,0.00014867306,0.00008853991,0.0005566251,0.00013628573],"domain_scores_gemma":[0.9938465,0.0032588425,0.00065050577,0.0010763368,0.0010320912,0.00013568524],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016299202,0.00069237774,0.00029553164,0.0009949607,0.00036723178,0.00065691635,0.0014858157,0.0006327879,0.004740662],"category_scores_gemma":[0.0065402375,0.00032358547,0.0003712384,0.00037872308,0.000502828,0.0011576087,0.0003785841,0.000917602,0.0007472909],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014782776,0.0014968662,0.0065649585,0.0018147915,0.00023963347,0.0009987262,0.00054603117,0.21045357,0.5398971,0.057363648,0.007659661,0.1714868],"study_design_scores_gemma":[0.00038375705,0.0032088072,0.0021263873,0.00018655343,0.000115916366,0.00055456033,0.00011685515,0.45978108,0.5132234,0.0065687355,0.013629508,0.000104408595],"about_ca_topic_score_codex":0.0010580381,"about_ca_topic_score_gemma":0.001379417,"teacher_disagreement_score":0.004740662,"about_ca_system_score_codex":0.0008269492,"about_ca_system_score_gemma":0.00082064304,"threshold_uncertainty_score":0.015859067},"labels":[],"label_agreement":null},{"id":"W2120350358","doi":"10.1109/ccece.1999.807244","title":"1.5 volts Iddq/Iddt current monitor","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Iddq testing; CMOS; Electronic circuit; Electronic engineering; Electrical engineering; Current (fluid); Transient (computer programming); Voltage; Mixed-signal integrated circuit; Engineering; Volt; Computer science","score_opus":0.02714651959193074,"score_gpt":0.2578261605136028,"score_spread":0.23067964092167206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120350358","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17649397,0.0024385848,0.73999345,0.0011940985,0.001016128,0.0005584194,0.0025612002,0.036814366,0.0389298],"genre_scores_gemma":[0.8410823,0.0003782176,0.13347758,0.0009899699,0.00017982312,0.00019276004,0.0007809075,0.00041434012,0.02250417],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99960357,0.000068167676,0.000020093103,0.00007797431,0.00020070247,0.000029472345],"domain_scores_gemma":[0.999382,0.00018692485,0.000064115,0.00006712182,0.00024431595,0.000055511155],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026360425,0.0003598682,0.00037197382,0.0005243359,0.00021740238,0.00044890656,0.0007180219,0.0005576911,0.010489418],"category_scores_gemma":[0.0011089705,0.00017499477,0.00012402143,0.00025674512,0.00016236489,0.00043348892,0.00030794146,0.00044986745,0.0019745268],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008159978,0.00022669436,0.0063923886,0.0005939888,0.00003683933,0.00044308393,0.00022844732,0.0018951332,0.765789,0.006019643,0.016548738,0.20101],"study_design_scores_gemma":[0.00015843887,0.0020428125,0.011566817,0.00010917866,0.0001798041,0.0057220673,0.00005741965,0.048557278,0.8266381,0.0017551437,0.10313155,0.00008123767],"about_ca_topic_score_codex":0.00022885596,"about_ca_topic_score_gemma":0.00027163382,"teacher_disagreement_score":0.010489418,"about_ca_system_score_codex":0.00035189826,"about_ca_system_score_gemma":0.00028183463,"threshold_uncertainty_score":0.035090566},"labels":[],"label_agreement":null},{"id":"W2120428171","doi":"","title":"Using Sparse Crossbars within LUT Clusters","year":2001,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Crossbar switch; Lookup table; Parallel computing; Computer science; Overhead (engineering); Path (computing); Spare part; Cluster (spacecraft); Routing (electronic design automation); Field-programmable gate array; Block (permutation group theory); Sparse matrix; Algorithm; Topology (electrical circuits); Embedded system; Mathematics; Computer network; Engineering; Combinatorics; Physics; Telecommunications","score_opus":0.0873540685684595,"score_gpt":0.29315580432665317,"score_spread":0.20580173575819366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120428171","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.67062014,0.0006881112,0.31741893,0.00023803538,0.00011468061,0.0000767876,0.00017810285,0.0035433583,0.007121717],"genre_scores_gemma":[0.92154664,0.0001931951,0.074744746,0.000053123942,0.000020448511,0.000023299921,0.00015763329,0.00006863507,0.003192173],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999783,0.00005926523,0.000013743506,0.00004952768,0.00005200227,0.000042607266],"domain_scores_gemma":[0.9994223,0.00017265962,0.00010101312,0.0001592807,0.00010451962,0.000040264633],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022253006,0.00048365863,0.000251372,0.0003461508,0.00027221613,0.0006118495,0.0006826818,0.00021599987,0.0032978237],"category_scores_gemma":[0.00070704607,0.00024984588,0.00021950525,0.00052485365,0.0003452596,0.0010607202,0.00056726916,0.00025936094,0.00042448076],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010307542,0.00023590948,0.005306599,0.00047167565,0.00018124188,0.00046119816,0.000292147,0.27233168,0.45335808,0.024677549,0.0028797437,0.2387733],"study_design_scores_gemma":[0.00015369017,0.0031178915,0.0050229956,0.00007328125,0.00019986737,0.0008088379,0.0001918339,0.4913143,0.45471913,0.0135186175,0.030799495,0.00008002189],"about_ca_topic_score_codex":0.0022108594,"about_ca_topic_score_gemma":0.005111966,"teacher_disagreement_score":0.0032978237,"about_ca_system_score_codex":0.0003676903,"about_ca_system_score_gemma":0.00039026048,"threshold_uncertainty_score":0.011032343},"labels":[],"label_agreement":null},{"id":"W2121228951","doi":"10.1109/dftvs.1996.572023","title":"Error identification and data retrieval in signature analysis based data compaction","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Signature (topology); Computer science; Identification (biology); Data retrieval; Data mining; Compaction; Scheme (mathematics); Data stream; Engineering; Mathematics","score_opus":0.14003731036018943,"score_gpt":0.3234048885178185,"score_spread":0.18336757815762908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121228951","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15614156,0.0012002059,0.8373972,0.00024346635,0.00007700549,0.000089014895,0.00005822305,0.0024280366,0.0023653929],"genre_scores_gemma":[0.6744236,0.00045306314,0.32021025,0.00018424643,0.000080476646,0.00008279379,0.00016222517,0.00015901797,0.004244252],"study_design_codex":"bench_or_experimental","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9988617,0.00018805345,0.000065176166,0.0001319589,0.000612782,0.00014043161],"domain_scores_gemma":[0.99844116,0.0005420863,0.00026516028,0.0004286649,0.00027248223,0.00005042347],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046790348,0.0004055871,0.0005310714,0.0008065543,0.0003217502,0.000723306,0.0010345008,0.0005944539,0.0010988552],"category_scores_gemma":[0.0026120797,0.00030636662,0.00023732732,0.00088733766,0.00066799246,0.0015506638,0.00086740847,0.00055288133,0.0006951665],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008911874,0.00012274734,0.0011557904,0.00016378818,0.00002388312,0.0005092355,0.00026724406,0.014940738,0.4855954,0.013123684,0.0011206451,0.4820856],"study_design_scores_gemma":[0.0000735422,0.00065758324,0.00096372725,0.000025464247,0.000046121928,0.0018858529,0.000054807202,0.18363643,0.8038004,0.0030910277,0.0057263826,0.000038780596],"about_ca_topic_score_codex":0.00039091942,"about_ca_topic_score_gemma":0.00042835684,"teacher_disagreement_score":0.0010988552,"about_ca_system_score_codex":0.00041618533,"about_ca_system_score_gemma":0.0006043642,"threshold_uncertainty_score":0.0036759973},"labels":[],"label_agreement":null},{"id":"W2121410432","doi":"10.6688/jise.2004.20.6.8","title":"Logic Rewiring for Delay and Power Minimization","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Combinational logic; Robustness (evolution); Heuristics; Minification; Automatic test pattern generation; Logic optimization; Logic synthesis; Logic gate; Algorithm; Sequential logic; Electronic circuit; Electrical engineering","score_opus":0.024834053033135007,"score_gpt":0.24545309239082774,"score_spread":0.22061903935769273,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121410432","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008628019,0.00023530242,0.9872203,0.00008506702,0.00004299355,0.00004240991,0.00003217867,0.00057699095,0.0031369198],"genre_scores_gemma":[0.31578964,0.00042886453,0.67538464,0.0001488117,0.000047114605,0.00013603464,0.000106683205,0.00021114918,0.007747078],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99982566,0.000037828697,0.000009651842,0.000038098424,0.00006779896,0.000020992766],"domain_scores_gemma":[0.99979824,0.00008241009,0.00001999859,0.000052897056,0.00003714132,0.000009305674],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021587037,0.00067962264,0.00049192534,0.00057335506,0.00037213927,0.0003770257,0.0010348955,0.0005482406,0.0045436374],"category_scores_gemma":[0.0005596018,0.00027051862,0.00035915806,0.00050540984,0.00027042424,0.0006636132,0.0004445556,0.0006421972,0.0007342929],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009658924,0.00010444186,0.00023223637,0.00021975824,0.00006094242,0.0002212824,0.000048250957,0.2616638,0.071825154,0.04475543,0.0026504353,0.61812174],"study_design_scores_gemma":[0.00003523443,0.00014065414,0.00017805291,0.000019591134,0.000044688597,0.0003057522,0.000012949432,0.9137174,0.040617917,0.035723235,0.009188554,0.000016051375],"about_ca_topic_score_codex":0.0005743467,"about_ca_topic_score_gemma":0.0021306633,"teacher_disagreement_score":0.0045436374,"about_ca_system_score_codex":0.00039637127,"about_ca_system_score_gemma":0.0004656869,"threshold_uncertainty_score":0.015199959},"labels":[],"label_agreement":null},{"id":"W2121718990","doi":"10.1109/dftvs.1991.199963","title":"Almost sure diagnosis of almost every good element","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Heuristic; Suspect; Element (criminal law); Computer science; Chip; Dice; Test (biology); Wafer; Interconnection; Reliability engineering; Wafer testing; Engineering; Artificial intelligence; Mathematics; Electrical engineering; Telecommunications","score_opus":0.03008139063072771,"score_gpt":0.21899483427759234,"score_spread":0.18891344364686463,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121718990","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023952207,0.0011265762,0.9562292,0.0016681337,0.0002981636,0.00008431379,0.0002641039,0.00095637806,0.015420941],"genre_scores_gemma":[0.4911784,0.0013081516,0.4831524,0.0015565056,0.00043503143,0.00012077655,0.0012249224,0.00044236623,0.020581473],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9969631,0.0006103394,0.00018850737,0.00079235283,0.0011699166,0.00027578842],"domain_scores_gemma":[0.99254566,0.0041524027,0.0003979173,0.0013143556,0.001381407,0.00020826572],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015081752,0.0008542218,0.0009226117,0.0013287752,0.000889907,0.0018899657,0.0014162362,0.0014587444,0.0059102313],"category_scores_gemma":[0.0072804494,0.0005587137,0.0013494632,0.000941025,0.001988267,0.004810611,0.0019987235,0.0017941446,0.0010031764],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007711099,0.00014513728,0.0045616105,0.0007122238,0.0002815209,0.0010566895,0.0006431568,0.14767492,0.041074377,0.4414213,0.021580316,0.3400776],"study_design_scores_gemma":[0.000060347502,0.00031059983,0.001649724,0.00014533591,0.00020053105,0.0017097342,0.0002701494,0.412713,0.041251462,0.50022596,0.04134097,0.00012215809],"about_ca_topic_score_codex":0.0015861372,"about_ca_topic_score_gemma":0.0024633831,"teacher_disagreement_score":0.0059102313,"about_ca_system_score_codex":0.001144349,"about_ca_system_score_gemma":0.0009951128,"threshold_uncertainty_score":0.019771636},"labels":[],"label_agreement":null},{"id":"W2121989013","doi":"10.1109/ccece.2005.1557026","title":"Auto-calibration technique for on-chip reference voltage generation in ferroelectric memories","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Overhead (engineering); Chip; Computer science; Voltage; Flexibility (engineering); Application-specific integrated circuit; Calibration; Capacitor; Electronic engineering; Topology (electrical circuits); Electrical engineering; Computer hardware; Engineering; Physics; Mathematics; Telecommunications","score_opus":0.03984791591764573,"score_gpt":0.2550536248963823,"score_spread":0.21520570897873656,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121989013","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12038372,0.0019578985,0.86451244,0.000253809,0.00017752043,0.00009469191,0.00010111955,0.0029201857,0.009598637],"genre_scores_gemma":[0.7796429,0.0006973077,0.21210665,0.000309743,0.00009605348,0.00006482676,0.00016015304,0.00023120218,0.006691202],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995616,0.000075706004,0.000018407898,0.00011632962,0.0001954066,0.0000325874],"domain_scores_gemma":[0.99943143,0.00016336262,0.00008048581,0.00018806437,0.0001249152,0.0000117038],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036147167,0.00030501725,0.00028719672,0.0004895374,0.00024149836,0.00041515802,0.0016871803,0.0005050436,0.0016390902],"category_scores_gemma":[0.000997045,0.00019370623,0.00019013736,0.00044391508,0.00030146245,0.0009007594,0.00045410893,0.00046503506,0.00053480576],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019283014,0.000093189046,0.0010118996,0.00019249995,0.000028159458,0.00021981691,0.0002476589,0.0062110955,0.5856418,0.010066246,0.0015787291,0.39451608],"study_design_scores_gemma":[0.000023460932,0.0003756245,0.0013007433,0.000030282772,0.000038462113,0.0015059338,0.00006397365,0.07196149,0.90361124,0.0020996768,0.018939096,0.00004998392],"about_ca_topic_score_codex":0.00029480841,"about_ca_topic_score_gemma":0.0005712726,"teacher_disagreement_score":0.0016871803,"about_ca_system_score_codex":0.0003058973,"about_ca_system_score_gemma":0.00020363346,"threshold_uncertainty_score":0.0054833293},"labels":[],"label_agreement":null},{"id":"W2122030400","doi":"10.1109/pacrim.2001.953577","title":"High-level data path synthesis for built-in self-test designs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Register allocation; Computer science; High-level synthesis; Overhead (engineering); Testability; Built-in self-test; Design for testing; Resource allocation; Path (computing); Parallel computing; Shared resource; Embedded system; Reliability engineering; Field-programmable gate array; Engineering","score_opus":0.1937849769326298,"score_gpt":0.27698100700588296,"score_spread":0.08319603007325316,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122030400","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07226638,0.0003969355,0.91952616,0.00014388408,0.00002821791,0.00009940787,0.00010785766,0.002716818,0.0047144424],"genre_scores_gemma":[0.55952525,0.00018381324,0.43791467,0.0000802526,0.000023683018,0.00015797197,0.0002765652,0.00019338045,0.0016443735],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997143,0.00009558198,0.000016327482,0.0000245557,0.00010571751,0.000043533055],"domain_scores_gemma":[0.99961215,0.00021594047,0.00004269829,0.000060344566,0.000060077098,0.000008815636],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003216907,0.00044679252,0.00024332771,0.00047823138,0.00022509761,0.00042621928,0.00048706352,0.00024322359,0.0019052423],"category_scores_gemma":[0.0008036079,0.00022105717,0.00030460863,0.00029341452,0.00030014667,0.00041507732,0.00027589765,0.00037394496,0.0003526574],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029475635,0.00015722978,0.001972064,0.0007074014,0.00008078381,0.00036420955,0.00026245692,0.32096365,0.18511336,0.07237605,0.0039141546,0.41379386],"study_design_scores_gemma":[0.00010526511,0.00037757587,0.00083502464,0.000059043312,0.00006360658,0.00018086302,0.0000296466,0.82224715,0.14195998,0.022854423,0.011267739,0.00001966181],"about_ca_topic_score_codex":0.00072653044,"about_ca_topic_score_gemma":0.0016724055,"teacher_disagreement_score":0.0019052423,"about_ca_system_score_codex":0.000477534,"about_ca_system_score_gemma":0.0005470645,"threshold_uncertainty_score":0.006373644},"labels":[],"label_agreement":null},{"id":"W2122047034","doi":"10.1109/icvd.2001.902688","title":"An efficient parallel transparent BIST method for multiple embedded memory buffers","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Built-in self-test; Signature (topology); Overhead (engineering); Embedded system; Parallel computing; Interface (matter); Fault coverage; Computer hardware; Automatic test pattern generation; Operating system; Engineering","score_opus":0.07296073561747654,"score_gpt":0.30621076585441814,"score_spread":0.2332500302369416,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122047034","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04830839,0.00016337702,0.9483742,0.00007854083,0.00004385101,0.000069914175,0.0000334512,0.0013335653,0.0015946567],"genre_scores_gemma":[0.47704032,0.00012274896,0.5193783,0.000081146805,0.000030413923,0.00011269117,0.00012124879,0.000115548326,0.0029975914],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997595,0.00004034057,0.000015117877,0.000046276633,0.000114800954,0.000024026529],"domain_scores_gemma":[0.99964225,0.000089973066,0.00005497326,0.00009923349,0.00008831196,0.00002534945],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002259724,0.00032606255,0.00031559033,0.00047559896,0.00025794076,0.00034002308,0.0009438108,0.00025710693,0.0013927043],"category_scores_gemma":[0.00058806286,0.00022180453,0.0003139461,0.0002600627,0.00031635276,0.0008264218,0.000501558,0.00035440698,0.00026162848],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00062743196,0.00014770604,0.0013741332,0.0002097871,0.00008202441,0.00033367434,0.00018117155,0.039904166,0.45728546,0.028974902,0.0023084981,0.46857098],"study_design_scores_gemma":[0.00021343872,0.0006897058,0.00085981115,0.000015049941,0.000081535225,0.0009147929,0.00003426976,0.7072375,0.27100044,0.010179188,0.0087245125,0.00004981924],"about_ca_topic_score_codex":0.00040199538,"about_ca_topic_score_gemma":0.0006158181,"teacher_disagreement_score":0.0013927043,"about_ca_system_score_codex":0.00024079849,"about_ca_system_score_gemma":0.0004926247,"threshold_uncertainty_score":0.004658997},"labels":[],"label_agreement":null},{"id":"W2122124435","doi":"10.1109/ccece.2005.1557055","title":"A PLL based analog core tester","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Phase-locked loop; PLL multibit; Electronic engineering; Voltage; Chip; Built-in self-test; Analogue electronics; Fault (geology); Computer science; Lock (firearm); Electronic circuit; Engineering; Electrical engineering; Phase noise","score_opus":0.02340168168998533,"score_gpt":0.22141300200776087,"score_spread":0.19801132031777555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122124435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0457081,0.0008321361,0.9401669,0.00020383368,0.0002762168,0.00033015863,0.0002061668,0.005276275,0.0070001516],"genre_scores_gemma":[0.6412978,0.00041884196,0.34586075,0.00064680225,0.00017546915,0.00023174589,0.00038479696,0.00015446176,0.010829426],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993087,0.000106315696,0.000036752197,0.00013035876,0.00035611383,0.00006177051],"domain_scores_gemma":[0.9993362,0.00015767018,0.00010353732,0.00009353005,0.00024323349,0.00006581314],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034070533,0.00043944834,0.00042075088,0.0006998992,0.00017083433,0.00072147883,0.0014983546,0.00069172774,0.003253773],"category_scores_gemma":[0.0008290996,0.00020996375,0.00021299071,0.0003545107,0.0003370574,0.0010434361,0.00054308877,0.0005608647,0.0010230761],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047983267,0.00018368823,0.0023535404,0.00039672214,0.000053780008,0.0005424398,0.000104103754,0.007669888,0.67836714,0.013509939,0.003385609,0.29295325],"study_design_scores_gemma":[0.0002889885,0.0042172656,0.0033808837,0.000067352965,0.00018939844,0.006121692,0.000046287612,0.3107663,0.61821187,0.0041824556,0.052418217,0.00010936448],"about_ca_topic_score_codex":0.0003061981,"about_ca_topic_score_gemma":0.00044004485,"teacher_disagreement_score":0.003253773,"about_ca_system_score_codex":0.0003837565,"about_ca_system_score_gemma":0.00055258296,"threshold_uncertainty_score":0.010885},"labels":[],"label_agreement":null},{"id":"W2122200015","doi":"10.1109/fpt.2006.270311","title":"Perturber: semi-synthetic circuit generation using ancestor control for testing incremental place and route","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Benchmark (surveying); Computer science; Heuristic; Routing (electronic design automation); Key (lock); Electronic circuit; Field-programmable gate array; Path (computing); Computer engineering; Algorithm; Parallel computing; Computer hardware; Embedded system; Engineering; Electrical engineering; Artificial intelligence","score_opus":0.06322928128741878,"score_gpt":0.24548787405598047,"score_spread":0.18225859276856168,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122200015","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13972287,0.00012890415,0.85200465,0.00013059615,0.00005770627,0.00015681435,0.00021712421,0.0041048,0.0034764602],"genre_scores_gemma":[0.5882033,0.000042213585,0.40978083,0.00008454276,0.000012574154,0.00020177984,0.0003711508,0.0004139644,0.0008896578],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990945,0.00032896036,0.000032290256,0.00013901191,0.00034528517,0.00006000008],"domain_scores_gemma":[0.99564976,0.0029308791,0.00029630808,0.00069422513,0.0003459973,0.000082945],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014642656,0.0006654267,0.00036049882,0.0006896917,0.00024739085,0.00037010547,0.0013882032,0.00052305876,0.0021553934],"category_scores_gemma":[0.006478342,0.00026097626,0.00035577355,0.00037197274,0.00083373144,0.0007307432,0.00062431075,0.0006035296,0.00019211024],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037610243,0.00023274626,0.0039394624,0.00025491382,0.000070986986,0.00026108738,0.00016711853,0.76287466,0.04761263,0.022271521,0.0023236026,0.15961517],"study_design_scores_gemma":[0.000045463526,0.00022298278,0.00031120752,0.0000082711895,0.0000130977905,0.00007419887,0.000015228113,0.9777334,0.016178915,0.0044366485,0.00095107435,0.000009564398],"about_ca_topic_score_codex":0.0011727073,"about_ca_topic_score_gemma":0.0013168707,"teacher_disagreement_score":0.0021553934,"about_ca_system_score_codex":0.00059152255,"about_ca_system_score_gemma":0.00062082865,"threshold_uncertainty_score":0.0077438354},"labels":[],"label_agreement":null},{"id":"W2122317343","doi":"10.1109/issre.1996.558835","title":"A practical strategy for testing pair-wise coverage of network interfaces","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":159,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Instituto de Telecomunicações; University of Ottawa","keywords":"Computer science; Set (abstract data type); Network element; Test (biology); Distributed computing; Data mining; Algorithm; Computer network","score_opus":0.1546248558246452,"score_gpt":0.3097686194146347,"score_spread":0.1551437635899895,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122317343","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0123051675,0.00002853085,0.9856865,0.00009687014,0.000015852738,0.00036181352,0.000050661998,0.00038356424,0.0010709789],"genre_scores_gemma":[0.114687435,0.000030430789,0.8832128,0.00015980992,0.000009398249,0.0012220324,0.00012626799,0.00006559105,0.00048621517],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9890708,0.0069252723,0.00042130955,0.0013011699,0.0019825643,0.000298955],"domain_scores_gemma":[0.9818866,0.011888875,0.0013954941,0.0029247408,0.0016784822,0.0002258049],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0073377886,0.0015038556,0.0008759529,0.001328176,0.000685869,0.0008536506,0.0014414239,0.0012457413,0.00395308],"category_scores_gemma":[0.033352822,0.00056019286,0.00073638256,0.000956062,0.0023212424,0.0015203672,0.0012742116,0.0015172088,0.0009104034],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011399878,0.0010391028,0.007974383,0.0006083317,0.0003149047,0.00027467837,0.0005160574,0.0829476,0.16861483,0.08290666,0.0033358678,0.65032756],"study_design_scores_gemma":[0.0009832513,0.011182822,0.007709448,0.00018740703,0.00032682094,0.001882185,0.0006535798,0.47237834,0.3123092,0.17201121,0.020061694,0.00031397646],"about_ca_topic_score_codex":0.00049827364,"about_ca_topic_score_gemma":0.00075272704,"teacher_disagreement_score":0.0073377886,"about_ca_system_score_codex":0.0005822207,"about_ca_system_score_gemma":0.0012477225,"threshold_uncertainty_score":0.03880644},"labels":[],"label_agreement":null},{"id":"W2122326010","doi":"10.1109/icvd.2001.902691","title":"A parallel built-in self-diagnostic method for embedded memory buffers","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Interfacing; Computer science; Overhead (engineering); Embedded system; Computer hardware; Fault (geology); Masking (illustration); Parallel computing; Operating system","score_opus":0.036452591750666424,"score_gpt":0.28539210124945313,"score_spread":0.2489395094987867,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122326010","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019567836,0.00022316872,0.97815406,0.00009272057,0.00005912255,0.00005756047,0.000023915798,0.00086523296,0.0009563551],"genre_scores_gemma":[0.23520084,0.00015414334,0.76184636,0.000091477006,0.000032493997,0.000076050615,0.00007737756,0.000061486135,0.0024597964],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99979466,0.000031707546,0.000013697766,0.000049489307,0.00009485617,0.000015570111],"domain_scores_gemma":[0.99949384,0.00012012972,0.00006607137,0.00012735494,0.00016131277,0.000031202795],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002555828,0.00042594323,0.00031767564,0.00067955273,0.0003103663,0.0004036583,0.0011197329,0.000370504,0.0014707183],"category_scores_gemma":[0.00080956455,0.00022872901,0.00028224767,0.00031574862,0.00037170583,0.0007996575,0.00041472274,0.00042058763,0.00027918935],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039330308,0.00014865848,0.0022846903,0.00027644463,0.000073680465,0.00021098748,0.00016513285,0.034906965,0.21795487,0.020657914,0.0022963318,0.720631],"study_design_scores_gemma":[0.00014131815,0.00070771633,0.001060905,0.000027486005,0.00010120157,0.0014514667,0.000052679177,0.6538822,0.3098141,0.009908442,0.022798354,0.00005404973],"about_ca_topic_score_codex":0.0004867052,"about_ca_topic_score_gemma":0.00079528114,"teacher_disagreement_score":0.0014707183,"about_ca_system_score_codex":0.0004315873,"about_ca_system_score_gemma":0.0006382254,"threshold_uncertainty_score":0.004920006},"labels":[],"label_agreement":null},{"id":"W2122336022","doi":"10.1109/ast.2007.1","title":"An Improved Approach to Passive Testing of FSM-based Systems","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Finite-state machine; Computer science; Fault detection and isolation; Fault (geology); Fault coverage; State (computer science); Conformance testing; Artificial intelligence; Engineering; Algorithm; Actuator; Electrical engineering","score_opus":0.03372083662195565,"score_gpt":0.25305296939201855,"score_spread":0.2193321327700629,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122336022","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0050454987,0.00014291414,0.9932255,0.00007155291,0.00003285257,0.000036466936,0.000019775705,0.00068092736,0.00074451347],"genre_scores_gemma":[0.25382492,0.0002937408,0.74197465,0.00019849013,0.00012513138,0.00012671632,0.00013391353,0.00009958853,0.0032228397],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986333,0.0002838992,0.00006815895,0.0002055717,0.0007438525,0.00006515387],"domain_scores_gemma":[0.9985513,0.00060170854,0.00008123956,0.0003847682,0.0003519176,0.000029086137],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006920363,0.00076948135,0.0006899508,0.000859278,0.00032512326,0.0006594986,0.002010632,0.0010475243,0.0017051769],"category_scores_gemma":[0.0022922517,0.00027999628,0.0005634264,0.00053220545,0.0008409114,0.0018091102,0.0007495125,0.0015803425,0.0005029289],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036823435,0.0003256631,0.001101622,0.00052889355,0.00009165641,0.0004341253,0.00032490742,0.08953204,0.25248557,0.11075823,0.002664694,0.5413844],"study_design_scores_gemma":[0.000044554516,0.00032042776,0.00056279526,0.000028550376,0.00005502483,0.00044826843,0.000016398946,0.88422054,0.07353069,0.028864413,0.011874228,0.000034033015],"about_ca_topic_score_codex":0.00068855035,"about_ca_topic_score_gemma":0.0007997071,"teacher_disagreement_score":0.002010632,"about_ca_system_score_codex":0.0005243839,"about_ca_system_score_gemma":0.00043156816,"threshold_uncertainty_score":0.0057043433},"labels":[],"label_agreement":null},{"id":"W2122562527","doi":"10.1109/vtest.1995.512642","title":"Fault coverage analysis of RAM test algorithms","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Fault coverage; Computer science; Algorithm; Code coverage; Automatic test pattern generation; Fault (geology); Set (abstract data type); Software; Software fault tolerance; Program analysis; Programming language; Engineering; Electronic circuit","score_opus":0.026199491067915574,"score_gpt":0.23752903587980517,"score_spread":0.2113295448118896,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122562527","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17997484,0.00096297753,0.8092152,0.00010795621,0.000012500582,0.00009821401,0.00029452363,0.00193391,0.007399954],"genre_scores_gemma":[0.8609677,0.0003034118,0.13674721,0.00005319236,0.000033332228,0.00014889044,0.00067637203,0.00024382275,0.0008259863],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976574,0.0008503312,0.00009979712,0.00022094007,0.0009069797,0.00026449846],"domain_scores_gemma":[0.993393,0.004946017,0.0003877476,0.0005305535,0.0006904231,0.000052304902],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015736028,0.00065983285,0.00059190043,0.003238459,0.00035258246,0.0009268412,0.00076914637,0.0005329377,0.0019960154],"category_scores_gemma":[0.013714094,0.00022611616,0.0006090045,0.0011568216,0.00087052834,0.0011999295,0.00063679874,0.00046373982,0.0002397182],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036360216,0.00008360401,0.009301963,0.00033155928,0.00012020988,0.00024478536,0.00018242432,0.6387211,0.024637165,0.058021653,0.0019909975,0.26600093],"study_design_scores_gemma":[0.000010598782,0.000115778166,0.0017621774,0.000034463115,0.000021692998,0.00017636931,0.000023205239,0.97312385,0.010988184,0.012794618,0.000938808,0.000010185219],"about_ca_topic_score_codex":0.0016301529,"about_ca_topic_score_gemma":0.00089760654,"teacher_disagreement_score":0.003238459,"about_ca_system_score_codex":0.0009782466,"about_ca_system_score_gemma":0.00054250675,"threshold_uncertainty_score":0.00832212},"labels":[],"label_agreement":null},{"id":"W2123198997","doi":"10.1109/tcad.2009.2023198","title":"Real-Time Lossless Compression for Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Lossless compression; Computer science; Lossy compression; Observability; Background debug mode interface; Embedded system; Metric (unit); Data compression; Computer engineering; Algorithm; Programming language; Engineering; Operating system; Mathematics","score_opus":0.0366892651194447,"score_gpt":0.25155631622908436,"score_spread":0.21486705110963966,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123198997","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07309017,0.0014163051,0.91610914,0.0004751648,0.00011448337,0.000113259506,0.00013515141,0.0035963089,0.0049499995],"genre_scores_gemma":[0.6808205,0.0007001931,0.31253904,0.00022304982,0.00010492899,0.00011355065,0.00025838576,0.0002386404,0.005001733],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995689,0.000087389875,0.000018961851,0.000044882763,0.00025445502,0.000025455609],"domain_scores_gemma":[0.99909735,0.0004273065,0.000100342746,0.00018743079,0.00016169167,0.000025876709],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054116116,0.00056154,0.00024545207,0.00062754354,0.00021982318,0.0006877663,0.00060012384,0.00046532394,0.0028795267],"category_scores_gemma":[0.0019458873,0.00016374582,0.00013243957,0.000539937,0.00044349633,0.000974036,0.00043434743,0.00047798525,0.0005715657],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013807967,0.00012426163,0.001731903,0.00022435498,0.000037108228,0.00032496508,0.00019926704,0.054399427,0.3094888,0.02209615,0.0070253434,0.60296756],"study_design_scores_gemma":[0.00005759412,0.0003291636,0.0011975226,0.000035214736,0.000022081438,0.0005617516,0.000041335396,0.7125014,0.26905948,0.0061905137,0.009974707,0.00002926825],"about_ca_topic_score_codex":0.0004408594,"about_ca_topic_score_gemma":0.00067211135,"teacher_disagreement_score":0.0028795267,"about_ca_system_score_codex":0.0006066464,"about_ca_system_score_gemma":0.0002595012,"threshold_uncertainty_score":0.009633005},"labels":[],"label_agreement":null},{"id":"W2123205813","doi":"10.1109/fmcad.2008.ecp.9","title":"BackSpace: Formal Analysis for Post-Silicon Debug","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Semiconductor Research Corporation","keywords":"Debugging; Computer science; Implementation; Embedded system; Overhead (engineering); Software bug; Chip; Formal verification; System on a chip; State (computer science); Computer architecture; Silicon chip; Computer engineering; Silicon; Software engineering; Programming language; Software; Telecommunications","score_opus":0.029301557812931058,"score_gpt":0.24564179609785547,"score_spread":0.2163402382849244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123205813","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011876248,0.000097775366,0.9962637,0.00013527827,0.000033296223,0.000041212712,0.000045246605,0.0013380977,0.0008577507],"genre_scores_gemma":[0.1653711,0.0005606918,0.8278978,0.0004892151,0.00017206508,0.00043225812,0.00042244126,0.0014677733,0.0031867048],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99560577,0.0018281079,0.00029276713,0.00045571735,0.0014980694,0.0003194862],"domain_scores_gemma":[0.9884753,0.0077379625,0.000632239,0.0020683142,0.00093750196,0.0001487226],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005041858,0.0019768039,0.0009921172,0.0024926695,0.0009793004,0.0027309526,0.0025458555,0.0013557548,0.006715816],"category_scores_gemma":[0.014837635,0.0009852331,0.0028636656,0.0010907422,0.0044006393,0.0059696306,0.0028926518,0.00384123,0.0015873717],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017406547,0.00019392461,0.0011341978,0.0004943288,0.000089267145,0.00031586454,0.00054326747,0.13049494,0.010620231,0.6545578,0.0067605185,0.19462162],"study_design_scores_gemma":[0.000058017937,0.00007876065,0.00014104176,0.00014038339,0.00005220999,0.00012440221,0.00007375031,0.42794418,0.01043101,0.5463667,0.014528968,0.000060585677],"about_ca_topic_score_codex":0.002301829,"about_ca_topic_score_gemma":0.0020582627,"teacher_disagreement_score":0.006715816,"about_ca_system_score_codex":0.0020513867,"about_ca_system_score_gemma":0.0025385646,"threshold_uncertainty_score":0.026664197},"labels":[],"label_agreement":null},{"id":"W2123550436","doi":"10.1109/mtdt.1996.782493","title":"A synthesizable ram bist circuit for applying an O(n log/sub 2/ n) test that detects scrambled static pattern-sensitive faults","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"University of Alberta","keywords":"Built-in self-test; VHDL; Overhead (engineering); Computer science; Scheme (mathematics); Fault coverage; Computer hardware; Shift register; Binary number; Static random-access memory; Automatic test pattern generation; Extension (predicate logic); Parallel computing; Electronic circuit; Embedded system; Arithmetic; Chip; Field-programmable gate array; Mathematics; Engineering; Operating system","score_opus":0.042321860457750465,"score_gpt":0.25564337387290964,"score_spread":0.21332151341515918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123550436","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08333516,0.000691888,0.8845473,0.00026117818,0.00041685495,0.00030265865,0.00035558292,0.012430769,0.017658614],"genre_scores_gemma":[0.43452978,0.00030694014,0.5560768,0.00038591353,0.00007171011,0.00021505372,0.0006567108,0.00027784408,0.007479231],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998516,0.00001796487,0.000009865224,0.00003120977,0.000071205344,0.000018143435],"domain_scores_gemma":[0.9996356,0.000120148245,0.000042560736,0.00009476307,0.00009231134,0.000014599202],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016056235,0.00025384183,0.00026646518,0.00032877823,0.00013308215,0.00024987565,0.0008222912,0.00033673315,0.0047760108],"category_scores_gemma":[0.000679285,0.00015978313,0.00021715276,0.00021585554,0.0002414254,0.00043181094,0.00018993895,0.00039980077,0.001062233],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032968333,0.00013636738,0.0009400281,0.0005426775,0.000046164903,0.00044185598,0.00008682343,0.011274428,0.51086694,0.017923582,0.0050959033,0.45231554],"study_design_scores_gemma":[0.00022070974,0.001195037,0.0033278205,0.00009534616,0.00019020417,0.0020419946,0.000045013123,0.19778965,0.7307196,0.0050167716,0.059295163,0.00006259158],"about_ca_topic_score_codex":0.00039500222,"about_ca_topic_score_gemma":0.001083179,"teacher_disagreement_score":0.0047760108,"about_ca_system_score_codex":0.00027385374,"about_ca_system_score_gemma":0.00026696842,"threshold_uncertainty_score":0.015977323},"labels":[],"label_agreement":null},{"id":"W2123821144","doi":"10.1109/dftvs.2003.1250103","title":"Power supply current test approach for resistive fault screening in embedded analog circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Resistive touchscreen; Analogue electronics; CMOS; Electronic circuit; Electronic engineering; Mixed-signal integrated circuit; Fault (geology); Chip; Integrated circuit; Computer science; Digital electronics; Fault coverage; Electrical engineering; Engineering","score_opus":0.03172073564678654,"score_gpt":0.27459128829612356,"score_spread":0.24287055264933702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123821144","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2837901,0.0015054613,0.7029641,0.00022246347,0.00008276797,0.0003470447,0.00021066736,0.0024975867,0.00837981],"genre_scores_gemma":[0.9133039,0.0002989517,0.08275658,0.00010187648,0.000021615691,0.00011221835,0.00012635159,0.00005117681,0.0032272516],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996673,0.00007388255,0.000016681899,0.000048727965,0.00017283985,0.000020639254],"domain_scores_gemma":[0.99935764,0.0003512155,0.00006981917,0.000086151056,0.00011787465,0.000017378754],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017117511,0.00037489872,0.00025154845,0.0004252951,0.00014308566,0.00025888733,0.00067088834,0.00033138794,0.0027271698],"category_scores_gemma":[0.0009103353,0.000110103014,0.00014872782,0.00037513967,0.00035220248,0.0005458408,0.00022450389,0.00029525367,0.00044118354],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028921387,0.00013345703,0.0027791741,0.00030214404,0.000039354603,0.00029213424,0.00014164219,0.0054063248,0.8360821,0.005359438,0.00057909614,0.14859597],"study_design_scores_gemma":[0.00006632807,0.0023170377,0.00472217,0.00001996975,0.00006243074,0.0014175694,0.00005689699,0.08866496,0.89254117,0.0030529834,0.0070516146,0.000026978028],"about_ca_topic_score_codex":0.0002740204,"about_ca_topic_score_gemma":0.00035944613,"teacher_disagreement_score":0.0027271698,"about_ca_system_score_codex":0.00022480571,"about_ca_system_score_gemma":0.00016656237,"threshold_uncertainty_score":0.009123325},"labels":[],"label_agreement":null},{"id":"W2124035001","doi":"10.1109/ccece.1997.608343","title":"Design and implementation of a BISD scheme","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Scheme (mathematics); Computer science; FLOPS; Automatic test pattern generation; Built-in self-test; Electronic circuit; Circuit design; Electronic engineering; Circuit extraction; Equivalent circuit; Parallel computing; Engineering; Embedded system; Electrical engineering; Mathematics; Voltage","score_opus":0.0531241369363376,"score_gpt":0.2730604561143201,"score_spread":0.2199363191779825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124035001","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02077145,0.0001883727,0.9683899,0.00020134181,0.00010175453,0.00038610763,0.00013163532,0.003537805,0.0062916777],"genre_scores_gemma":[0.44552988,0.00015797344,0.54784065,0.00027163082,0.00006141799,0.00036307823,0.0003253061,0.000117579075,0.005332521],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99922264,0.0001246937,0.000066615656,0.00013938898,0.0003637034,0.000083032864],"domain_scores_gemma":[0.9991536,0.00015904816,0.00008793783,0.0002535467,0.0002869553,0.00005889695],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00059903634,0.0003276018,0.00034403766,0.00086673064,0.00051801704,0.0009164364,0.0014229023,0.00053352164,0.0046892143],"category_scores_gemma":[0.0012480125,0.00028616108,0.00021856691,0.0002939922,0.0006097017,0.0008706358,0.0010282574,0.00062256685,0.0014912992],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00092810526,0.00033112138,0.0033589855,0.0006149155,0.00008204149,0.00027629442,0.00041008543,0.03274059,0.25967842,0.14244108,0.0066758385,0.5524625],"study_design_scores_gemma":[0.00025958745,0.0009952514,0.0014183393,0.000107302476,0.00010385375,0.0009628302,0.00008868007,0.47314316,0.4136935,0.019913523,0.08922297,0.00009096991],"about_ca_topic_score_codex":0.00045285493,"about_ca_topic_score_gemma":0.0004816536,"teacher_disagreement_score":0.0046892143,"about_ca_system_score_codex":0.00064171816,"about_ca_system_score_gemma":0.00077836897,"threshold_uncertainty_score":0.015686989},"labels":[],"label_agreement":null},{"id":"W2124038915","doi":"10.5555/1870926.1871240","title":"Formal verification of analog circuits in the presence of noise and process variation","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; Concordia University","funders":"","keywords":"Integrator; Noise (video); Variation (astronomy); Computer science; Process (computing); Process variation; Electronic circuit; Stochastic process; Analogue electronics; Noise measurement; Algorithm; Electronic engineering; Mathematics; Noise reduction; Electrical engineering; Engineering; Artificial intelligence; Statistics; Telecommunications; Programming language","score_opus":0.014657200202724308,"score_gpt":0.24546626208005703,"score_spread":0.23080906187733272,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124038915","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06909803,0.000085846725,0.92719656,0.0002490153,0.00003149925,0.00007470901,0.00009569974,0.001316562,0.0018520034],"genre_scores_gemma":[0.8507552,0.00011308389,0.14770576,0.000116460214,0.000028516462,0.000120073324,0.00012531063,0.00011993669,0.0009156506],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9946655,0.002515655,0.00031518404,0.00049488473,0.0016570739,0.00035176516],"domain_scores_gemma":[0.98838985,0.008737423,0.0009644859,0.0011125637,0.00073377864,0.00006183757],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004446492,0.00060456304,0.00048368398,0.00062269386,0.00055505417,0.0013159704,0.0016273259,0.0007260138,0.0012249722],"category_scores_gemma":[0.012208069,0.00044550415,0.0010873356,0.0002964417,0.0023699552,0.001721019,0.0011100591,0.0010979892,0.00016362222],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027685662,0.00016226957,0.003037513,0.00035261028,0.00013433954,0.00080451014,0.0004103062,0.6369325,0.052879456,0.26801762,0.0007559937,0.03623598],"study_design_scores_gemma":[0.0000651161,0.000100292695,0.0002024143,0.000046596284,0.00003918457,0.0001435965,0.000025135732,0.91168237,0.03543016,0.050128456,0.0021178282,0.000018923753],"about_ca_topic_score_codex":0.0012428648,"about_ca_topic_score_gemma":0.0011658848,"teacher_disagreement_score":0.004446492,"about_ca_system_score_codex":0.0010114947,"about_ca_system_score_gemma":0.0013316718,"threshold_uncertainty_score":0.023515582},"labels":[],"label_agreement":null},{"id":"W2124134146","doi":"10.1109/ftcs.1992.243563","title":"Wafer testing with pairwise comparisons","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Algorithm; Probabilistic logic; Wafer; Computer science; Pairwise comparison; Invariant (physics); Mathematics; Artificial intelligence; Engineering; Electrical engineering","score_opus":0.04922715644394251,"score_gpt":0.22264034502152888,"score_spread":0.17341318857758636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124134146","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010504315,0.00017367503,0.9806121,0.00015724145,0.00011960131,0.00024375643,0.00024107608,0.0021565103,0.0057917438],"genre_scores_gemma":[0.25481683,0.00011124548,0.7393366,0.00015488772,0.000100485035,0.0004667479,0.00082646415,0.000345944,0.0038408672],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9911315,0.0035870802,0.00039404462,0.0015870816,0.0027722032,0.00052811054],"domain_scores_gemma":[0.99060833,0.004329973,0.00061672693,0.0025218565,0.0016886662,0.00023437868],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003958608,0.0017510742,0.0016392119,0.002208435,0.0011526413,0.0018320236,0.0046593277,0.0015036216,0.011867242],"category_scores_gemma":[0.018834742,0.00062704517,0.0013292193,0.002413154,0.0012505334,0.0038320082,0.0036195612,0.0014511903,0.0026532197],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00063523627,0.00020076247,0.0033719777,0.00035714838,0.00021382552,0.0003425026,0.00015996749,0.12030234,0.017248807,0.07466993,0.009273947,0.77322346],"study_design_scores_gemma":[0.00016617816,0.0010450379,0.0015890939,0.000044050303,0.00011708999,0.00091290363,0.000113149894,0.8042668,0.040050168,0.13503978,0.016552705,0.000103042235],"about_ca_topic_score_codex":0.0012103791,"about_ca_topic_score_gemma":0.0016739379,"teacher_disagreement_score":0.011867242,"about_ca_system_score_codex":0.0011597566,"about_ca_system_score_gemma":0.0018926375,"threshold_uncertainty_score":0.039699912},"labels":[],"label_agreement":null},{"id":"W2125071161","doi":"10.1109/mtdt.1994.397187","title":"A transparent built-in self-test scheme for detecting single V-coupling faults in RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Scheme (mathematics); Coupling (piping); Built-in self-test; Transformation (genetics); Computer science; Probabilistic logic; Fault (geology); Algorithm; Fault detection and isolation; Linear feedback shift register; Embedded system; Engineering; Mathematics; Artificial intelligence; Shift register; Chemistry; Chip","score_opus":0.07147404196461564,"score_gpt":0.2635019074550816,"score_spread":0.19202786549046597,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125071161","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17295566,0.0002623426,0.8142994,0.00017823762,0.00008971158,0.00024441944,0.00012367938,0.005771425,0.0060750917],"genre_scores_gemma":[0.82299525,0.00012332584,0.17240743,0.00017999436,0.00003350427,0.00015036853,0.00017149991,0.00019542639,0.003743176],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99915946,0.00019198106,0.000058391484,0.00011910567,0.0003895007,0.000081558566],"domain_scores_gemma":[0.99856585,0.0002673728,0.00019622002,0.00065207377,0.00025565864,0.00006289784],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056311925,0.0003085786,0.00038140168,0.0005939235,0.00040442075,0.0006113097,0.0011601852,0.00047297773,0.0011954972],"category_scores_gemma":[0.0014121702,0.00022702692,0.000401701,0.00024053575,0.00095202436,0.0011032011,0.00073435414,0.0006185787,0.0003647846],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00148793,0.00026055166,0.0030198363,0.00031381357,0.00006963304,0.00055675604,0.0005884869,0.0352054,0.5512196,0.1372056,0.0033515643,0.26672086],"study_design_scores_gemma":[0.00013609516,0.0012922599,0.0015468745,0.00004312198,0.00008322529,0.00079095276,0.000043408658,0.21955842,0.744114,0.017572245,0.014711447,0.00010806419],"about_ca_topic_score_codex":0.00032827773,"about_ca_topic_score_gemma":0.00038280975,"teacher_disagreement_score":0.0011954972,"about_ca_system_score_codex":0.00040744976,"about_ca_system_score_gemma":0.00046124257,"threshold_uncertainty_score":0.003999293},"labels":[],"label_agreement":null},{"id":"W2125290808","doi":"10.1109/fpl.2006.311224","title":"Adaptive FPGAs: High-Level Architecture and a Synthesis Method","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Computer architecture; Control logic; Feature (linguistics); Programmable logic array; High-level synthesis; Programmable Array Logic; Logic synthesis; Architecture; Programmable logic device; Logic gate; Static random-access memory; Electronic circuit; Gate array; Embedded system; Computer hardware; Logic family; Algorithm; Engineering; Electrical engineering","score_opus":0.022732368839951497,"score_gpt":0.22995986637159815,"score_spread":0.20722749753164665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125290808","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0031725024,0.0002595732,0.99206924,0.00006224334,0.00002327972,0.000062037114,0.000040933075,0.0006485871,0.0036616249],"genre_scores_gemma":[0.07858298,0.00038909024,0.917423,0.0000678393,0.000032820586,0.00016686166,0.00012990477,0.00011772867,0.0030896978],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9996853,0.00007971545,0.00002423004,0.00005240356,0.00013379204,0.000024611676],"domain_scores_gemma":[0.9997656,0.000108989305,0.000015983345,0.000051469942,0.00004946385,0.000008590825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034437075,0.00047255566,0.00023748036,0.00039243422,0.00023981396,0.0006898472,0.0006952073,0.00040416428,0.004126186],"category_scores_gemma":[0.00068166794,0.00031226792,0.00047375227,0.00032230435,0.00042407855,0.00061838207,0.00025482924,0.0006897762,0.0010421294],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014478482,0.000073074836,0.00061212416,0.00061832345,0.000058904552,0.0003275863,0.00021270747,0.15124324,0.12325414,0.19257183,0.0041903947,0.5266929],"study_design_scores_gemma":[0.00013949344,0.00044386482,0.00055074284,0.00017139928,0.000086713604,0.0006903658,0.00006796539,0.73598796,0.10498178,0.071139075,0.08568315,0.00005758496],"about_ca_topic_score_codex":0.00065153453,"about_ca_topic_score_gemma":0.0009351234,"teacher_disagreement_score":0.004126186,"about_ca_system_score_codex":0.00042959183,"about_ca_system_score_gemma":0.0004560485,"threshold_uncertainty_score":0.013803482},"labels":[],"label_agreement":null},{"id":"W2125795212","doi":"10.1109/tim.2003.820449","title":"Techniques for high-frequency integrated test and measurement","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Chip; Bandwidth (computing); Integrated circuit; Computer science; Engineering; Electrical engineering; Telecommunications","score_opus":0.04902352015599333,"score_gpt":0.2477648114747342,"score_spread":0.19874129131874085,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125795212","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00068158994,0.0023123084,0.98481166,0.00025790586,0.00022481394,0.00009508523,0.00003515588,0.0010638044,0.0105177425],"genre_scores_gemma":[0.07394311,0.0040756753,0.90480185,0.00068746135,0.00057406,0.00077980745,0.00027698895,0.00033234898,0.014528733],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9960573,0.0006248471,0.00013368638,0.00032346506,0.0027076541,0.00015310243],"domain_scores_gemma":[0.9973175,0.0008714341,0.00020776226,0.0008706919,0.00065507606,0.00007752344],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018224864,0.0009469015,0.0010420469,0.0020352972,0.00087918475,0.0017492274,0.002289199,0.001624844,0.006933242],"category_scores_gemma":[0.0054720608,0.0005910785,0.0006182737,0.0017376265,0.0022421435,0.002438145,0.00255284,0.0027870676,0.0050000353],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012825131,0.00009404245,0.00063338754,0.0006002629,0.0000784532,0.00048570457,0.00043160585,0.008526523,0.05149697,0.34104022,0.011683373,0.58480126],"study_design_scores_gemma":[0.000136726,0.00038313336,0.0013361386,0.00045469232,0.000087571345,0.0044273953,0.00019087706,0.063980445,0.07184344,0.2609845,0.5960082,0.00016680776],"about_ca_topic_score_codex":0.00039531695,"about_ca_topic_score_gemma":0.0004277748,"teacher_disagreement_score":0.006933242,"about_ca_system_score_codex":0.00064649957,"about_ca_system_score_gemma":0.0007239956,"threshold_uncertainty_score":0.023194015},"labels":[],"label_agreement":null},{"id":"W2125821561","doi":"10.1109/iccd.1996.563546","title":"Testing of embedded A/D converters in mixed-signal circuit","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Linearity; Computer science; Electronic engineering; Offset (computer science); Successive approximation ADC; Transfer function; Mixed-signal integrated circuit; Digital signal; Electrical engineering; Digital signal processing; Integrated circuit; Engineering; Voltage; Computer hardware; Comparator","score_opus":0.057974883009795655,"score_gpt":0.2215718107936006,"score_spread":0.16359692778380497,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125821561","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4381677,0.0012944391,0.5526771,0.0001676698,0.000104746716,0.00013298249,0.00021585025,0.001978787,0.005260749],"genre_scores_gemma":[0.93129766,0.00025115936,0.06633745,0.00006617701,0.000028219534,0.0000461617,0.00009438195,0.00004876512,0.0018299987],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992071,0.00019240462,0.000054220556,0.0001215197,0.00037633727,0.000048542952],"domain_scores_gemma":[0.99856806,0.00079855224,0.00011372408,0.00021934652,0.00025449737,0.000045883397],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034744502,0.00060379197,0.00031102594,0.00069853954,0.00024626454,0.0006652498,0.00074490724,0.000531576,0.0019411775],"category_scores_gemma":[0.0020032,0.0001586217,0.00028701164,0.00031372887,0.0004640907,0.00095416704,0.00035852124,0.00024938514,0.00031075327],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013609647,0.00026172644,0.008248023,0.0008073241,0.00020334891,0.0015913824,0.0002930311,0.05630184,0.5142477,0.021701928,0.0009894244,0.39399326],"study_design_scores_gemma":[0.00008087678,0.0022349919,0.0038703266,0.00009607562,0.00010750133,0.001970779,0.0000920759,0.42021918,0.5521371,0.012600075,0.0065436927,0.000047300968],"about_ca_topic_score_codex":0.00033313423,"about_ca_topic_score_gemma":0.00032643453,"teacher_disagreement_score":0.0019411775,"about_ca_system_score_codex":0.00026859908,"about_ca_system_score_gemma":0.0002409519,"threshold_uncertainty_score":0.0064938664},"labels":[],"label_agreement":null},{"id":"W2125834514","doi":"10.1109/ccece.2004.1345229","title":"Design of a low-power D flip-flop for test-per-scan circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Flip-flop; Power (physics); Very-large-scale integration; Test vector; Dissipation; Electronic circuit; Low-power electronics; Power consumption; Computer science; Electrical engineering; Electronic engineering; Engineering; CMOS; Physics","score_opus":0.02855197997656795,"score_gpt":0.24118350882432052,"score_spread":0.21263152884775258,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125834514","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056954276,0.00079844374,0.93587106,0.00047565193,0.00017388687,0.00049887673,0.00019715581,0.000981714,0.004049057],"genre_scores_gemma":[0.48399526,0.00052942015,0.51062036,0.0005011068,0.00012613795,0.00040931298,0.00022421872,0.000055693716,0.003538377],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982244,0.00002238475,0.00001449713,0.000049434784,0.000069737966,0.000021506929],"domain_scores_gemma":[0.9997423,0.000058405323,0.000054569806,0.000022893262,0.000101675614,0.000020155621],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018559965,0.00045433606,0.0003392198,0.00039819107,0.00032682906,0.00048765092,0.00127385,0.00074009114,0.0017982929],"category_scores_gemma":[0.00041776596,0.0003013317,0.00027279157,0.0002581174,0.00021559084,0.0004922105,0.00023118663,0.00047234356,0.00068965],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035349323,0.0001466307,0.0013651884,0.0006634522,0.00008361652,0.0004886145,0.0000745191,0.019917628,0.6668495,0.0070310184,0.0034092935,0.299617],"study_design_scores_gemma":[0.00055845757,0.0035382858,0.0038351016,0.00012940641,0.00025321546,0.003925689,0.00006223494,0.35803682,0.56801593,0.003920954,0.057614308,0.000109618515],"about_ca_topic_score_codex":0.0006641377,"about_ca_topic_score_gemma":0.0012483139,"teacher_disagreement_score":0.0017982929,"about_ca_system_score_codex":0.00046217407,"about_ca_system_score_gemma":0.00058085937,"threshold_uncertainty_score":0.006015897},"labels":[],"label_agreement":null},{"id":"W2126173763","doi":"10.1109/cicc.1994.379751","title":"Automatic synthesis and the cost of testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"McGill University","keywords":"Retiming; Testability; Yield (engineering); Computer science; Fault (geology); Design for testing; Reliability engineering; Algorithm; Engineering","score_opus":0.04681878817779114,"score_gpt":0.21499156541983738,"score_spread":0.16817277724204624,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126173763","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34148097,0.013766963,0.4656809,0.009097199,0.00049299386,0.00020744755,0.00064669753,0.0032648225,0.16536206],"genre_scores_gemma":[0.9050381,0.002681177,0.076820165,0.00039527286,0.0001651689,0.00016383431,0.00041763906,0.00032680697,0.013991813],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99771994,0.0007613846,0.000070434806,0.00015157177,0.0011016391,0.00019504617],"domain_scores_gemma":[0.98863095,0.009003934,0.00052271516,0.0010506826,0.0006742188,0.00011749992],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001376528,0.0003865989,0.00041485758,0.0010160398,0.0003252457,0.0013727328,0.0009644654,0.00062310195,0.010792001],"category_scores_gemma":[0.010633913,0.00026479116,0.0003873016,0.0009290928,0.0011436293,0.001837946,0.00058045366,0.0005898724,0.0013332627],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008310584,0.00013017576,0.0031675291,0.00053623377,0.00007555343,0.0004059335,0.00016437736,0.13694708,0.029577756,0.27508157,0.0064573945,0.5466253],"study_design_scores_gemma":[0.00029978956,0.0012076957,0.010999339,0.00031083648,0.00020788026,0.0018891188,0.00031301245,0.5376536,0.033456296,0.33941483,0.07416174,0.00008585159],"about_ca_topic_score_codex":0.0012505095,"about_ca_topic_score_gemma":0.0014822228,"teacher_disagreement_score":0.010792001,"about_ca_system_score_codex":0.0014520066,"about_ca_system_score_gemma":0.0011703009,"threshold_uncertainty_score":0.03610277},"labels":[],"label_agreement":null},{"id":"W2126375077","doi":"10.1109/test.1995.529871","title":"The P1149.4 Mixed Signal Test Bus: costs and benefits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Key (lock); Test (biology); SIGNAL (programming language); Cost reduction; Computer science; Reduction (mathematics); Reliability engineering; Mixed-signal integrated circuit; Embedded system; Engineering; Integrated circuit; Computer security; Business; Operating system","score_opus":0.02727152111904088,"score_gpt":0.20154555896556944,"score_spread":0.17427403784652856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126375077","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09309266,0.008423696,0.5464231,0.036205765,0.0027354888,0.0019913083,0.0017762976,0.006633761,0.30271795],"genre_scores_gemma":[0.67016095,0.005113756,0.21069571,0.004996701,0.0016548034,0.0012786804,0.003853904,0.001153363,0.10109214],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99348456,0.0012644301,0.00020091418,0.00016370871,0.0045258338,0.00036065083],"domain_scores_gemma":[0.98826677,0.0023732767,0.0006695133,0.0009868948,0.0072654025,0.000438188],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0040872893,0.0010142443,0.0004119665,0.002656082,0.0009889808,0.0030741317,0.0023338587,0.0021467512,0.012814625],"category_scores_gemma":[0.011944002,0.00041460554,0.00044215083,0.0013147497,0.0009439074,0.0029837224,0.0012535941,0.0021566267,0.006666253],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00088818953,0.00030236857,0.0028992412,0.00039023376,0.000037615715,0.00028155334,0.000121332414,0.010163599,0.014270545,0.1140779,0.05445895,0.8021084],"study_design_scores_gemma":[0.00061882334,0.0064337756,0.013898156,0.0010777023,0.00037412118,0.004385247,0.0005807581,0.10331071,0.09588657,0.08838439,0.6846052,0.0004445876],"about_ca_topic_score_codex":0.0020622106,"about_ca_topic_score_gemma":0.0026767012,"teacher_disagreement_score":0.012814625,"about_ca_system_score_codex":0.0022355863,"about_ca_system_score_gemma":0.0028964079,"threshold_uncertainty_score":0.04286915},"labels":[],"label_agreement":null},{"id":"W2126529028","doi":"10.1109/cicc.2009.5280778","title":"Loopback architecture for wafer-level at-speed testing of embedded HyperTransport&lt;sup&gt;TM&lt;/sup&gt; processor links","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Die (integrated circuit); Transceiver; Wafer; CMOS; Observability; Embedded system; Computer science; Chip; Silicon on insulator; Visibility; Computer hardware; Electronic engineering; Engineering; Optoelectronics; Silicon; Materials science; Electrical engineering; Physics; Operating system; Telecommunications","score_opus":0.04627512024929111,"score_gpt":0.2525909614235529,"score_spread":0.2063158411742618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126529028","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7624759,0.00029708754,0.22039852,0.00020353562,0.00006865794,0.00018631367,0.0003464003,0.0076878215,0.008335848],"genre_scores_gemma":[0.95600593,0.000051703093,0.04003294,0.00012180862,0.000017746452,0.00008887631,0.00020260058,0.00008143779,0.0033969441],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997147,0.000055040513,0.000012752425,0.000060601178,0.00012094458,0.000035967518],"domain_scores_gemma":[0.9992415,0.0002027349,0.0001613499,0.00020816523,0.00015276592,0.000033511526],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003284017,0.00034636306,0.00018986761,0.000522892,0.00022421981,0.00035150844,0.0012079846,0.0003468058,0.0040787635],"category_scores_gemma":[0.0005817802,0.00019078843,0.00011296831,0.0002546369,0.00029785564,0.00050243584,0.00036730932,0.00031867603,0.0005669635],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00057926466,0.0002839958,0.008005155,0.0001275923,0.000037920057,0.00026817244,0.00024158748,0.0064600077,0.87754583,0.002608448,0.0024444256,0.10139763],"study_design_scores_gemma":[0.00008444426,0.0032067024,0.0061523486,0.000010513284,0.000058692152,0.0007245119,0.000056704663,0.07869152,0.90234035,0.0010246035,0.007617509,0.0000320584],"about_ca_topic_score_codex":0.0007375368,"about_ca_topic_score_gemma":0.0013264422,"teacher_disagreement_score":0.0040787635,"about_ca_system_score_codex":0.00038151845,"about_ca_system_score_gemma":0.0002695146,"threshold_uncertainty_score":0.013644874},"labels":[],"label_agreement":null},{"id":"W2126554652","doi":"10.1109/vtest.1994.292333","title":"A BIST technique for a frequency response and intermodulation distortion test of a sigma-delta ADC","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Intermodulation; Distortion (music); Delta-sigma modulation; Built-in self-test; Computer science; Electronic engineering; Automatic test equipment; Test (biology); Engineering; Reliability engineering; Bandwidth (computing); Telecommunications","score_opus":0.027283081065640633,"score_gpt":0.24238333848034638,"score_spread":0.21510025741470573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126554652","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05654995,0.0017809687,0.92208934,0.00048690996,0.00029170208,0.00019848031,0.00021376884,0.0033360017,0.015052944],"genre_scores_gemma":[0.55957156,0.000681758,0.42877495,0.00063189794,0.00015023685,0.00012388734,0.00035435602,0.00014169363,0.009569624],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99957615,0.000062470004,0.00002309064,0.000045346333,0.00026507667,0.000027783175],"domain_scores_gemma":[0.999658,0.00010724271,0.00005157677,0.00006205614,0.00010020334,0.00002087709],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026472175,0.0003482646,0.00029895807,0.0008055783,0.00027347647,0.00039661222,0.00063777325,0.00049939676,0.0024931678],"category_scores_gemma":[0.00091271935,0.0002020437,0.00024423513,0.0004771354,0.0003772635,0.000536752,0.00036164193,0.000556764,0.0007622041],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023893196,0.00006553432,0.00060939154,0.00015850968,0.0000328046,0.00030433203,0.000083124876,0.0016829602,0.72206247,0.012605096,0.0017668022,0.26038998],"study_design_scores_gemma":[0.00008221731,0.0014553408,0.0034312224,0.00005086061,0.00007357896,0.008312279,0.000053024334,0.07419621,0.8699538,0.0036081576,0.038721647,0.00006167977],"about_ca_topic_score_codex":0.0003108383,"about_ca_topic_score_gemma":0.00077971636,"teacher_disagreement_score":0.0024931678,"about_ca_system_score_codex":0.000332872,"about_ca_system_score_gemma":0.0002856004,"threshold_uncertainty_score":0.008340478},"labels":[],"label_agreement":null},{"id":"W2126612998","doi":"10.1145/1231956.1231963","title":"Congestion estimation and localization in fpgas:","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Routing (electronic design automation); Estimation; Field-programmable gate array; Set (abstract data type); Real-time computing; Embedded system; Engineering","score_opus":0.01134236381723836,"score_gpt":0.24412434213615322,"score_spread":0.23278197831891487,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126612998","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18370616,0.00078827026,0.81176555,0.00013377279,0.000046621764,0.00006226265,0.00006608574,0.002091862,0.001339489],"genre_scores_gemma":[0.873738,0.00029782156,0.12460002,0.00002724391,0.000020418547,0.00002916541,0.0000887399,0.00014218241,0.0010565001],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992674,0.0001869535,0.000040617193,0.00014397407,0.00026765149,0.00009338912],"domain_scores_gemma":[0.9978775,0.001031371,0.00045920655,0.00022583212,0.00034544506,0.000060769835],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009491994,0.00071994314,0.00042972123,0.001529144,0.00031212234,0.0007767592,0.00074720936,0.00043629674,0.001438934],"category_scores_gemma":[0.0057810876,0.00037367982,0.00022359025,0.0007995512,0.00056111737,0.0017627649,0.00056584843,0.00041975273,0.0002812725],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00064793875,0.00011099671,0.018413646,0.00035512526,0.000101202546,0.00046064373,0.00049361074,0.36375263,0.14697808,0.0067374525,0.0011456028,0.4608031],"study_design_scores_gemma":[0.000028304508,0.00040430186,0.0075215376,0.000047861464,0.000035935544,0.0005615242,0.000120993645,0.8824751,0.10328231,0.0033801165,0.0020800694,0.000061844614],"about_ca_topic_score_codex":0.0024801816,"about_ca_topic_score_gemma":0.0022820137,"teacher_disagreement_score":0.0024801816,"about_ca_system_score_codex":0.00063140347,"about_ca_system_score_gemma":0.000500041,"threshold_uncertainty_score":0.005019903},"labels":[],"label_agreement":null},{"id":"W2126750376","doi":"10.1109/jssc.2006.881554","title":"Weak Cell Detection in Deep-Submicron SRAMs: A Programmable Detection Technique","year":2006,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"CMC Microsystems","keywords":"Static random-access memory; Chip; Electronic engineering; Voltage; Limiting; Computer science; Embedded system; Computer hardware; Engineering; Electrical engineering","score_opus":0.01055151925284666,"score_gpt":0.22924068803730535,"score_spread":0.21868916878445868,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126750376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44944558,0.0023719575,0.54159063,0.00041853206,0.000183067,0.00010683112,0.00014553244,0.0015455348,0.0041922797],"genre_scores_gemma":[0.89850575,0.0004667106,0.09939345,0.00018483511,0.000038361948,0.00003329411,0.00004536574,0.000029186982,0.0013030497],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99980277,0.00001825103,0.000010082069,0.00005176174,0.00010100359,0.000016170561],"domain_scores_gemma":[0.999483,0.00016911363,0.0001509757,0.00010852325,0.00006494555,0.000023450422],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015368851,0.00023550917,0.00017215559,0.00029912486,0.00019250227,0.00034441653,0.00092726387,0.00037861677,0.00040500853],"category_scores_gemma":[0.0005791702,0.0001549565,0.0001324738,0.00020277241,0.0004231034,0.00059687725,0.0003762455,0.0003677124,0.00013358117],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000114417584,0.000045567063,0.0011302922,0.00007132747,0.000010749588,0.00015830291,0.000067420675,0.001710358,0.90398514,0.0023103952,0.00028911576,0.090106845],"study_design_scores_gemma":[0.000030142044,0.0007949778,0.0014923358,0.000016933085,0.000038110273,0.0015014587,0.000030284758,0.03706235,0.952296,0.001617544,0.0050911442,0.000028634584],"about_ca_topic_score_codex":0.00018822282,"about_ca_topic_score_gemma":0.00046743744,"teacher_disagreement_score":0.00092726387,"about_ca_system_score_codex":0.0001969064,"about_ca_system_score_gemma":0.00019564765,"threshold_uncertainty_score":0.0014286637},"labels":[],"label_agreement":null},{"id":"W2126762380","doi":"10.1109/ccece.1993.332345","title":"Using square array structures in parallel ATPG","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Automatic test pattern generation; Speedup; Computer science; Architecture; Parallel computing; Square (algebra); Algorithm; Test (biology); Artificial intelligence; Theoretical computer science; Mathematics; Electronic circuit; Engineering","score_opus":0.08877753627253027,"score_gpt":0.27156920115358124,"score_spread":0.18279166488105097,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126762380","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0584619,0.0003928588,0.920998,0.00031062606,0.000106233296,0.00012474606,0.00008238169,0.003786854,0.015736504],"genre_scores_gemma":[0.46965936,0.00026045073,0.5222886,0.0003084141,0.00006265592,0.00015791359,0.00022532017,0.00020010254,0.0068371957],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997197,0.00007150255,0.000015843405,0.00006080746,0.00009791078,0.000034185316],"domain_scores_gemma":[0.9996424,0.00013914505,0.00003778816,0.00008476024,0.00007982119,0.000016125177],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022914616,0.00038791445,0.00025257198,0.00042527748,0.00035229785,0.0004887173,0.00072513946,0.00037147754,0.0037213515],"category_scores_gemma":[0.0007093093,0.000248551,0.00018943886,0.00069653394,0.00041979394,0.0011275895,0.00041340478,0.00041913035,0.0011489574],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00060256466,0.00018921554,0.0010727564,0.000273577,0.000045702393,0.00052973523,0.00020974736,0.106344454,0.1933306,0.049062446,0.0062266346,0.6421126],"study_design_scores_gemma":[0.00022777705,0.0011205829,0.0008687789,0.000046802677,0.00009602718,0.0010327618,0.000090181486,0.68114394,0.20599332,0.059567872,0.049752846,0.00005904745],"about_ca_topic_score_codex":0.0008488258,"about_ca_topic_score_gemma":0.0017815704,"teacher_disagreement_score":0.0037213515,"about_ca_system_score_codex":0.00033980937,"about_ca_system_score_gemma":0.0005147794,"threshold_uncertainty_score":0.012449205},"labels":[],"label_agreement":null},{"id":"W2126813829","doi":"10.1109/eptc.2006.342792","title":"Database approach for storage and retrieval of test parameters for manufacturability","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Design for manufacturability; Database; Context (archaeology); Test data; Fuse (electrical); Data integrity; Reliability engineering; Embedded system; Data mining; Engineering; Software engineering","score_opus":0.03126886758860679,"score_gpt":0.24524665552518587,"score_spread":0.2139777879365791,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126813829","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0045992676,0.001544748,0.9800396,0.0003829813,0.00017642154,0.0002580504,0.0013793007,0.007331219,0.004288406],"genre_scores_gemma":[0.1446667,0.00272757,0.8286383,0.00083083124,0.00034417873,0.0010047571,0.009005429,0.0011499291,0.011632295],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99598986,0.0006319757,0.00065611815,0.0008427094,0.001630343,0.0002490011],"domain_scores_gemma":[0.99213976,0.0012982726,0.00040208563,0.0041883662,0.0017225534,0.0002490262],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0027722518,0.00095334556,0.0024767679,0.0045545395,0.0015191481,0.007753963,0.0054064128,0.0019964618,0.008522968],"category_scores_gemma":[0.0076427455,0.0010668006,0.0011941856,0.006191385,0.00085374137,0.007858126,0.003363165,0.0022460802,0.006742147],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011172914,0.00034042573,0.0033321867,0.001008539,0.00038845153,0.00071963563,0.0009805416,0.01480818,0.034985177,0.078296766,0.040258344,0.8237645],"study_design_scores_gemma":[0.00043289282,0.0008698401,0.0041503888,0.00050279655,0.0007074735,0.0036530108,0.0016516404,0.30691874,0.11525235,0.11227874,0.45308957,0.0004925654],"about_ca_topic_score_codex":0.0045615365,"about_ca_topic_score_gemma":0.0035893568,"teacher_disagreement_score":0.008522968,"about_ca_system_score_codex":0.0015589931,"about_ca_system_score_gemma":0.0018971539,"threshold_uncertainty_score":0.02851212},"labels":[],"label_agreement":null},{"id":"W2126900578","doi":"10.5555/1874620.1874860","title":"Automated data analysis solutions to silicon debug","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University; University of Toronto","funders":"","keywords":"Debugging; Computer science; Software bug; Software; Background debug mode interface; Set (abstract data type); Embedded system; Session (web analytics); Domain (mathematical analysis); Real-time computing; Operating system; Programming language","score_opus":0.06895894130794172,"score_gpt":0.3077814758461167,"score_spread":0.23882253453817498,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126900578","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0034771988,0.0005291451,0.98790246,0.00046406616,0.000062171246,0.00012819847,0.00026264088,0.00614227,0.0010318588],"genre_scores_gemma":[0.08443276,0.00060059194,0.911298,0.00028270468,0.000116351184,0.00046716077,0.0007378602,0.0005181143,0.0015465794],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9952154,0.0016194282,0.00033343816,0.00068975834,0.0019260093,0.00021590026],"domain_scores_gemma":[0.986725,0.0064120092,0.0009689904,0.0031855982,0.0025093055,0.0001990509],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0031175176,0.0019209608,0.0012179705,0.005244085,0.0009775348,0.0024308227,0.0025627546,0.0014893969,0.004395693],"category_scores_gemma":[0.014189011,0.00093013473,0.00093859166,0.00295103,0.0013844308,0.002546776,0.0026420436,0.00211516,0.0018844457],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004548363,0.00019019998,0.0031654201,0.00051034987,0.00016190024,0.00044505316,0.00053677976,0.031365797,0.023773516,0.029232316,0.014705248,0.8954585],"study_design_scores_gemma":[0.0002773239,0.00045255333,0.0031012236,0.00035742976,0.00015110633,0.0013043819,0.00064829533,0.64858645,0.090443894,0.16582455,0.08862318,0.00022962343],"about_ca_topic_score_codex":0.0016158605,"about_ca_topic_score_gemma":0.0013615628,"teacher_disagreement_score":0.005244085,"about_ca_system_score_codex":0.00086820265,"about_ca_system_score_gemma":0.0017124702,"threshold_uncertainty_score":0.016487181},"labels":[],"label_agreement":null},{"id":"W2127392734","doi":"10.5555/1129601.1129719","title":"Statistical timing analysis with two-sided constraints","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Process (computing); Simple (philosophy); Upper and lower bounds; Algorithm; Statistical analysis; Statistics; Mathematics; Embedded system","score_opus":0.022964407580282207,"score_gpt":0.27037610528997896,"score_spread":0.24741169770969676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127392734","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023747734,0.00005932983,0.9963899,0.0000445201,0.00001527458,0.000034003384,0.000117321804,0.0003212333,0.0006436051],"genre_scores_gemma":[0.396538,0.000792562,0.594814,0.00033353548,0.00030056492,0.00085515133,0.0012998969,0.00067062996,0.0043957145],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9937907,0.0017151374,0.00040505468,0.0006882115,0.0029734918,0.00042752325],"domain_scores_gemma":[0.97948587,0.013927534,0.0019500095,0.0024534033,0.0019670813,0.00021612104],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0047930214,0.0015506609,0.0013995316,0.0019261809,0.0005169346,0.001616529,0.0023201052,0.0008921772,0.004811796],"category_scores_gemma":[0.019752588,0.001000614,0.001552759,0.0025552816,0.0011210595,0.0021736007,0.0015471891,0.0021874802,0.0011741483],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012954052,0.0000756415,0.0012002531,0.00013022377,0.00009874435,0.00029729336,0.000040752093,0.8486812,0.008611794,0.09565193,0.0011694817,0.0439131],"study_design_scores_gemma":[0.000011548536,0.000044190932,0.00013924636,0.0000058927926,0.000012316823,0.000048458027,0.0000036250747,0.9801272,0.00217524,0.016674446,0.00074600364,0.000011855686],"about_ca_topic_score_codex":0.0022923453,"about_ca_topic_score_gemma":0.0026870626,"teacher_disagreement_score":0.004811796,"about_ca_system_score_codex":0.001272455,"about_ca_system_score_gemma":0.0032952058,"threshold_uncertainty_score":0.025348186},"labels":[],"label_agreement":null},{"id":"W2127438401","doi":"10.1109/iccd.1990.130189","title":"Estimating aliasing in CA and LFSR based signature registers","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba; University of Victoria","funders":"","keywords":"Linear feedback shift register; Aliasing; Benchmark (surveying); Signature (topology); Computer science; Algorithm; Computation; Shift register; Mathematics; Artificial intelligence; Telecommunications","score_opus":0.028338708406610087,"score_gpt":0.22789792519854946,"score_spread":0.19955921679193936,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127438401","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17826626,0.0006576435,0.8174702,0.00010107816,0.000021446165,0.0000298286,0.0000987885,0.001389807,0.0019648154],"genre_scores_gemma":[0.8106827,0.0002904592,0.18686634,0.000049012375,0.000019806963,0.00003183471,0.00026209163,0.000117160766,0.0016806395],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99868387,0.00026287406,0.00007422989,0.0001506777,0.0007116761,0.00011662663],"domain_scores_gemma":[0.99612856,0.0018407694,0.000708109,0.0006219091,0.00063070585,0.00006992429],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007373752,0.0005499937,0.0004454033,0.0017517046,0.00032988781,0.0012139474,0.00072760374,0.00080187997,0.0012308288],"category_scores_gemma":[0.0088016605,0.00029639818,0.0003048428,0.0012559629,0.0003714688,0.0018056657,0.0006663736,0.0005437684,0.00045655432],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013786413,0.00007338274,0.008489324,0.00018757944,0.000081929255,0.0003320696,0.00030413107,0.34854874,0.16406949,0.027379189,0.0009371132,0.4482184],"study_design_scores_gemma":[0.000013511519,0.00014137638,0.0015888836,0.000016419033,0.000023873017,0.00028327544,0.000036027763,0.89332837,0.09816802,0.0050145495,0.0013587105,0.00002693146],"about_ca_topic_score_codex":0.0023169774,"about_ca_topic_score_gemma":0.0025052535,"teacher_disagreement_score":0.0023169774,"about_ca_system_score_codex":0.0013253089,"about_ca_system_score_gemma":0.0006037082,"threshold_uncertainty_score":0.0096158385},"labels":[],"label_agreement":null},{"id":"W2127439527","doi":"10.1109/pacrim.1991.160745","title":"VLSI design of a modulo-extractor","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Modulo; Extractor; Very-large-scale integration; Computer science; Arithmetic; Mathematics; Discrete mathematics; Embedded system; Engineering; Process engineering","score_opus":0.07495559712215218,"score_gpt":0.2190855003263556,"score_spread":0.14412990320420344,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127439527","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10411932,0.0013522203,0.8602425,0.00073416723,0.00027963545,0.0002930046,0.00047540906,0.00669465,0.025809092],"genre_scores_gemma":[0.5600312,0.00072919566,0.421059,0.00045445503,0.00015398835,0.00011722852,0.0003621271,0.00009965606,0.016993158],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998338,0.000023554243,0.000010956916,0.000041355706,0.000063436906,0.000026839572],"domain_scores_gemma":[0.99989283,0.000023713954,0.000013625078,0.000016782962,0.00004387153,0.000009161675],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017479515,0.00029023056,0.00028770012,0.00034683524,0.0004212503,0.00069129706,0.0007172091,0.00040569113,0.0067029297],"category_scores_gemma":[0.00036049998,0.00018639346,0.00022374273,0.00034952557,0.00024152761,0.00063819403,0.00026753536,0.00029942303,0.0018472397],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005101421,0.00013723619,0.0014363067,0.00039891095,0.00010915253,0.0006020504,0.00017718202,0.01883858,0.4101876,0.058779474,0.009930323,0.49889302],"study_design_scores_gemma":[0.00033981458,0.0020346502,0.002543792,0.0001087431,0.000265028,0.0029052594,0.000105052924,0.3040077,0.5319901,0.018053891,0.13754709,0.00009895867],"about_ca_topic_score_codex":0.00058451033,"about_ca_topic_score_gemma":0.00096362585,"teacher_disagreement_score":0.0067029297,"about_ca_system_score_codex":0.00039288882,"about_ca_system_score_gemma":0.000500829,"threshold_uncertainty_score":0.022423506},"labels":[],"label_agreement":null},{"id":"W2127926156","doi":"10.1109/edac.1993.386473","title":"On the design and analysis of unmatched LFSR pattern generators in pseudorandom testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Linear feedback shift register; Pseudorandom number generator; Computer science; FLOPS; Shift register; Construct (python library); Electronic circuit; Algorithm; Parallel computing; Engineering; Computer network; Telecommunications","score_opus":0.06752945308827482,"score_gpt":0.22542206889505417,"score_spread":0.15789261580677935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127926156","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.031988416,0.00032782185,0.9643895,0.000073114716,0.000020724845,0.000078486955,0.000027484832,0.00042180077,0.0026727095],"genre_scores_gemma":[0.68083817,0.00044784078,0.31522086,0.000116612646,0.000058311856,0.000200458,0.00012057,0.00009136522,0.0029058298],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992268,0.00027914427,0.00004417521,0.00009550777,0.000294526,0.000059763355],"domain_scores_gemma":[0.9989967,0.0006005213,0.0001559245,0.00009279278,0.00013531292,0.000018837873],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056997716,0.0005117379,0.00029609655,0.0005043141,0.000200214,0.0005415368,0.00074316055,0.0003846659,0.0018073115],"category_scores_gemma":[0.0021564695,0.0002490088,0.00027092127,0.00037749123,0.00056176865,0.0011513914,0.0003204522,0.0002923487,0.0003155178],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039390326,0.00011517404,0.0014594542,0.00046563687,0.00006549864,0.00061858323,0.00014698722,0.3648718,0.10778177,0.18083972,0.0014825108,0.341759],"study_design_scores_gemma":[0.000054175216,0.0006380488,0.00037887637,0.000036650912,0.000027970538,0.00054771855,0.00001699232,0.91778207,0.040392507,0.03472443,0.005380489,0.000020145579],"about_ca_topic_score_codex":0.00033202575,"about_ca_topic_score_gemma":0.00049164286,"teacher_disagreement_score":0.0018073115,"about_ca_system_score_codex":0.0004574506,"about_ca_system_score_gemma":0.00036614964,"threshold_uncertainty_score":0.0060460567},"labels":[],"label_agreement":null},{"id":"W2128174596","doi":"10.1109/socc.2008.4641479","title":"Built-in functional tests for fast validation of a 40Gbps coherent optical receiver SoC ASIC","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Application-specific integrated circuit; Computer science; Transmission (telecommunications); Electronic engineering; Programmable logic device; Embedded system; Computer hardware; Computer architecture; Engineering; Telecommunications","score_opus":0.07463973162943219,"score_gpt":0.2749550909041944,"score_spread":0.2003153592747622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128174596","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6098052,0.0003164181,0.3734366,0.0004573499,0.00012033643,0.0005349905,0.00029787445,0.008642046,0.006389167],"genre_scores_gemma":[0.94866747,0.000049390652,0.049080417,0.00011576674,0.000022205328,0.00012496139,0.00014235615,0.00009089608,0.0017066186],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987997,0.00035760726,0.00007679695,0.00011268898,0.0004672098,0.00018601025],"domain_scores_gemma":[0.99801624,0.00041586443,0.0003402391,0.00035951592,0.00075361907,0.000114521135],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00095806044,0.00073435315,0.0003621215,0.00091457355,0.00041026616,0.00065181276,0.0011112965,0.0005212285,0.0034297311],"category_scores_gemma":[0.0017900697,0.00027340007,0.0002644629,0.00020349487,0.0004642261,0.0007299077,0.00042409246,0.0004948067,0.00047425154],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016392769,0.0005791311,0.012799142,0.00040341634,0.00014347945,0.0008331789,0.00051785953,0.03847513,0.7741548,0.0086220335,0.0052270195,0.15660548],"study_design_scores_gemma":[0.00035431073,0.0029872542,0.0065737087,0.00005857783,0.00014276797,0.000916349,0.000106456246,0.16574797,0.8100589,0.0011579605,0.0118243275,0.00007147912],"about_ca_topic_score_codex":0.0016225097,"about_ca_topic_score_gemma":0.0021590341,"teacher_disagreement_score":0.0034297311,"about_ca_system_score_codex":0.0009689623,"about_ca_system_score_gemma":0.0012817298,"threshold_uncertainty_score":0.011473596},"labels":[],"label_agreement":null},{"id":"W2128995565","doi":"10.1109/spi.2002.258315","title":"LFSR Test Pattern Crosstalk in Nanometer Technologies","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Crosstalk; Interconnection; Shift register; Linear feedback shift register; Electronic engineering; Integrated circuit; Computer science; Electronic circuit; Engineering; Electrical engineering; Telecommunications","score_opus":0.02595352619712843,"score_gpt":0.21057600236406498,"score_spread":0.18462247616693656,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128995565","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9660838,0.00094061124,0.029270755,0.00013797013,0.000016259573,0.0000066031857,0.00005044536,0.00029301964,0.00320054],"genre_scores_gemma":[0.9962767,0.0001309848,0.003136384,0.00003319878,0.000008194253,0.0000046160544,0.00003446824,0.00002124738,0.00035423177],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993356,0.00018262632,0.00002098952,0.00007849276,0.0002911111,0.00009120346],"domain_scores_gemma":[0.9981609,0.0010133996,0.00047673247,0.0001318423,0.0001614437,0.00005569659],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030483495,0.00023790142,0.0001964389,0.0002678784,0.00016447864,0.00031272584,0.00023270969,0.00024150735,0.0011109366],"category_scores_gemma":[0.0020354446,0.00011429522,0.00010900475,0.00036729654,0.00031803412,0.0005820972,0.0002559569,0.00020242395,0.0001738678],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045297804,0.00009318456,0.015824247,0.00016395783,0.00006202624,0.0009921313,0.00023562553,0.13040817,0.79147196,0.009334164,0.0005400548,0.05042155],"study_design_scores_gemma":[0.000052168736,0.0019165084,0.030178744,0.000040219325,0.00007748813,0.0017930748,0.00017015074,0.3845588,0.5691939,0.006775653,0.0051907846,0.000052508847],"about_ca_topic_score_codex":0.0006051536,"about_ca_topic_score_gemma":0.000599669,"teacher_disagreement_score":0.0011109366,"about_ca_system_score_codex":0.00055814494,"about_ca_system_score_gemma":0.00017584313,"threshold_uncertainty_score":0.004049599},"labels":[],"label_agreement":null},{"id":"W2129087045","doi":"10.1109/tvlsi.2006.876109","title":"Diagnosis of logic circuits using compressed deterministic data and on-chip response comparison","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Chip; Test compression; Computer science; Automatic test pattern generation; Process (computing); Design for testing; System on a chip; Logic gate; Logic family; Computer engineering; Electronic circuit; Embedded system; Computer hardware; Logic synthesis; Algorithm; Reliability engineering; Engineering; Electrical engineering","score_opus":0.06979433199351101,"score_gpt":0.2998196132412702,"score_spread":0.2300252812477592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129087045","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3117586,0.00031139405,0.68285716,0.00019799282,0.000038400198,0.00013203901,0.00017717875,0.0018097932,0.0027174733],"genre_scores_gemma":[0.8426821,0.000093698276,0.15638822,0.00006169592,0.000024515211,0.00006857244,0.00019108214,0.00004677242,0.00044330396],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99897516,0.00029787383,0.00005719336,0.00011417316,0.00049536413,0.000060216516],"domain_scores_gemma":[0.9966878,0.002073247,0.0003376017,0.00041369392,0.0004330194,0.00005461283],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056227506,0.0004233128,0.0003764742,0.0012423937,0.00018156346,0.00055623095,0.0006124796,0.00049473456,0.0013573051],"category_scores_gemma":[0.005742207,0.00012436735,0.00017651492,0.00067707256,0.00049767294,0.0010133653,0.00057209627,0.0002830453,0.00013520842],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021791935,0.00021781721,0.003971652,0.00028182776,0.00007408151,0.00041007652,0.00027904529,0.10151643,0.23965833,0.010196375,0.0009551347,0.64026004],"study_design_scores_gemma":[0.00007097826,0.00059863273,0.0036934034,0.000021923799,0.000035240148,0.000789095,0.00010903836,0.847922,0.14060052,0.0048509855,0.0012680127,0.00004009855],"about_ca_topic_score_codex":0.00087240746,"about_ca_topic_score_gemma":0.0014757118,"teacher_disagreement_score":0.0013573051,"about_ca_system_score_codex":0.00054286886,"about_ca_system_score_gemma":0.00035579733,"threshold_uncertainty_score":0.004540682},"labels":[],"label_agreement":null},{"id":"W2129390576","doi":"10.5555/789083.1022814","title":"Delay Fault Testing of Core-Based Systems-on-a-Chip","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Automatic test pattern generation; Fault coverage; Computer science; Modular design; Embedded system; System on a chip; System testing; Chip; Reliability engineering; Engineering","score_opus":0.06477326258506909,"score_gpt":0.2570852993262601,"score_spread":0.19231203674119102,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129390576","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36735135,0.0011340062,0.6245461,0.00013188265,0.00007698974,0.000114408904,0.00013215007,0.0017336659,0.004779495],"genre_scores_gemma":[0.8793147,0.00034973232,0.11799032,0.0000839765,0.000034397104,0.000059420163,0.00017060219,0.000079755235,0.0019171254],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994696,0.00011675334,0.000028593198,0.00007909923,0.00023671283,0.0000692062],"domain_scores_gemma":[0.99864966,0.0006726144,0.00014176936,0.0002766262,0.0002077414,0.000051539588],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003874909,0.00047013242,0.00037414485,0.00073732773,0.00019517198,0.000518368,0.0010168154,0.00047695442,0.0011891746],"category_scores_gemma":[0.0019989887,0.00014375728,0.00025039152,0.00045666337,0.00042138106,0.00081389264,0.00047952478,0.00028887208,0.00022330436],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000902884,0.0001981522,0.0054026586,0.00049829046,0.000067785564,0.00044474556,0.00023635896,0.079820566,0.4026711,0.028664282,0.0012335607,0.47985965],"study_design_scores_gemma":[0.00010790037,0.002039835,0.0034689333,0.00005110963,0.00008195291,0.000880889,0.000081125065,0.5740573,0.38140377,0.027879013,0.0099152485,0.000032900127],"about_ca_topic_score_codex":0.000560551,"about_ca_topic_score_gemma":0.00089966675,"teacher_disagreement_score":0.0011891746,"about_ca_system_score_codex":0.00040467954,"about_ca_system_score_gemma":0.00050277717,"threshold_uncertainty_score":0.003978193},"labels":[],"label_agreement":null},{"id":"W2129547250","doi":"10.1109/fpt.2005.1568553","title":"Post-silicon debug using programmable logic cores","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; Embedded system; Overhead (engineering); Computer architecture; Integrated circuit; Programmable logic device; Background debug mode interface; Field-programmable gate array; Point (geometry); Architecture; Programmable logic array; Logic gate; Computer hardware; Operating system","score_opus":0.028369339578210095,"score_gpt":0.24992553670110224,"score_spread":0.22155619712289215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129547250","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42087892,0.0008158265,0.5471855,0.0003213715,0.000108412365,0.00011505556,0.00006949199,0.006145225,0.024360297],"genre_scores_gemma":[0.9239487,0.00014577813,0.07170326,0.00008699964,0.000013549965,0.000028676086,0.00005320342,0.000063310974,0.003956402],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99976176,0.00006046075,0.00001034768,0.00003113203,0.000095570926,0.000040659692],"domain_scores_gemma":[0.9994073,0.00024432514,0.00005944625,0.0001546888,0.00010669399,0.000027515192],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000364629,0.00026781787,0.00015957636,0.00029316676,0.00022797896,0.00055948214,0.0006579436,0.00028143643,0.0020975878],"category_scores_gemma":[0.0008453803,0.00012588574,0.00013896755,0.00016625028,0.00032492244,0.0008003859,0.00032802337,0.00039772672,0.00031412786],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010035913,0.0002715239,0.00530009,0.00025404742,0.00003991529,0.00078595354,0.00035954916,0.03908673,0.28788313,0.0922253,0.004769605,0.5680205],"study_design_scores_gemma":[0.00018281028,0.001546233,0.0025707905,0.0000670258,0.000060121547,0.0009224288,0.00011092034,0.41122723,0.522391,0.027193194,0.033688452,0.000039856106],"about_ca_topic_score_codex":0.00045011236,"about_ca_topic_score_gemma":0.0009281474,"teacher_disagreement_score":0.0020975878,"about_ca_system_score_codex":0.0003034067,"about_ca_system_score_gemma":0.00037743707,"threshold_uncertainty_score":0.007017076},"labels":[],"label_agreement":null},{"id":"W2129559195","doi":"10.1109/ccece.2004.1347628","title":"Enhanced technique for built-in self-test of sequential logic","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Limit (mathematics); Computer science; Adjacency list; Path (computing); Overhead (engineering); Fault coverage; Fault (geology); Sequential logic; Logic gate; Reliability engineering; Electronic circuit; Engineering; Algorithm; Mathematics; Electrical engineering; Computer network; Operating system","score_opus":0.025826766514253738,"score_gpt":0.2755922403512229,"score_spread":0.24976547383696912,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129559195","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.061973866,0.0003245596,0.93144286,0.00007912299,0.00007193994,0.000091990645,0.000060617243,0.002411922,0.0035430803],"genre_scores_gemma":[0.5744582,0.00019658131,0.41959402,0.00016386682,0.000043448632,0.00008845982,0.00019855514,0.00013645909,0.005120475],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997687,0.000032723907,0.000009844426,0.000033169566,0.00013001815,0.000025531283],"domain_scores_gemma":[0.99958473,0.00012584197,0.00003837575,0.0001246806,0.00010930786,0.000017168444],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018215772,0.0002444215,0.0002164613,0.00039001615,0.00022404353,0.00021423513,0.0005867028,0.0002919476,0.0018036729],"category_scores_gemma":[0.00065623084,0.00013889614,0.00021572798,0.00036358193,0.000346182,0.0005240059,0.00037830128,0.00039598718,0.00030935183],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003104939,0.00010667637,0.0014617584,0.00026073,0.000048188853,0.0005613572,0.00016399162,0.008989264,0.49479195,0.020354796,0.0022896582,0.4706611],"study_design_scores_gemma":[0.00008850141,0.0012719086,0.0035639768,0.000043181117,0.00009287215,0.004950591,0.000046581667,0.23072116,0.70796746,0.01171412,0.039484914,0.000054788405],"about_ca_topic_score_codex":0.00037728422,"about_ca_topic_score_gemma":0.0006254367,"teacher_disagreement_score":0.0018036729,"about_ca_system_score_codex":0.00016473117,"about_ca_system_score_gemma":0.0003512696,"threshold_uncertainty_score":0.006033838},"labels":[],"label_agreement":null},{"id":"W2129753510","doi":"10.1109/etc.1993.246522","title":"Random test length for bounded faults in RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University; University of Waterloo","funders":"","keywords":"Bounded function; Class (philosophy); Discrete mathematics; Mathematics; Combinatorics; Computer science; Algorithm; Artificial intelligence","score_opus":0.03509396849353799,"score_gpt":0.23400281106084442,"score_spread":0.19890884256730643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129753510","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48810038,0.001101844,0.5037536,0.0012558744,0.000095637835,0.00012075674,0.00027450695,0.0013356429,0.003961756],"genre_scores_gemma":[0.9564438,0.00024828306,0.04119747,0.00022537094,0.00012413425,0.00011580873,0.00031789948,0.00014212639,0.0011850464],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99701357,0.0011245501,0.00016449639,0.00047412224,0.0009253897,0.00029784685],"domain_scores_gemma":[0.93164927,0.057464402,0.0050453893,0.0026006869,0.0023571462,0.0008831008],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0033842593,0.00043543478,0.00067685,0.00118511,0.00038354783,0.00083982473,0.0011948023,0.0009863188,0.0017982346],"category_scores_gemma":[0.048171345,0.00030554988,0.00042422046,0.0006551997,0.00152271,0.0026985006,0.0009266567,0.0010059319,0.0002561009],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018391714,0.00027932096,0.0121088745,0.00047223177,0.0001076656,0.0005609541,0.00028620788,0.7279742,0.030803755,0.10849734,0.0026362443,0.11443396],"study_design_scores_gemma":[0.000082964645,0.0006319679,0.0014362483,0.00002700793,0.00003344124,0.00023655378,0.00003148172,0.9189694,0.010604421,0.067011625,0.00089966966,0.00003518416],"about_ca_topic_score_codex":0.00044207033,"about_ca_topic_score_gemma":0.00045693724,"teacher_disagreement_score":0.0033842593,"about_ca_system_score_codex":0.0012627436,"about_ca_system_score_gemma":0.0007603416,"threshold_uncertainty_score":0.017897904},"labels":[],"label_agreement":null},{"id":"W2129848580","doi":"10.1109/ccece.2008.4564771","title":"An Ant Colony Optimization approach for test pattern generation","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Ant colony optimization algorithms; Benchmark (surveying); Automatic test pattern generation; Computer science; Fault coverage; Test set; Set (abstract data type); Electronic circuit; Algorithm; Combinational logic; Logic gate; Artificial intelligence; Engineering","score_opus":0.03227123950221634,"score_gpt":0.20169476589829652,"score_spread":0.1694235263960802,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129848580","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0077791214,0.00023166086,0.9880315,0.00012667228,0.000047799764,0.00009063227,0.000021611779,0.00033017967,0.0033408431],"genre_scores_gemma":[0.31156847,0.00041379718,0.68222755,0.00017419344,0.00004242774,0.00042997414,0.00010541703,0.00008383709,0.0049543204],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996624,0.000102646016,0.000016325761,0.00004377354,0.00015234845,0.00002253576],"domain_scores_gemma":[0.99964345,0.00017862237,0.000032524866,0.000027475877,0.000101988844,0.000015941358],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031922857,0.000631538,0.000574847,0.0005731428,0.00026755422,0.00042403367,0.0008119231,0.0006968314,0.0015980783],"category_scores_gemma":[0.0010518098,0.00026135097,0.00042408198,0.0006139424,0.00033759122,0.00037792692,0.00039075728,0.000711064,0.0002737718],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006337071,0.00008596918,0.0003891331,0.00011717839,0.000065855354,0.0001342267,0.00004598677,0.7668298,0.0130478935,0.010832632,0.001976801,0.20641112],"study_design_scores_gemma":[0.000011742978,0.00003601997,0.000048810976,0.0000030242734,0.0000067093492,0.000039599494,0.0000029210962,0.9964755,0.0010239077,0.001273574,0.0010746734,0.000003461987],"about_ca_topic_score_codex":0.0017532544,"about_ca_topic_score_gemma":0.0018595434,"teacher_disagreement_score":0.0017532544,"about_ca_system_score_codex":0.000342316,"about_ca_system_score_gemma":0.0005498195,"threshold_uncertainty_score":0.0053461194},"labels":[],"label_agreement":null},{"id":"W2129931673","doi":"10.1109/vtest.1996.510836","title":"A new digital test approach for analog-to-digital converter testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Built-in self-test; Converters; CMOS; Electronic engineering; Overhead (engineering); Digital-to-analog converter; Computer science; Offset (computer science); Analog-to-digital converter; Computer hardware; Engineering; Voltage; Electrical engineering","score_opus":0.05276299631577356,"score_gpt":0.22108276233594554,"score_spread":0.16831976602017198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129931673","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009161989,0.0009587508,0.97919524,0.00019129939,0.00020537506,0.00010664344,0.000067621986,0.001514803,0.008598271],"genre_scores_gemma":[0.39973733,0.0011746333,0.5865958,0.0012690425,0.0002897346,0.00025284095,0.0003514541,0.00016918339,0.010159949],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993063,0.00014715502,0.000052837408,0.00009927415,0.00035618362,0.00003820292],"domain_scores_gemma":[0.9991002,0.00033942424,0.00006810139,0.00016478408,0.0002910239,0.000036489506],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027070206,0.00045345363,0.00036297794,0.0008146341,0.00031217208,0.00083711225,0.0010532456,0.00057595293,0.002952283],"category_scores_gemma":[0.0012803619,0.00017194348,0.00033892598,0.0004999657,0.00078009313,0.0013036571,0.0007001748,0.0006293386,0.0006492129],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024683008,0.000138142,0.0019876405,0.0006498975,0.000084419546,0.0006316407,0.00015807878,0.015860826,0.21273968,0.073796086,0.0042722262,0.6894344],"study_design_scores_gemma":[0.000145505,0.0023390134,0.0028237842,0.0002049358,0.00023214275,0.008687829,0.00012832641,0.3392237,0.429793,0.052689537,0.16358078,0.00015139116],"about_ca_topic_score_codex":0.00035495355,"about_ca_topic_score_gemma":0.0004992235,"teacher_disagreement_score":0.002952283,"about_ca_system_score_codex":0.00040267326,"about_ca_system_score_gemma":0.00046792135,"threshold_uncertainty_score":0.00987637},"labels":[],"label_agreement":null},{"id":"W2130177743","doi":"10.1109/tvlsi.2009.2021602","title":"Time-Multiplexed Compressed Test of SOC Designs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"System on a chip; Multiplexing; Computer science; Chip; Embedded system; Computer hardware; Modular design; Scalability; Database","score_opus":0.025633265233909904,"score_gpt":0.24643735192067082,"score_spread":0.2208040866867609,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130177743","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2707071,0.0004183085,0.72214234,0.00015274533,0.0000524425,0.000091638154,0.000103096994,0.00081997114,0.0055123046],"genre_scores_gemma":[0.90550685,0.00011755175,0.09267875,0.0000656769,0.000030952087,0.00006901106,0.00010127488,0.000046187663,0.0013837264],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992111,0.00017786107,0.00003650682,0.00010169595,0.00039865918,0.00007421314],"domain_scores_gemma":[0.99803215,0.0009830215,0.00029321483,0.00039039258,0.00024360442,0.0000574529],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005113159,0.00041784463,0.00025450098,0.00063408917,0.00020563338,0.0005544141,0.00053045264,0.00027870535,0.0019868521],"category_scores_gemma":[0.003721546,0.00016844367,0.000227258,0.00049931393,0.00078362547,0.0012309877,0.00038192744,0.0003985066,0.0001371166],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010704756,0.00013104817,0.0020901945,0.00029475163,0.000068598456,0.0006171286,0.0003313378,0.38901785,0.15959843,0.17768806,0.0011153416,0.2679768],"study_design_scores_gemma":[0.000041856394,0.0004212785,0.00079483504,0.000027939463,0.00002516489,0.00030826096,0.000032226188,0.8704775,0.08241665,0.042253338,0.0031805472,0.000020441239],"about_ca_topic_score_codex":0.00061498425,"about_ca_topic_score_gemma":0.0008197195,"teacher_disagreement_score":0.0019868521,"about_ca_system_score_codex":0.0006599035,"about_ca_system_score_gemma":0.0005281178,"threshold_uncertainty_score":0.0066466928},"labels":[],"label_agreement":null},{"id":"W2131374318","doi":"10.1109/vtest.1994.292334","title":"Multifrequency testability analysis for analog circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Computer science; Analogue electronics; Design for testing; Electronic circuit; Mixed-signal integrated circuit; Electronic engineering; Electrical engineering; Reliability engineering; Engineering","score_opus":0.06612392002490318,"score_gpt":0.25490041856512885,"score_spread":0.18877649854022566,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131374318","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.098136604,0.0006658806,0.89715505,0.00015216328,0.000016414964,0.00002373658,0.000055522843,0.00019432454,0.0036002349],"genre_scores_gemma":[0.9305872,0.00041068156,0.066955544,0.000045121687,0.000055359273,0.000036062836,0.000117065225,0.000030935204,0.0017619847],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99968183,0.00007787222,0.00001236771,0.000042732598,0.00015265553,0.00003256199],"domain_scores_gemma":[0.99891806,0.0007456423,0.00013045727,0.00005907644,0.00012455668,0.000022160808],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032376446,0.00036993474,0.00023675711,0.0016579207,0.00022677834,0.00048807598,0.0002285226,0.0002575812,0.0024219195],"category_scores_gemma":[0.0023338965,0.00007386385,0.00037843094,0.0005554884,0.00045581727,0.00070838927,0.00033016468,0.0004111859,0.00011648313],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015414537,0.00006880553,0.0032817128,0.00023091526,0.000058961923,0.00023738666,0.00021458106,0.40998852,0.06344387,0.26061288,0.00090655254,0.2608017],"study_design_scores_gemma":[0.000011881346,0.00008301525,0.001537027,0.000020724678,0.000011691757,0.00014481264,0.000027922324,0.8823859,0.0079508275,0.10612131,0.0016947017,0.00001022218],"about_ca_topic_score_codex":0.0015119115,"about_ca_topic_score_gemma":0.0007037679,"teacher_disagreement_score":0.0024219195,"about_ca_system_score_codex":0.0006459964,"about_ca_system_score_gemma":0.00019532668,"threshold_uncertainty_score":0.008102119},"labels":[],"label_agreement":null},{"id":"W2131518299","doi":"10.1109/iccad.1988.122487","title":"A fault simulation method based on stem regions","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Benchmark (surveying); Reduction (mathematics); Computer science; Combinational logic; Fault (geology); Electronic circuit; Computer engineering; Algorithm; Parallel computing; Logic gate; Engineering; Mathematics; Electrical engineering","score_opus":0.06154779283730102,"score_gpt":0.31252071120888636,"score_spread":0.25097291837158536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131518299","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003460669,0.000046934347,0.99383813,0.000021201236,0.000018060544,0.000027879905,0.000036865407,0.00059852673,0.0019517875],"genre_scores_gemma":[0.26462498,0.00027998732,0.7287946,0.00010373738,0.000033698,0.00028889463,0.0002466326,0.00048718997,0.0051401947],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998093,0.000053705862,0.000009405742,0.000027760678,0.00008500546,0.0000147906785],"domain_scores_gemma":[0.99968386,0.00017197541,0.000020158595,0.000047562673,0.00006601137,0.000010452607],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035663592,0.0005170642,0.00038481504,0.00057150633,0.00025560718,0.00036963192,0.0007924341,0.00054895756,0.0042947973],"category_scores_gemma":[0.0009909534,0.00024249696,0.0006079403,0.00044856136,0.0003973252,0.00073890755,0.0005102869,0.00057110906,0.00091255805],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014649065,0.000042536343,0.00051403075,0.00016858526,0.000055269567,0.00019794305,0.00018006393,0.67339295,0.059932813,0.14128037,0.0025168755,0.121572115],"study_design_scores_gemma":[0.000018489287,0.000055659497,0.000052001073,0.00000870612,0.0000095074,0.00007223855,0.000006706787,0.9699214,0.0125508215,0.010626004,0.006670458,0.000007912389],"about_ca_topic_score_codex":0.0012767944,"about_ca_topic_score_gemma":0.0009844501,"teacher_disagreement_score":0.0042947973,"about_ca_system_score_codex":0.00038327405,"about_ca_system_score_gemma":0.0005617076,"threshold_uncertainty_score":0.014367461},"labels":[],"label_agreement":null},{"id":"W2131934454","doi":"10.1109/vtest.1995.512651","title":"On the design of at-speed testable VLSI circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Observability; Testability; Design for testing; Computer science; Very-large-scale integration; Automatic test pattern generation; Test compression; Electronic circuit; Scan chain; Speedup; Fault coverage; Electronic engineering; Benchmark (surveying); Integrated circuit; Reliability engineering; Parallel computing; Embedded system; Engineering; Electrical engineering; Mathematics","score_opus":0.0826622983909937,"score_gpt":0.219356235581041,"score_spread":0.1366939371900473,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131934454","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018611507,0.0020949089,0.9724832,0.00019175158,0.000059087786,0.000096142365,0.000053586507,0.00043525264,0.005974608],"genre_scores_gemma":[0.40274158,0.003725827,0.58692884,0.00025208597,0.00015571172,0.0004583759,0.00020661192,0.000114292954,0.005416584],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996093,0.00011420566,0.000022407397,0.000053389205,0.00015826622,0.000042470787],"domain_scores_gemma":[0.99949324,0.00029795102,0.00006849378,0.00005599573,0.00007388786,0.000010419308],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043236947,0.00062774244,0.00041189406,0.000558399,0.00024499826,0.0006245771,0.0007955157,0.0005222293,0.00232433],"category_scores_gemma":[0.0011235741,0.0002630657,0.0004280503,0.0005098002,0.00049101765,0.0007829309,0.00036672642,0.00054847036,0.0004856039],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023354951,0.00006223507,0.00068059796,0.0010445116,0.00010781906,0.0003849771,0.0002050187,0.32927653,0.097292125,0.1833352,0.0027760533,0.38460138],"study_design_scores_gemma":[0.00020153572,0.000946565,0.00050108874,0.00018210638,0.00013071776,0.00071431196,0.000045580247,0.78928256,0.046301987,0.101099715,0.060545985,0.000047872898],"about_ca_topic_score_codex":0.000530211,"about_ca_topic_score_gemma":0.0008104974,"teacher_disagreement_score":0.00232433,"about_ca_system_score_codex":0.0004180165,"about_ca_system_score_gemma":0.00032879796,"threshold_uncertainty_score":0.007775724},"labels":[],"label_agreement":null},{"id":"W2132414077","doi":"10.1109/sbcci.2001.953013","title":"An integrated high-level test synthesis algorithm for built-in self-testable designs","year":2002,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Register allocation; Computer science; High-level synthesis; Testability; Scheduling (production processes); Design for testing; Concurrency; Algorithm; Built-in self-test; Test plan; Parallel computing; Distributed computing; Embedded system; Reliability engineering; Field-programmable gate array; Mathematical optimization; Engineering; Mathematics; Programming language","score_opus":0.06748274558290042,"score_gpt":0.24778400398026912,"score_spread":0.1803012583973687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132414077","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013961376,0.000042434094,0.9960425,0.000025312858,0.000008323066,0.000052298168,0.000027876455,0.0016293254,0.0007758465],"genre_scores_gemma":[0.0359793,0.00004193411,0.9626648,0.000049639053,0.0000098064975,0.00015749343,0.0001598487,0.00017261246,0.00076468155],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999546,0.00009430391,0.00003060146,0.00007936181,0.00020134654,0.000048300866],"domain_scores_gemma":[0.99942255,0.00029303058,0.00005986069,0.00007515448,0.00013136081,0.000018114664],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005966304,0.0009449566,0.0004467819,0.0007597466,0.00039402177,0.0008503481,0.0013841612,0.00077525724,0.0050114207],"category_scores_gemma":[0.0018964271,0.0004914805,0.00062766223,0.00048313287,0.0004977702,0.0008507156,0.00060671143,0.00093927956,0.0015958133],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016103774,0.00015572064,0.0009033188,0.00035578362,0.00006397018,0.0002603273,0.00013859634,0.22983739,0.055865467,0.051844478,0.007572753,0.65284115],"study_design_scores_gemma":[0.000068523295,0.00018039558,0.00018716644,0.000043960466,0.000029145514,0.00019168759,0.000015167358,0.94368285,0.023830218,0.01981552,0.011935611,0.000019862173],"about_ca_topic_score_codex":0.0009535372,"about_ca_topic_score_gemma":0.001701069,"teacher_disagreement_score":0.0050114207,"about_ca_system_score_codex":0.00069619983,"about_ca_system_score_gemma":0.0008628762,"threshold_uncertainty_score":0.01676482},"labels":[],"label_agreement":null},{"id":"W2132665983","doi":"10.1109/iccd.2006.4380823","title":"RTL Scan Design for Skewed-Load At-Speed Test under Power Constraints","year":2006,"lang":"en","type":"article","venue":"Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Netlist; Automatic test pattern generation; Register-transfer level; Computer science; Partition (number theory); Scan chain; Fault coverage; Circuit extraction; Test compression; Power (physics); Test vector; Design for testing; Logic gate; Logic synthesis; Embedded system; Reliability engineering; Algorithm; Integrated circuit; Electronic circuit; Engineering; Equivalent circuit; Mathematics; Electrical engineering","score_opus":0.1284947865602946,"score_gpt":0.30524118060212996,"score_spread":0.17674639404183537,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132665983","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027205197,0.0001586809,0.96441656,0.00012488406,0.000016344395,0.00013394754,0.00014330185,0.0024138687,0.0053872634],"genre_scores_gemma":[0.582635,0.00016093862,0.4121038,0.00022638374,0.00003963071,0.00046734948,0.00048756722,0.00046429184,0.0034150064],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99935645,0.00017291502,0.000030304856,0.000090207715,0.00028116335,0.0000690507],"domain_scores_gemma":[0.999009,0.00038438072,0.0001673957,0.00019167189,0.0002189893,0.000028483535],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035019463,0.0004566375,0.00032198586,0.0007631672,0.0003184774,0.00050829654,0.0009998764,0.00038281668,0.0056928047],"category_scores_gemma":[0.0012225524,0.00027305752,0.00035285414,0.0005474662,0.00047570257,0.00081262825,0.00045426245,0.00045042677,0.00094894896],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00053999375,0.00016077854,0.0033381574,0.0005252801,0.00011388397,0.0010249208,0.0004463397,0.17521326,0.28792423,0.06249936,0.006548024,0.4616657],"study_design_scores_gemma":[0.00017935046,0.0007393415,0.001104518,0.000065616405,0.00007074569,0.0010563957,0.00007503827,0.8289031,0.12172549,0.02234598,0.023683246,0.000051146966],"about_ca_topic_score_codex":0.0011238422,"about_ca_topic_score_gemma":0.0025244013,"teacher_disagreement_score":0.0056928047,"about_ca_system_score_codex":0.0005601862,"about_ca_system_score_gemma":0.0006760519,"threshold_uncertainty_score":0.01904434},"labels":[],"label_agreement":null},{"id":"W2132848397","doi":"10.5555/1950815.1950914","title":"Managing complexity in design debugging with sequential abstraction and refinement","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Abstraction; Algorithmic program debugging; TRACE (psycholinguistics); Programming language; Design flow; Computer engineering; Parallel computing; Theoretical computer science; Algorithm; Embedded system","score_opus":0.1836093713931212,"score_gpt":0.2632638903698208,"score_spread":0.07965451897669959,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132848397","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02460494,0.00011782426,0.97388715,0.00010279393,0.000008845646,0.00005632556,0.000011142155,0.00062902353,0.0005819142],"genre_scores_gemma":[0.37654114,0.0001255986,0.62229687,0.000058684367,0.00001686175,0.000082221864,0.00006087346,0.000110496294,0.00070724275],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9971059,0.0013076424,0.00022413858,0.00030413904,0.00083278137,0.00022534287],"domain_scores_gemma":[0.9904366,0.005515843,0.00092030194,0.0021853696,0.0007752347,0.00016658865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003241873,0.0007342121,0.0007145416,0.0010582877,0.0006176902,0.0008341137,0.0015137728,0.0006301747,0.0016563366],"category_scores_gemma":[0.011659037,0.0005304582,0.0009119131,0.00084374426,0.0012099947,0.0024169474,0.0020427357,0.0012508264,0.0002999256],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005368176,0.00017487163,0.005503984,0.000309376,0.000119082804,0.00036061186,0.001034724,0.44141948,0.03564404,0.03865934,0.0018446255,0.47439307],"study_design_scores_gemma":[0.000057627953,0.00015909919,0.00040835142,0.00003741057,0.00004663606,0.00023466675,0.00009101981,0.9583092,0.016064866,0.022016475,0.002553028,0.000021635808],"about_ca_topic_score_codex":0.0027099007,"about_ca_topic_score_gemma":0.0030123661,"teacher_disagreement_score":0.003241873,"about_ca_system_score_codex":0.000766395,"about_ca_system_score_gemma":0.0012260433,"threshold_uncertainty_score":0.017144859},"labels":[],"label_agreement":null},{"id":"W2132894060","doi":"10.1109/tvlsi.2007.896905","title":"First Silicon Functional Validation and Debug of Multicore Microprocessors","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Advanced Micro Devices","keywords":"Debugging; Background debug mode interface; Computer science; Microprocessor; Embedded system; Multi-core processor; x86; Debugger; Computer architecture; Node (physics); Software; Operating system; Engineering","score_opus":0.01924252246275437,"score_gpt":0.23336333927105063,"score_spread":0.21412081680829625,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132894060","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6662407,0.0034965803,0.31897014,0.0002689878,0.00007900764,0.00014727049,0.00021623653,0.0018284342,0.008752599],"genre_scores_gemma":[0.93692654,0.00045613333,0.05972094,0.00005352255,0.000013471597,0.00004096244,0.00013989376,0.00010467441,0.0025438818],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99901974,0.00026384724,0.000040059316,0.00009047572,0.0004901488,0.000095771786],"domain_scores_gemma":[0.99761474,0.00092413486,0.00023207623,0.00051925506,0.000664986,0.000044794637],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009642894,0.0004120429,0.00042346452,0.0009211167,0.00043847525,0.0006485741,0.0006138222,0.00043864938,0.0010305729],"category_scores_gemma":[0.0033090494,0.00020540232,0.00024634038,0.00048674073,0.0005103482,0.00094011676,0.00058871676,0.00040581857,0.00019833108],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011002637,0.00012583249,0.023953343,0.00057889346,0.00008098249,0.0007006001,0.0010407013,0.08739136,0.40114063,0.028331239,0.0028868534,0.45266926],"study_design_scores_gemma":[0.000036549634,0.0014565057,0.015966354,0.00013986569,0.000052019685,0.0012269408,0.00027824397,0.2684341,0.68346786,0.006153337,0.022727452,0.00006077989],"about_ca_topic_score_codex":0.00078159466,"about_ca_topic_score_gemma":0.001328195,"teacher_disagreement_score":0.0010305729,"about_ca_system_score_codex":0.00073305366,"about_ca_system_score_gemma":0.0007139508,"threshold_uncertainty_score":0.0053186417},"labels":[],"label_agreement":null},{"id":"W2133320347","doi":"10.1109/newcas.2006.250899","title":"Improving a 3 Data-Source Diagnostic Method","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"CMC Microsystems","keywords":"Bridging (networking); Computer science; Set (abstract data type); Fault (geology); Data mining; Fault coverage; Process (computing); Logic gate; Electronic circuit; Algorithm; Computer engineering; Engineering; Electrical engineering; Programming language","score_opus":0.02676341098806141,"score_gpt":0.2678440295978179,"score_spread":0.2410806186097565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133320347","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0054193847,0.00015740078,0.9859871,0.00021956714,0.000073598545,0.000092318536,0.00020900593,0.0067935036,0.0010480053],"genre_scores_gemma":[0.09019915,0.00014192743,0.9040544,0.0003391822,0.00009098805,0.00018699614,0.0009881271,0.0010901492,0.0029090226],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9954275,0.00068609917,0.00030972905,0.0007483797,0.002672259,0.00015593742],"domain_scores_gemma":[0.9874078,0.0049636695,0.00048541636,0.0034371186,0.0035559067,0.00014994666],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002116214,0.0013322345,0.0013554571,0.005021083,0.0007654753,0.002310128,0.0032396365,0.0020882515,0.0077132294],"category_scores_gemma":[0.012309931,0.0008240945,0.0014516425,0.0022394399,0.0007492055,0.0041034175,0.00319292,0.0018531316,0.0038476943],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00065169786,0.00024908254,0.003895632,0.00044754415,0.00019767496,0.0006033693,0.00026849384,0.032493047,0.049137034,0.0096427845,0.0077731293,0.89464045],"study_design_scores_gemma":[0.0001683445,0.00019405072,0.0014312748,0.00009401128,0.0001593258,0.0011390591,0.000096313415,0.83168906,0.11994174,0.014040575,0.03090355,0.00014259879],"about_ca_topic_score_codex":0.0022750318,"about_ca_topic_score_gemma":0.00235893,"teacher_disagreement_score":0.0077132294,"about_ca_system_score_codex":0.0010636628,"about_ca_system_score_gemma":0.0015459623,"threshold_uncertainty_score":0.025803328},"labels":[],"label_agreement":null},{"id":"W2133447618","doi":"10.1109/iccad.1989.77016","title":"A diagnosis method using pseudo-random vectors without intermediate signatures","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":70,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Signature (topology); Pseudorandom number generator; Computer science; Fraction (chemistry); Combinational logic; Resolution (logic); Fault (geology); Algorithm; Scheme (mathematics); Computer engineering; Data mining; Theoretical computer science; Artificial intelligence; Logic gate; Mathematics","score_opus":0.02936040818826101,"score_gpt":0.297521670914599,"score_spread":0.268161262726338,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133447618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001771279,0.00006774092,0.99604356,0.000058951682,0.00005200761,0.000046183228,0.000022760436,0.0011519213,0.00078559533],"genre_scores_gemma":[0.10957224,0.00015051352,0.88470113,0.0001589068,0.00006141964,0.00014530301,0.00015850406,0.00014739737,0.0049045524],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988932,0.00018914594,0.00007225128,0.00025185628,0.00052829995,0.00006520235],"domain_scores_gemma":[0.9987453,0.00046002556,0.00011324282,0.00024878056,0.0003771177,0.00005561542],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006318535,0.0007110301,0.00056495494,0.0017659209,0.00043872572,0.0010887131,0.0012794336,0.0010307982,0.004410961],"category_scores_gemma":[0.0026163133,0.00039197193,0.00044033735,0.0005482657,0.0008280622,0.0016005139,0.0010079195,0.0009227049,0.0017911094],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029683547,0.00008224041,0.0007078376,0.00026076293,0.000038909315,0.00026215307,0.00013364643,0.01891377,0.08348215,0.06662565,0.0047736247,0.8244224],"study_design_scores_gemma":[0.00016817742,0.00043532014,0.00066469016,0.00007140025,0.000058726866,0.0019318963,0.00004261577,0.76237786,0.15978988,0.037509814,0.03681748,0.00013216697],"about_ca_topic_score_codex":0.0005914177,"about_ca_topic_score_gemma":0.0006791995,"teacher_disagreement_score":0.004410961,"about_ca_system_score_codex":0.0006624881,"about_ca_system_score_gemma":0.0008220506,"threshold_uncertainty_score":0.0147560835},"labels":[],"label_agreement":null},{"id":"W2133755673","doi":"10.1109/etc.1993.246557","title":"Test pattern generation for multiple stuck-at faults","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Automatic test pattern generation; Fault coverage; Stuck-at fault; Combinational logic; Benchmark (surveying); Heuristics; Computer science; Fault (geology); Algorithm; Test vector; Fault model; Component (thermodynamics); Electronic circuit; Fault detection and isolation; Reliability engineering; Computer engineering; Engineering; Logic gate; Artificial intelligence; Test set","score_opus":0.07506711474883491,"score_gpt":0.23708746669485228,"score_spread":0.16202035194601738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133755673","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030209562,0.0001984369,0.9634296,0.00011825749,0.00009988726,0.00016311115,0.00025265198,0.0031445585,0.0023839774],"genre_scores_gemma":[0.2895137,0.00023076203,0.70199484,0.00018352183,0.000053837815,0.0004900028,0.0014935231,0.00057667383,0.005463148],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99921227,0.00016599377,0.0000654782,0.00015066487,0.000341557,0.00006398763],"domain_scores_gemma":[0.99858487,0.00063537224,0.0001289374,0.0002632672,0.0003370159,0.000050567112],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003354502,0.0007714402,0.0006371427,0.001182076,0.00026952592,0.0005408708,0.0012774847,0.0007548095,0.0042519374],"category_scores_gemma":[0.0023547066,0.00034653448,0.000561215,0.00086648494,0.00034916218,0.00074121304,0.0005679763,0.0006097453,0.0009525197],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004714654,0.00017520456,0.0017511209,0.00047512166,0.00008749186,0.0013300196,0.00015961748,0.057397947,0.0948506,0.01497397,0.008445686,0.81988174],"study_design_scores_gemma":[0.00039859136,0.0008721135,0.0014752363,0.000077904355,0.000104794286,0.002932765,0.000054010394,0.71483344,0.21687278,0.034962133,0.027347706,0.000068601614],"about_ca_topic_score_codex":0.0005642384,"about_ca_topic_score_gemma":0.0006967776,"teacher_disagreement_score":0.0042519374,"about_ca_system_score_codex":0.00035453908,"about_ca_system_score_gemma":0.00042796973,"threshold_uncertainty_score":0.014224112},"labels":[],"label_agreement":null},{"id":"W2134518125","doi":"10.1109/tvlsi.2010.2050501","title":"Design-for-Debug Architecture for Distributed Embedded Logic Analysis","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Computer science; Background debug mode interface; Embedded system; TRACE (psycholinguistics); Observability; System on a chip; Chip; Computer hardware; Computer architecture; Architecture; Operating system","score_opus":0.02511823025237966,"score_gpt":0.2641677874077797,"score_spread":0.23904955715540002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134518125","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03181567,0.00059822167,0.9543301,0.0002105259,0.00007555853,0.00009910429,0.000057401594,0.010134095,0.00267937],"genre_scores_gemma":[0.57335913,0.00025173195,0.4197424,0.00026626457,0.000060222552,0.00020755322,0.00028002975,0.0002947176,0.005537955],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968994,0.00008250654,0.000020217749,0.000083121384,0.00008415246,0.000040112922],"domain_scores_gemma":[0.999498,0.000118345284,0.00005103601,0.0001848031,0.00011264566,0.000035228735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050544983,0.00067294197,0.00033325114,0.0006902447,0.0003454827,0.00061038084,0.0015734956,0.0006165777,0.0037305949],"category_scores_gemma":[0.0008411102,0.0003315102,0.00023965645,0.0004621293,0.0003580386,0.0013324954,0.0006482114,0.0008642643,0.0008031846],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00076540426,0.00042645575,0.0046540885,0.000409047,0.0001838813,0.00052514963,0.0004815911,0.055588137,0.21103734,0.025977388,0.01180425,0.6881473],"study_design_scores_gemma":[0.0002768565,0.0011135654,0.00274123,0.000056092806,0.00019700502,0.000936181,0.000089907786,0.77987903,0.15220973,0.020953676,0.041444257,0.000102483435],"about_ca_topic_score_codex":0.00077986013,"about_ca_topic_score_gemma":0.0016946605,"teacher_disagreement_score":0.0037305949,"about_ca_system_score_codex":0.00064021687,"about_ca_system_score_gemma":0.0007670727,"threshold_uncertainty_score":0.01248008},"labels":[],"label_agreement":null},{"id":"W2134674352","doi":"10.1109/icvd.1997.568203","title":"A novel hierarchical test generation method for processors","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Automatic test pattern generation; Computer science; Benchmark (surveying); Verilog; VHDL; Parallel computing; Hardware description language; Fault coverage; Code coverage; Computer architecture; Embedded system; Field-programmable gate array; Computer engineering; Software; Programming language; Engineering; Electronic circuit","score_opus":0.08769786665142647,"score_gpt":0.2976208865083152,"score_spread":0.20992301985688872,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134674352","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026809277,0.000072092254,0.9934863,0.00005230403,0.000023376688,0.000063773674,0.00005360999,0.0014333794,0.0021341958],"genre_scores_gemma":[0.08343634,0.000090022986,0.9113795,0.00014869242,0.00003101998,0.00018412493,0.00033656607,0.00035565312,0.004038111],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99910295,0.00017562715,0.00005452097,0.0001795535,0.00041441226,0.000073008836],"domain_scores_gemma":[0.9992656,0.00029193083,0.000049323266,0.00020155862,0.00016412498,0.000027402208],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045968787,0.0005249602,0.00034247315,0.00064561603,0.0004195027,0.00039786703,0.0009976903,0.0004901605,0.005762459],"category_scores_gemma":[0.0016177439,0.00029703468,0.00055950717,0.000461506,0.00061758404,0.0008104066,0.0007502578,0.000757695,0.0011867761],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018607506,0.00011420442,0.00069452805,0.00036152263,0.000042863023,0.00035885826,0.00023970062,0.060093928,0.11100609,0.07545526,0.012550972,0.738896],"study_design_scores_gemma":[0.00020740835,0.0004385641,0.0008865223,0.000080808924,0.0000779342,0.0012889293,0.00005937545,0.707391,0.12259015,0.06673766,0.100162804,0.00007882219],"about_ca_topic_score_codex":0.0012430979,"about_ca_topic_score_gemma":0.0018809832,"teacher_disagreement_score":0.005762459,"about_ca_system_score_codex":0.0005229488,"about_ca_system_score_gemma":0.0007365492,"threshold_uncertainty_score":0.019277334},"labels":[],"label_agreement":null},{"id":"W2134886801","doi":"10.5555/1129601.1129724","title":"Post-verification debugging of hierarchical designs","year":2005,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Benchmark (surveying); Boolean satisfiability problem; Algorithmic program debugging; Exploit; Programming language; Computer engineering; Theoretical computer science","score_opus":0.1056795001799317,"score_gpt":0.3028347411936196,"score_spread":0.19715524101368787,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134886801","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0495037,0.00020766884,0.9462618,0.00006871783,0.000022536124,0.000068465786,0.00006872773,0.0024836983,0.0013147142],"genre_scores_gemma":[0.5957246,0.00011612774,0.4020742,0.000046987505,0.000014069981,0.000055307977,0.00017160604,0.00017685545,0.0016203196],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971047,0.0011961975,0.00014038703,0.00033358598,0.0009812504,0.0002439399],"domain_scores_gemma":[0.9925591,0.003256029,0.00085786614,0.002228712,0.0009948442,0.00010344856],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002622098,0.0006302903,0.00054484984,0.00086772215,0.0004528066,0.00066101045,0.0011901197,0.0005573603,0.0027899367],"category_scores_gemma":[0.007879614,0.000357619,0.00049929274,0.00040539348,0.0006678235,0.0012908907,0.00096059573,0.00069404155,0.00045976893],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007833767,0.00015933516,0.004999316,0.0004621671,0.000074716714,0.0009974473,0.0006413209,0.1924526,0.12378066,0.0616115,0.0027325847,0.611305],"study_design_scores_gemma":[0.00007204083,0.00050217,0.0018190194,0.00008188996,0.000058943315,0.00053191587,0.00010010791,0.7717821,0.185363,0.03166677,0.007984649,0.00003737258],"about_ca_topic_score_codex":0.0010616811,"about_ca_topic_score_gemma":0.0021097562,"teacher_disagreement_score":0.0027899367,"about_ca_system_score_codex":0.00059850217,"about_ca_system_score_gemma":0.001175242,"threshold_uncertainty_score":0.01386714},"labels":[],"label_agreement":null},{"id":"W2135448654","doi":"10.1109/icvd.1995.512138","title":"A new methodology for the design of low-cost fail safe circuits and networks","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Implementation; Computer science; Electronic circuit; Encoding (memory); Embedding; Design methods; Graph; Circuit design; Computer engineering; Graph embedding; Integrated circuit design; Reliability engineering; Computer architecture; Theoretical computer science; Embedded system; Engineering; Software engineering; Electrical engineering; Artificial intelligence","score_opus":0.1844103550356273,"score_gpt":0.28770980305243804,"score_spread":0.10329944801681074,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135448654","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016473408,0.0001735167,0.99610835,0.000110995206,0.000038469552,0.00003908248,0.000024843093,0.00015958285,0.0016978161],"genre_scores_gemma":[0.07919216,0.0009629806,0.91440123,0.00019156627,0.00009526474,0.00033407996,0.00012371798,0.00013520662,0.0045637395],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999424,0.00012331225,0.00003432078,0.00008415406,0.00030166257,0.00003261369],"domain_scores_gemma":[0.99949026,0.00020623884,0.0000689834,0.000100590165,0.00011543756,0.000018419261],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006004975,0.0009128198,0.0003961637,0.0007972544,0.00037118368,0.0009040202,0.0011117571,0.00061058474,0.0022278724],"category_scores_gemma":[0.0014204653,0.00033886894,0.00057074556,0.0005447091,0.0010978861,0.0016327548,0.0008336516,0.0015252467,0.00064303196],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006806199,0.000064536114,0.0002487587,0.00060392095,0.00007072497,0.00017939373,0.00015984819,0.1029855,0.063791245,0.58757675,0.003294088,0.24095714],"study_design_scores_gemma":[0.00010996745,0.00046143812,0.00030018116,0.000191772,0.00012545245,0.00084218936,0.00006195109,0.42175326,0.08243287,0.35221073,0.14143619,0.000074034455],"about_ca_topic_score_codex":0.0003943654,"about_ca_topic_score_gemma":0.0007213799,"teacher_disagreement_score":0.0022278724,"about_ca_system_score_codex":0.00057740806,"about_ca_system_score_gemma":0.0007900737,"threshold_uncertainty_score":0.007452965},"labels":[],"label_agreement":null},{"id":"W2135498804","doi":"10.1109/ets.2008.29","title":"On Bypassing Blocking Bugs during Post-Silicon Validation","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Blocking (statistics); Computer science; Software bug; Embedded system; Process (computing); Silicon chip; Silicon; Chip; Reliability engineering; Programming language; Software; Engineering; Chemistry; Computer network","score_opus":0.02123469413795528,"score_gpt":0.2218799161308694,"score_spread":0.20064522199291412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135498804","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40424338,0.0022514826,0.5813089,0.0007210786,0.000082702776,0.00016918607,0.00003906152,0.003881784,0.0073024393],"genre_scores_gemma":[0.87388295,0.00047513336,0.122905426,0.00022495996,0.000038213246,0.00006926418,0.000054335804,0.00021225016,0.0021373788],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9974704,0.001054327,0.00011603366,0.00021135321,0.00070546306,0.00044239705],"domain_scores_gemma":[0.9905049,0.0039987755,0.0012227631,0.0026309693,0.0014075099,0.00023509515],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0033490371,0.0006606294,0.00051459693,0.0006939986,0.00035552724,0.00091004267,0.0013274982,0.0009150168,0.0017589569],"category_scores_gemma":[0.008725742,0.00039167778,0.00033651735,0.00033072138,0.00078119,0.002360871,0.0013863213,0.00095289556,0.0005911748],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011834723,0.00038871492,0.018258646,0.00069726014,0.000114965835,0.0007041994,0.0013419543,0.032407418,0.34788018,0.04196584,0.0018935864,0.55316365],"study_design_scores_gemma":[0.0002076252,0.0032085173,0.00822612,0.00033837673,0.00026839782,0.0021832488,0.00037939427,0.1859187,0.7464102,0.02192722,0.030821757,0.000110549634],"about_ca_topic_score_codex":0.0003729524,"about_ca_topic_score_gemma":0.0005479309,"teacher_disagreement_score":0.0033490371,"about_ca_system_score_codex":0.00031223157,"about_ca_system_score_gemma":0.00071416073,"threshold_uncertainty_score":0.01771158},"labels":[],"label_agreement":null},{"id":"W2135992280","doi":"10.1109/ets.2005.43","title":"Time-Multiplexed Test Data Decompression Architecture for Core-Based SoCs with Improved Utilization of Tester Channels","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Multiplexing; System on a chip; Embedded system; Test data; Chip; Computer hardware; Core (optical fiber); Volume (thermodynamics); Channel (broadcasting); Computer network","score_opus":0.07321314123746805,"score_gpt":0.29489833104681723,"score_spread":0.22168518980934918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135992280","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4470934,0.00057084917,0.5438328,0.0002455558,0.00009373011,0.00012985975,0.000104356586,0.004533569,0.0033958182],"genre_scores_gemma":[0.8841602,0.00013661476,0.11363616,0.000108896544,0.000054160926,0.000069729285,0.00013567744,0.00006743471,0.00163108],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997037,0.000058278387,0.000022658884,0.000057417667,0.00011210839,0.000045791065],"domain_scores_gemma":[0.9990727,0.00031203646,0.00014179884,0.00019701282,0.00021021366,0.00006618085],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036710032,0.00041892508,0.0002653317,0.00060911046,0.00020462374,0.00045019796,0.00080322515,0.00025104385,0.0018450111],"category_scores_gemma":[0.00096759695,0.00012557654,0.0001635489,0.00038012234,0.00036518963,0.001072272,0.00028089492,0.0004118143,0.00022307283],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001875339,0.00035517648,0.0035040823,0.00020584755,0.000059660466,0.00061461586,0.0002649884,0.043961834,0.57082444,0.0120162815,0.0019151701,0.36440253],"study_design_scores_gemma":[0.00016853074,0.0014850888,0.0024883358,0.000022718043,0.00010116846,0.00086486567,0.00005673088,0.51384133,0.47142792,0.003224474,0.006271472,0.00004728304],"about_ca_topic_score_codex":0.000840816,"about_ca_topic_score_gemma":0.0017583157,"teacher_disagreement_score":0.0018450111,"about_ca_system_score_codex":0.00042739775,"about_ca_system_score_gemma":0.00045795634,"threshold_uncertainty_score":0.0061721206},"labels":[],"label_agreement":null},{"id":"W2137052823","doi":"10.1109/pacrim.2007.4313213","title":"Modified Geffe Test Pattern Generator for Built-in Self-test","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Generator (circuit theory); Overhead (engineering); Computer science; Fault (geology); Digital pattern generator; Built-in self-test; Fault coverage; Fault detection and isolation; Finite-state machine; Automatic test pattern generation; State (computer science); Embedded system; Engineering; Algorithm; Electrical engineering; Power (physics); Artificial intelligence","score_opus":0.02621049190987108,"score_gpt":0.2597572963501463,"score_spread":0.23354680444027526,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137052823","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04458854,0.00021174403,0.9452268,0.00020834994,0.00017076127,0.00027760168,0.0002571005,0.004670909,0.0043881475],"genre_scores_gemma":[0.63705313,0.00009804101,0.35227752,0.00030026535,0.000061080784,0.0004325376,0.00067718554,0.00030194866,0.008798306],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993994,0.0001761396,0.0000497549,0.00010813257,0.00021250402,0.000053976408],"domain_scores_gemma":[0.99881905,0.00036993748,0.000109466375,0.00033096957,0.0003321043,0.0000385173],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004485986,0.00046928794,0.0003476299,0.0005532931,0.00019369295,0.00032163796,0.001054578,0.00067997666,0.0041512633],"category_scores_gemma":[0.002456483,0.00013970373,0.00026706795,0.00035854176,0.0003275281,0.0006722897,0.00030197648,0.0005503175,0.0008765198],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012892032,0.00021354618,0.0027643265,0.0004365288,0.00008176211,0.0017079697,0.00016559918,0.06980595,0.23701945,0.046614565,0.01232954,0.6275716],"study_design_scores_gemma":[0.0002889196,0.0010978761,0.0023017891,0.00005031807,0.00006149309,0.0042611887,0.000022370794,0.60358554,0.3306346,0.01798723,0.039616752,0.000091875125],"about_ca_topic_score_codex":0.0002909753,"about_ca_topic_score_gemma":0.00037877887,"teacher_disagreement_score":0.0041512633,"about_ca_system_score_codex":0.00026802733,"about_ca_system_score_gemma":0.00030751433,"threshold_uncertainty_score":0.013887346},"labels":[],"label_agreement":null},{"id":"W2137314090","doi":"10.1109/dftvs.1994.630015","title":"On the testability of CMOS feedback amplifiers","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Differentiator; Testability; Integrator; Operational amplifier; CMOS; Feedback loop; Control theory (sociology); Electronic engineering; Computer science; Catastrophic failure; Fault (geology); Comparator; Engineering; Amplifier; Bandwidth (computing); Reliability engineering; Filter (signal processing); Electrical engineering; Voltage; Physics","score_opus":0.04680295644691452,"score_gpt":0.2114373747218922,"score_spread":0.16463441827497768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137314090","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9406899,0.00066123396,0.056444388,0.00011477244,0.000012888119,0.000019985242,0.00006142728,0.00028387876,0.0017114854],"genre_scores_gemma":[0.997282,0.000074671945,0.0024714586,0.000011614997,0.0000054929965,0.0000058122546,0.000028688371,0.000009882774,0.00011035156],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99842453,0.00048160253,0.00007970372,0.0001670739,0.0006478093,0.00019925657],"domain_scores_gemma":[0.9880102,0.0094774915,0.0010065878,0.00067961914,0.0006588194,0.00016728039],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010170412,0.00054397597,0.00029862704,0.0008242163,0.00029049744,0.0004724014,0.00070746266,0.0008482004,0.0010179689],"category_scores_gemma":[0.013379227,0.00017078433,0.00040347115,0.00035909982,0.0009765215,0.0012735958,0.00055165356,0.00035074743,0.00010340223],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016609492,0.00015377096,0.022257773,0.0002967011,0.000117435935,0.0011824897,0.00034659763,0.46195623,0.40331057,0.01216592,0.00024191315,0.096309684],"study_design_scores_gemma":[0.00007689543,0.0026826449,0.010752861,0.00007483993,0.0001027004,0.0023539553,0.00014869837,0.67941326,0.28592637,0.017341878,0.0010727613,0.00005310718],"about_ca_topic_score_codex":0.000864175,"about_ca_topic_score_gemma":0.0004841263,"teacher_disagreement_score":0.0010179689,"about_ca_system_score_codex":0.00050438644,"about_ca_system_score_gemma":0.00025369448,"threshold_uncertainty_score":0.0053786635},"labels":[],"label_agreement":null},{"id":"W2137461662","doi":"10.1109/cicc.2000.852623","title":"A stand-alone integrated excitation/extraction system for analog BIST applications","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Oscilloscope; Waveform; Arbitrary waveform generator; Comparator; Electronic engineering; Computer science; Digital signal processing; Tracing; Filter (signal processing); CMOS; SIGNAL (programming language); Digital filter; Integrated circuit; Built-in self-test; Computer hardware; Engineering; Electrical engineering; Telecommunications","score_opus":0.03876499912596431,"score_gpt":0.26266547275805274,"score_spread":0.22390047363208843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137461662","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14083262,0.0013511182,0.8280046,0.00025555654,0.00019623524,0.00042937094,0.00080923195,0.017342918,0.010778421],"genre_scores_gemma":[0.6917521,0.00026773667,0.2912055,0.0004829039,0.00008968769,0.0002644528,0.0011448155,0.0003290593,0.014463819],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982697,0.000020696441,0.00000906388,0.000039835955,0.00007995998,0.000023535087],"domain_scores_gemma":[0.99967456,0.000092918475,0.00003722569,0.000050492985,0.000105300875,0.00003949242],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017540623,0.00043765953,0.00044074844,0.00032206907,0.00031006787,0.00035707088,0.001154213,0.0004964929,0.010291784],"category_scores_gemma":[0.00043165722,0.00022725777,0.00012727802,0.00034538077,0.00016021183,0.0005698264,0.00042908578,0.00038281744,0.0027303435],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005568064,0.00019134271,0.0025025613,0.00024232776,0.000028713384,0.00023564739,0.00007101915,0.0013622523,0.68548125,0.001757922,0.0038594294,0.3037108],"study_design_scores_gemma":[0.00022073337,0.0035332774,0.013303577,0.000067067405,0.00023068595,0.0049104663,0.00007499054,0.069518864,0.86027783,0.0015698062,0.046223063,0.00006974259],"about_ca_topic_score_codex":0.00023526498,"about_ca_topic_score_gemma":0.0005392295,"teacher_disagreement_score":0.010291784,"about_ca_system_score_codex":0.00023447226,"about_ca_system_score_gemma":0.0003987067,"threshold_uncertainty_score":0.03442943},"labels":[],"label_agreement":null},{"id":"W2137630664","doi":"10.1109/eurdac.1993.410654","title":"GAFPGA: Genetic algorithm for FPGA technology mapping","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"Genetic algorithm; Set (abstract data type); Computer science; Field-programmable gate array; Automation; Algorithm; Field (mathematics); Artificial intelligence; Machine learning; Mathematics; Engineering; Embedded system","score_opus":0.03295264553381693,"score_gpt":0.22056868746343464,"score_spread":0.1876160419296177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137630664","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0050154966,0.00045443547,0.9884293,0.00011655085,0.00008172342,0.00006886739,0.0000712958,0.0020584164,0.003703809],"genre_scores_gemma":[0.09657378,0.00048286104,0.89653325,0.0001221452,0.00004101458,0.00037046045,0.0002822424,0.00023016916,0.005364007],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979323,0.00006183713,0.000008046831,0.00003212679,0.000079351244,0.000025360245],"domain_scores_gemma":[0.99988747,0.000049297887,0.000012466003,0.000013579784,0.000030328998,0.0000068722716],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000294489,0.0009648343,0.00069825264,0.0008674907,0.00044945552,0.0006227793,0.0008724262,0.0010843674,0.0031809637],"category_scores_gemma":[0.0008009589,0.0003144973,0.0005639142,0.0007365626,0.0004293597,0.00044832478,0.00043936586,0.0009912617,0.0011076211],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051777584,0.00006286737,0.0003558243,0.00013136893,0.000068131594,0.00014034518,0.00006153809,0.68814,0.008394116,0.017537512,0.008816073,0.27624047],"study_design_scores_gemma":[0.000029755935,0.00004715678,0.00013124653,0.000019962086,0.000013263395,0.0001029605,0.000012473966,0.9831225,0.0027665866,0.0052691773,0.008470472,0.000014415113],"about_ca_topic_score_codex":0.0048087505,"about_ca_topic_score_gemma":0.004274641,"teacher_disagreement_score":0.0048087505,"about_ca_system_score_codex":0.00051086966,"about_ca_system_score_gemma":0.00090882735,"threshold_uncertainty_score":0.010641336},"labels":[],"label_agreement":null},{"id":"W2137765631","doi":"10.1109/test.2008.4700593","title":"Integration of Hardware Assertions in Systems-on-Chip","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"McGill University","keywords":"Debugging; Observability; Computer science; Assertion; Background debug mode interface; Embedded system; System on a chip; Chip; TRACE (psycholinguistics); Protocol (science); Computer architecture; Programming language","score_opus":0.05963288709135791,"score_gpt":0.258386430865264,"score_spread":0.1987535437739061,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137765631","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06257512,0.000426571,0.9243935,0.00029335244,0.00016151437,0.00020442522,0.00011316554,0.0058063995,0.0060260165],"genre_scores_gemma":[0.63936746,0.0003799445,0.35549608,0.0002619264,0.00005494367,0.00015509484,0.00026441208,0.0005352147,0.003484978],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99736893,0.0007467258,0.00023603337,0.000274242,0.0011636299,0.00021041169],"domain_scores_gemma":[0.99315816,0.0032581233,0.00052734476,0.0019083678,0.0010587028,0.00008931123],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002355807,0.00067119976,0.00035499857,0.0007301202,0.00035303854,0.0014467667,0.0011355717,0.0006531021,0.003672129],"category_scores_gemma":[0.007827857,0.0005768698,0.0004990667,0.00041652189,0.0011482331,0.0025939322,0.0009995616,0.001225599,0.00067503314],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00094111,0.00067221356,0.008247732,0.0013674565,0.00023581268,0.0021468727,0.0013156013,0.12972458,0.1859818,0.24992092,0.0041924072,0.4152535],"study_design_scores_gemma":[0.00017814527,0.0017426393,0.0017895096,0.00029271952,0.00030754774,0.0008504195,0.00020948128,0.48143086,0.39883357,0.06659639,0.04767288,0.00009586811],"about_ca_topic_score_codex":0.0013436934,"about_ca_topic_score_gemma":0.0016761117,"teacher_disagreement_score":0.003672129,"about_ca_system_score_codex":0.00039755157,"about_ca_system_score_gemma":0.0010166105,"threshold_uncertainty_score":0.012458861},"labels":[],"label_agreement":null},{"id":"W2138087648","doi":"10.1109/dftvs.2003.1250146","title":"An efficient functional test for the massively-parallel C·RAM logic-enhanced memory architecture","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Parallel computing; Semiconductor memory; Massively parallel; Computer memory; Memory bandwidth; Computer hardware; Memory test; Memory refresh; Memory management; Registered memory; Memory architecture; Interleaved memory","score_opus":0.024003128750009498,"score_gpt":0.24504322156616745,"score_spread":0.22104009281615794,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138087648","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38688692,0.0005546166,0.59942436,0.0005068958,0.00006362681,0.00019377074,0.00019939407,0.0029599995,0.00921038],"genre_scores_gemma":[0.86474603,0.00006608873,0.13351241,0.00010512355,0.000010137568,0.000053667798,0.0001522858,0.000024230907,0.0013300464],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983275,0.00004728986,0.000007065868,0.000032066626,0.000059693164,0.000021170097],"domain_scores_gemma":[0.9996346,0.00018878373,0.00003977109,0.00004342734,0.00007534412,0.000018023757],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021568479,0.0002816101,0.00019465438,0.00024941177,0.00022687826,0.00030020735,0.0009115209,0.00031869637,0.0015646138],"category_scores_gemma":[0.0007462995,0.00009711763,0.00013824314,0.00025561205,0.00028401735,0.00045436813,0.00029424904,0.0003025456,0.00018758641],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015102928,0.000344122,0.0064463923,0.00042532195,0.00009407412,0.0014803348,0.00013965447,0.25945002,0.2806968,0.04864561,0.010838097,0.3899293],"study_design_scores_gemma":[0.000073458505,0.00058094057,0.0007718164,0.000010448252,0.000028346285,0.00045677024,0.000024209285,0.91832787,0.072274566,0.0048070424,0.0026323206,0.000012194294],"about_ca_topic_score_codex":0.00097413757,"about_ca_topic_score_gemma":0.0013191038,"teacher_disagreement_score":0.0015646138,"about_ca_system_score_codex":0.00035162596,"about_ca_system_score_gemma":0.00052870234,"threshold_uncertainty_score":0.005234182},"labels":[],"label_agreement":null},{"id":"W2138243962","doi":"10.1109/iscas.2011.5937918","title":"An efficient algorithm of performing range analysis for fixed-point arithmetic circuits based on SAT checking","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Datapath; Computer science; Affine arithmetic; Range (aeronautics); Algorithm; Arithmetic; Integer (computer science); Fixed-point arithmetic; Representation (politics); Electronic circuit; Affine transformation; Floating point; Mathematics; Parallel computing","score_opus":0.044101879754144674,"score_gpt":0.2538605792007196,"score_spread":0.2097586994465749,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138243962","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004473293,0.00015300258,0.99079716,0.000047010166,0.0000244288,0.00009594739,0.00005244713,0.003095079,0.0012616907],"genre_scores_gemma":[0.16021542,0.0002032476,0.8373634,0.00010772073,0.000048561044,0.0002858483,0.00042549582,0.00032537905,0.0010248813],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99877864,0.00027219247,0.00009573097,0.00025630908,0.00046323097,0.0001339093],"domain_scores_gemma":[0.9982608,0.0009899944,0.00011396862,0.000285607,0.0003235256,0.000026001131],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009707859,0.0011942664,0.0010989938,0.0024000246,0.000685524,0.001077541,0.0019420424,0.00072041596,0.0059877615],"category_scores_gemma":[0.0032362293,0.0004967802,0.0012022149,0.0014168872,0.00075235596,0.0020641761,0.0013042438,0.0010204157,0.0013162888],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045038777,0.0001885029,0.0015881737,0.0005173861,0.00012554594,0.00024057155,0.0001861814,0.06383326,0.054000482,0.053904492,0.004989522,0.8199756],"study_design_scores_gemma":[0.00023265179,0.00043776075,0.0010552222,0.00010420889,0.00014984615,0.0007021721,0.00007151866,0.87176657,0.064397,0.054384086,0.006606184,0.0000927219],"about_ca_topic_score_codex":0.0012641546,"about_ca_topic_score_gemma":0.0015035728,"teacher_disagreement_score":0.0059877615,"about_ca_system_score_codex":0.0007027415,"about_ca_system_score_gemma":0.0014169815,"threshold_uncertainty_score":0.020031035},"labels":[],"label_agreement":null},{"id":"W2138327086","doi":"10.1109/ftcs.1990.89367","title":"Fault-intolerance of reconfigurable systolic arrays","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Fault (geology); Computer science; Function (biology); Identification (biology); Spectrum (functional analysis); Algorithm; Physics; Geology","score_opus":0.031055436571432678,"score_gpt":0.2152119776621767,"score_spread":0.18415654109074403,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138327086","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89316165,0.00020113467,0.100570045,0.00011387369,0.000024964324,0.0000099701665,0.00005102615,0.0005176407,0.0053497343],"genre_scores_gemma":[0.99555427,0.000042729647,0.0037519203,0.000022199054,0.000010048566,0.0000057724365,0.00004040098,0.000012731004,0.0005599514],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99963033,0.000076308155,0.00002751808,0.000048750706,0.00013753373,0.00007956259],"domain_scores_gemma":[0.9984889,0.0006624549,0.0004293945,0.0001935045,0.00014276417,0.00008301019],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018456359,0.00026026458,0.00019963393,0.00046908134,0.0002601929,0.00050818076,0.0003722324,0.00032318188,0.0013233426],"category_scores_gemma":[0.0025619452,0.0001467669,0.00020428767,0.0004234599,0.0005034714,0.00047029645,0.0004580851,0.0002857734,0.00015089712],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012868925,0.00013905915,0.021007162,0.00025058913,0.000112401416,0.0032031958,0.00041688592,0.40534192,0.33265784,0.06378334,0.0018689536,0.16993168],"study_design_scores_gemma":[0.0000623198,0.0012301158,0.011185339,0.00003898237,0.00006932572,0.0037206446,0.00022436591,0.7125832,0.19707412,0.06931293,0.004449036,0.00004974095],"about_ca_topic_score_codex":0.00016303135,"about_ca_topic_score_gemma":0.0001559956,"teacher_disagreement_score":0.0013233426,"about_ca_system_score_codex":0.00034161436,"about_ca_system_score_gemma":0.00015541093,"threshold_uncertainty_score":0.004427016},"labels":[],"label_agreement":null},{"id":"W2139061565","doi":"10.1109/mwsym.1994.335413","title":"A novel approach to statistical modeling using cumulative probability distribution fitting","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Statistical model; Computer science; Probability distribution; Context (archaeology); Artificial intelligence; Algorithm; Data mining; Machine learning; Mathematics; Statistics","score_opus":0.16486279349448626,"score_gpt":0.2897428560786302,"score_spread":0.12488006258414394,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139061565","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00032674868,0.000041845255,0.9987766,0.000039681625,0.00001626955,0.000010546259,0.000019822288,0.00019825928,0.00057028333],"genre_scores_gemma":[0.14053358,0.001040792,0.8485416,0.00039517897,0.00038656604,0.00037412884,0.00037554838,0.0007130837,0.007639405],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99761105,0.00051937246,0.00010575064,0.00033303045,0.0013310247,0.00009988208],"domain_scores_gemma":[0.99676585,0.0015827945,0.000277799,0.00064260326,0.00066234823,0.00006862329],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0022130746,0.0011943273,0.0009890759,0.0022376187,0.0005727406,0.0021403765,0.0024131807,0.0014390033,0.0034735599],"category_scores_gemma":[0.008521743,0.0007775053,0.0016291902,0.0018110477,0.0010498741,0.0032394533,0.0015097427,0.0027605258,0.001774812],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036369016,0.00010564308,0.0010787434,0.00015037222,0.00012782375,0.00030366896,0.00017454063,0.41222045,0.010610925,0.43146223,0.0037324983,0.13999674],"study_design_scores_gemma":[0.0000042518986,0.000023707995,0.00013658853,0.00001584537,0.000014004296,0.00016556967,0.000011246191,0.9125812,0.0021390403,0.077358164,0.00752326,0.000027144075],"about_ca_topic_score_codex":0.0019827539,"about_ca_topic_score_gemma":0.0013191515,"teacher_disagreement_score":0.0034735599,"about_ca_system_score_codex":0.0010626551,"about_ca_system_score_gemma":0.0016577794,"threshold_uncertainty_score":0.011704028},"labels":[],"label_agreement":null},{"id":"W2139438218","doi":"10.1109/reldi.2000.885395","title":"An evolutionary algorithm for identifying faults in t-diagnosable systems","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Computer science; Algorithm; Genetic algorithm; Evolutionary algorithm; Context (archaeology); Set (abstract data type); Representation (politics); Fault (geology); Artificial intelligence; Machine learning","score_opus":0.06005311446569098,"score_gpt":0.28259478873051286,"score_spread":0.22254167426482188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139438218","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013614186,0.00016137431,0.9847039,0.00010968979,0.000018185332,0.000043579435,0.00001670764,0.0001322902,0.0012001194],"genre_scores_gemma":[0.26834294,0.0002705196,0.7287836,0.000090909605,0.000023500425,0.00030050267,0.00007637687,0.000038911916,0.0020727597],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99978703,0.00006839425,0.000013846982,0.000040879157,0.00006804157,0.000021845424],"domain_scores_gemma":[0.99955887,0.00029439075,0.000040835537,0.0000171932,0.00007565845,0.000013008852],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006413284,0.0006055595,0.00054445997,0.000697031,0.0003607596,0.00049003016,0.0007123808,0.0011628191,0.0012165838],"category_scores_gemma":[0.0028097748,0.0002620014,0.0003731005,0.0006874131,0.00051617215,0.0006818703,0.0004924123,0.00061608927,0.000146304],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031698328,0.000025661519,0.0005766136,0.00004218798,0.000026505006,0.000088034954,0.0000701752,0.8961879,0.0019470687,0.016935645,0.00045693413,0.0836117],"study_design_scores_gemma":[0.000014885314,0.000017991539,0.00007120734,0.0000055060013,0.0000065759027,0.000026363556,0.00000681745,0.9940627,0.0003242988,0.004963887,0.0004965707,0.0000031477741],"about_ca_topic_score_codex":0.0020546527,"about_ca_topic_score_gemma":0.0016398787,"teacher_disagreement_score":0.0020546527,"about_ca_system_score_codex":0.000517043,"about_ca_system_score_gemma":0.000606249,"threshold_uncertainty_score":0.004085362},"labels":[],"label_agreement":null},{"id":"W2140018907","doi":"10.1109/vtest.1992.232715","title":"Accelerated path delay fault simulation","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Robustness (evolution); Path (computing); Fault Simulator; Benchmark (surveying); Longest path problem; Process (computing); Fault (geology); Event (particle physics); Shortest path problem; Real-time computing; Algorithm; Parallel computing; Stuck-at fault; Fault detection and isolation; Theoretical computer science; Artificial intelligence; Computer network","score_opus":0.04719067741917359,"score_gpt":0.27768997332168743,"score_spread":0.23049929590251383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140018907","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11269732,0.00012221039,0.87279224,0.000117355645,0.000071305905,0.000119639466,0.00040461836,0.0038948895,0.009780445],"genre_scores_gemma":[0.7270841,0.00015258665,0.26438925,0.000056847035,0.000017934617,0.00017233833,0.0005704575,0.00032377493,0.0072326823],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996927,0.00005184111,0.000011000116,0.000047265294,0.00015467156,0.00004256723],"domain_scores_gemma":[0.99931,0.00028938722,0.000047424157,0.00014608284,0.00018334742,0.000023778963],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033162875,0.0006029391,0.0004906602,0.0005618795,0.0002132634,0.00042518158,0.0010484513,0.00063261634,0.007497484],"category_scores_gemma":[0.0015543308,0.00023598298,0.0004942333,0.00034482047,0.00025150288,0.00083183567,0.0005080345,0.00073275995,0.00080220285],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015750491,0.000041746986,0.0010265645,0.00007231195,0.000025849997,0.0001391456,0.000056065375,0.9155449,0.028034821,0.013440912,0.0012601065,0.04020002],"study_design_scores_gemma":[0.000014244687,0.000050776154,0.00012385167,0.000002474829,0.000006354399,0.000038108585,0.000004524494,0.9865329,0.00906005,0.00236606,0.0017963869,0.0000042856004],"about_ca_topic_score_codex":0.0027937908,"about_ca_topic_score_gemma":0.0021462361,"teacher_disagreement_score":0.007497484,"about_ca_system_score_codex":0.000616271,"about_ca_system_score_gemma":0.00081869576,"threshold_uncertainty_score":0.025081575},"labels":[],"label_agreement":null},{"id":"W2140054481","doi":"10.1109/newcas.2007.4488018","title":"Accurate testability analysis based-on multi-frequency test generation and a new testability metric","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Design for testing; Automatic test pattern generation; Metric (unit); Computer science; Parametric statistics; Reliability engineering; Fault coverage; Fault (geology); Quality (philosophy); Fault detection and isolation; Test compression; Algorithm; Electronic circuit; Engineering; Mathematics; Statistics; Artificial intelligence","score_opus":0.07264597954985999,"score_gpt":0.29757694246513744,"score_spread":0.22493096291527745,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140054481","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028467055,0.000600327,0.96933997,0.00010565996,0.000025394571,0.00003858971,0.00007105706,0.00043079405,0.0009211371],"genre_scores_gemma":[0.7621277,0.00050597463,0.23603567,0.00010654425,0.00009167606,0.00011022582,0.00036704625,0.00013807665,0.00051704707],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99647236,0.00087037234,0.0002138738,0.00038405208,0.0019014097,0.00015800414],"domain_scores_gemma":[0.99379116,0.0034772032,0.0009697298,0.00097487465,0.0007119192,0.00007511894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014154594,0.00095026183,0.00090185524,0.0028759665,0.00019637747,0.00094589073,0.0008587525,0.0009926959,0.0008755015],"category_scores_gemma":[0.008365187,0.00022528142,0.0008130497,0.0012519032,0.0007870451,0.0023565288,0.00075864873,0.0007640855,0.00016297538],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028157004,0.000097953416,0.0077009057,0.00029867495,0.00012652755,0.00035777016,0.00011262849,0.54256845,0.08388743,0.03643726,0.0008465992,0.32728422],"study_design_scores_gemma":[0.000020756079,0.00026757113,0.0043863333,0.00002274853,0.00003939409,0.0005383776,0.000014734274,0.9539461,0.025439274,0.013575565,0.0017143023,0.000034958888],"about_ca_topic_score_codex":0.00067610404,"about_ca_topic_score_gemma":0.0005661673,"teacher_disagreement_score":0.0028759665,"about_ca_system_score_codex":0.00079302146,"about_ca_system_score_gemma":0.00035036862,"threshold_uncertainty_score":0.0074857473},"labels":[],"label_agreement":null},{"id":"W2140373369","doi":"10.1109/dftvs.1999.802884","title":"Fast signature simulation for PPSFP simulators","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Signature (topology); Computer science; Set (abstract data type); Table (database); Algorithm; Fault (geology); Data stream; Position (finance); Real-time computing; Computer engineering; Data mining; Mathematics","score_opus":0.021976837551604508,"score_gpt":0.26662087893461867,"score_spread":0.24464404138301415,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140373369","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020119488,0.000042070602,0.9751923,0.00005541078,0.000022908403,0.000042319207,0.000051251533,0.0030883818,0.0013858266],"genre_scores_gemma":[0.4512811,0.00011045025,0.54549193,0.00006271361,0.000014852878,0.00019437584,0.00027270833,0.00046473913,0.0021070675],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99946684,0.00014292946,0.00002895973,0.000049661263,0.00026215,0.000049516555],"domain_scores_gemma":[0.9983798,0.0008858952,0.00010083734,0.00033741392,0.00024829307,0.000047785237],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00055494095,0.0005646583,0.00046908806,0.00048271928,0.00038421698,0.0005154801,0.0013551617,0.0006902385,0.004394708],"category_scores_gemma":[0.003186778,0.00037143464,0.00042797072,0.00037226078,0.00045922582,0.0014170551,0.0007613102,0.0009654918,0.00077596237],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00059686834,0.00010812689,0.0023015903,0.00017914368,0.00007405523,0.0002464315,0.00023610146,0.6998904,0.045855187,0.07309119,0.0026686161,0.17475232],"study_design_scores_gemma":[0.000031820324,0.000052313662,0.00006730089,0.00000802667,0.0000074005393,0.000051754116,0.0000121694,0.9692477,0.020039365,0.007817524,0.002656289,0.000008432456],"about_ca_topic_score_codex":0.0016430278,"about_ca_topic_score_gemma":0.0017114482,"teacher_disagreement_score":0.004394708,"about_ca_system_score_codex":0.0007430745,"about_ca_system_score_gemma":0.0010538031,"threshold_uncertainty_score":0.014701784},"labels":[],"label_agreement":null},{"id":"W2140479167","doi":"10.1109/newcas.2006.250921","title":"Model Based Verification of SystemC Designs","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Electronic system-level design and verification; Formal verification; Embedded system; System on a chip; Abstraction; Register-transfer level; Computer architecture; Finite-state machine; Conformance testing; Programming language; Logic synthesis; Logic gate; Algorithm; Operating system; Standardization","score_opus":0.05366773364833251,"score_gpt":0.23628411851835374,"score_spread":0.18261638487002124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140479167","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022017952,0.00018156315,0.9680452,0.0001981932,0.000040921015,0.00018195315,0.0003709802,0.0041837096,0.0047795414],"genre_scores_gemma":[0.542022,0.00044341534,0.45262295,0.00018281468,0.000043158605,0.0008131961,0.0008482902,0.0004308078,0.0025933543],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9961422,0.0014708475,0.0002110098,0.00029590243,0.0016135023,0.00026659286],"domain_scores_gemma":[0.9965322,0.0019808174,0.00025108998,0.0007719084,0.00043076242,0.000033206914],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002239052,0.00084056816,0.00056973624,0.0010799473,0.0006321613,0.0016590301,0.0010615997,0.0011849327,0.0036415483],"category_scores_gemma":[0.0066760904,0.00053260155,0.0013020099,0.00065205357,0.0016698549,0.0012770394,0.0010138076,0.001043721,0.00057870866],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016647206,0.00010651631,0.0012467986,0.00052938936,0.000100855505,0.00038915928,0.0002367001,0.65819615,0.035473194,0.2430006,0.0026513452,0.05790289],"study_design_scores_gemma":[0.00006932836,0.000097775555,0.00018639136,0.00005047869,0.000033672783,0.00009210725,0.000016729053,0.93525094,0.022905398,0.033560008,0.00771699,0.000020223593],"about_ca_topic_score_codex":0.0063649938,"about_ca_topic_score_gemma":0.004972016,"teacher_disagreement_score":0.0063649938,"about_ca_system_score_codex":0.0014863443,"about_ca_system_score_gemma":0.002778275,"threshold_uncertainty_score":0.012655914},"labels":[],"label_agreement":null},{"id":"W2140514133","doi":"10.1109/vdat.2011.5783552","title":"Hierarchical trigger generation for post-silicon debugging","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Debugging; Observability; Computer science; TRACE (psycholinguistics); Interfacing; Embedded system; Controllability; Root cause; Process (computing); Software bug; Exploit; Real-time computing; Generator (circuit theory); Computer hardware; Reliability engineering; Software; Engineering; Operating system","score_opus":0.07962287511166655,"score_gpt":0.2557331627487893,"score_spread":0.17611028763712278,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140514133","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017876916,0.000120353754,0.96845233,0.000060884857,0.000036257985,0.00017921424,0.00020176731,0.011063944,0.002008304],"genre_scores_gemma":[0.44649386,0.00009185304,0.54773796,0.00018685262,0.000053314707,0.00024495652,0.000861464,0.0006017138,0.003728045],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990777,0.00017735462,0.000082090686,0.00022487112,0.00032093647,0.000117095755],"domain_scores_gemma":[0.99865294,0.0005042654,0.0001658458,0.00043366014,0.00017838088,0.000064969194],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006255744,0.0006289168,0.00048676692,0.0009565254,0.00033346057,0.0005959251,0.0015792436,0.0006424289,0.006049188],"category_scores_gemma":[0.0019647887,0.0003048114,0.0004491921,0.00051456015,0.000432306,0.00086906966,0.000866795,0.00064820494,0.0012741097],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001183761,0.0003002285,0.0043912213,0.00050499284,0.000068942005,0.0012980433,0.0005925196,0.05964953,0.27098075,0.046428926,0.008931626,0.60566944],"study_design_scores_gemma":[0.00021792205,0.0010802671,0.0026804167,0.000053026313,0.00010095721,0.0010569858,0.00006900216,0.5764314,0.36561868,0.017520197,0.035077233,0.00009392843],"about_ca_topic_score_codex":0.0006320824,"about_ca_topic_score_gemma":0.0008495965,"teacher_disagreement_score":0.006049188,"about_ca_system_score_codex":0.0005697941,"about_ca_system_score_gemma":0.0007164341,"threshold_uncertainty_score":0.020236552},"labels":[],"label_agreement":null},{"id":"W2140718808","doi":"10.1023/b:aurc.0000030911.02374.62","title":"Modeling Combinational Circuits Using Linear Word-level Structures","year":2004,"lang":"en","type":"article","venue":"Automation and Remote Control","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Netlist; Combinational logic; Computer science; Sequential logic; Word (group theory); Benchmark (surveying); Electronic circuit; Arithmetic; Algorithm; Register-transfer level; Theoretical computer science; Logic synthesis; Logic gate; Mathematics; Computer hardware; Engineering","score_opus":0.04086989046032987,"score_gpt":0.2662269414142213,"score_spread":0.22535705095389144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140718808","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05519258,0.00032687717,0.9338292,0.000155462,0.000038589944,0.000061519764,0.0001325225,0.0009142466,0.009349148],"genre_scores_gemma":[0.81861687,0.0006085692,0.16751869,0.00012911705,0.000047548278,0.00014772387,0.00023537352,0.00017915462,0.012516936],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99978846,0.0000586018,0.000012777179,0.0000357719,0.00007599426,0.000028349816],"domain_scores_gemma":[0.9996037,0.00020344087,0.000056728877,0.00005236067,0.000073252326,0.000010484724],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021323311,0.0005061434,0.00025888905,0.00032936616,0.00024365204,0.0010339997,0.0010919205,0.0009029653,0.0040410664],"category_scores_gemma":[0.0009966281,0.00038294864,0.00047998005,0.0004497251,0.0005063472,0.0017890783,0.00034322916,0.000768163,0.00090295414],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000057744066,0.000035749898,0.00034704374,0.00009771581,0.000032831053,0.000119235774,0.00009206291,0.89974904,0.015495969,0.06407543,0.0004962606,0.019400952],"study_design_scores_gemma":[0.0000063095517,0.000028645612,0.000038443064,0.000005396408,0.000012760118,0.000025394005,0.0000068886766,0.9840328,0.0034453715,0.011294294,0.0010989624,0.0000047941435],"about_ca_topic_score_codex":0.0018373776,"about_ca_topic_score_gemma":0.0032713884,"teacher_disagreement_score":0.0040410664,"about_ca_system_score_codex":0.00054470054,"about_ca_system_score_gemma":0.00045957218,"threshold_uncertainty_score":0.013518751},"labels":[],"label_agreement":null},{"id":"W2140797113","doi":"10.1109/vtest.1993.313314","title":"Minimal hardware multiple signature analysis for BIST","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Signature (topology); Aliasing; Scheme (mathematics); Computer science; Digital signature; Sequence (biology); Linear feedback shift register; Computer hardware; Embedded system; Algorithm; Artificial intelligence; Mathematics; Programming language; Shift register","score_opus":0.040348945176106335,"score_gpt":0.23582270639286942,"score_spread":0.19547376121676308,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140797113","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015417323,0.00030288775,0.97861207,0.00017138718,0.000043110136,0.000047214475,0.000050124567,0.0016095968,0.003746237],"genre_scores_gemma":[0.4321941,0.00026228648,0.56035864,0.0003348689,0.00009177271,0.000109959656,0.00038418436,0.00024897663,0.00601517],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99921525,0.00013306215,0.00003871292,0.00010584658,0.0004188438,0.00008825942],"domain_scores_gemma":[0.99933606,0.00021407075,0.00008344128,0.00018729562,0.00015428617,0.000024882174],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038853826,0.0004446592,0.00040471036,0.0011774153,0.0004248605,0.00091217813,0.0011489595,0.0006080858,0.0029958198],"category_scores_gemma":[0.0012585913,0.00024511974,0.00052523153,0.00069274567,0.0008329128,0.0014190564,0.0009260468,0.00072189124,0.0009037025],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031258826,0.00009973423,0.0010998982,0.0002470264,0.00007464814,0.0001751332,0.000108288674,0.043845247,0.093970485,0.29572052,0.0039370116,0.5604095],"study_design_scores_gemma":[0.000113810325,0.00066725316,0.0009005946,0.00007738352,0.00009714059,0.0005974653,0.00004090429,0.53949,0.20688497,0.2133255,0.037710447,0.00009456457],"about_ca_topic_score_codex":0.0005308917,"about_ca_topic_score_gemma":0.0008121987,"teacher_disagreement_score":0.0029958198,"about_ca_system_score_codex":0.0009842395,"about_ca_system_score_gemma":0.00091644685,"threshold_uncertainty_score":0.010021985},"labels":[],"label_agreement":null},{"id":"W2141261568","doi":"10.1109/tcad.2008.2009158","title":"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":130,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; Computer science; TRACE (psycholinguistics); State (computer science); Background debug mode interface; Embedded system; Software bug; Computer engineering; Algorithm; Software; Programming language; Mathematics","score_opus":0.07637195429485057,"score_gpt":0.2836938625974128,"score_spread":0.20732190830256225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141261568","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0029948207,0.00009029524,0.99429035,0.000041957323,0.000013438544,0.00005433042,0.000025039097,0.002234752,0.00025505852],"genre_scores_gemma":[0.04575704,0.000091377435,0.95267224,0.000043140848,0.000017971814,0.00025401823,0.00021213679,0.0002980431,0.00065395504],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972115,0.00081190193,0.00026826438,0.0004672857,0.0009798508,0.0002610513],"domain_scores_gemma":[0.9942351,0.0029642712,0.00074412464,0.0008906151,0.000987437,0.00017856079],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0025252565,0.0020675273,0.001426768,0.0030699084,0.00089537073,0.001671191,0.0024316136,0.0012505304,0.003960434],"category_scores_gemma":[0.013845055,0.0006504553,0.0008454408,0.001939435,0.0012904481,0.0030043856,0.0025501542,0.0024042341,0.001829716],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00060525275,0.0002365376,0.0021619927,0.00018741934,0.00005256965,0.000105194405,0.0003089426,0.106094845,0.021892907,0.03378257,0.0044120615,0.8301597],"study_design_scores_gemma":[0.0000904426,0.00018228851,0.0005144249,0.000036028592,0.000021885146,0.00011008559,0.00006007334,0.9474491,0.02056726,0.02640734,0.00451457,0.000046565005],"about_ca_topic_score_codex":0.0027652148,"about_ca_topic_score_gemma":0.004055374,"teacher_disagreement_score":0.003960434,"about_ca_system_score_codex":0.0015244589,"about_ca_system_score_gemma":0.0027934904,"threshold_uncertainty_score":0.013354957},"labels":[],"label_agreement":null},{"id":"W2141340508","doi":"10.1109/ccece.1993.332196","title":"An integrated functional tester for CMOS logic","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Disk formatting; Computer science; Computer hardware; CMOS; Chip; Channel (broadcasting); Waveform; Bandwidth (computing); Embedded system; Electronic engineering; Engineering; Operating system; Telecommunications","score_opus":0.0857506959938442,"score_gpt":0.2512202771705086,"score_spread":0.16546958117666438,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141340508","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07414712,0.0014026746,0.8880117,0.0002833505,0.00042707068,0.00028816005,0.00088707916,0.011391137,0.023161586],"genre_scores_gemma":[0.61942977,0.00042314993,0.35922095,0.00053044455,0.0001235522,0.00021075305,0.0015894189,0.0005227549,0.017949129],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99938154,0.00007827167,0.00002069239,0.00010818767,0.00035794853,0.000053184463],"domain_scores_gemma":[0.99940455,0.00013519723,0.000057190555,0.00011430822,0.00024376636,0.000045039124],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034003446,0.00050491147,0.00021963338,0.00042015687,0.00023782092,0.00053104025,0.0015142773,0.0005317481,0.006991973],"category_scores_gemma":[0.0010046713,0.00021097215,0.00023579564,0.00024421696,0.00034349822,0.00081472716,0.00035446795,0.0004988446,0.0014321173],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006988098,0.00014975584,0.0034019,0.00045809906,0.000059578473,0.00052372366,0.00016223706,0.005831201,0.62306917,0.022975603,0.011942678,0.33072734],"study_design_scores_gemma":[0.00015003468,0.0034497434,0.009729939,0.00010674787,0.00022516731,0.004200438,0.00007844401,0.13857779,0.6572227,0.0055033662,0.18065012,0.00010560417],"about_ca_topic_score_codex":0.00077626045,"about_ca_topic_score_gemma":0.0010949898,"teacher_disagreement_score":0.006991973,"about_ca_system_score_codex":0.00048593915,"about_ca_system_score_gemma":0.00053286355,"threshold_uncertainty_score":0.023390532},"labels":[],"label_agreement":null},{"id":"W2141387606","doi":"10.1109/dftvs.2003.1250143","title":"Power-constrained embedded memory BIST architecture","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Embedded system; Built-in self-test; Memory controller; Routing (electronic design automation); Concurrency; Overhead (engineering); Memory architecture; Flexibility (engineering); Interconnection; System on a chip; Computer architecture; Architecture; Parallel computing; Distributed computing; Computer hardware; Semiconductor memory; Computer network; Operating system","score_opus":0.009356040321412976,"score_gpt":0.220501539117415,"score_spread":0.21114549879600203,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141387606","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08696678,0.0007691358,0.89386,0.00024505763,0.00009579898,0.00007946394,0.00013740484,0.0032233626,0.014622891],"genre_scores_gemma":[0.7651784,0.00033791008,0.22501326,0.00040344425,0.000058916183,0.00011838863,0.00045160396,0.00011731775,0.008320717],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998658,0.000015651227,0.000008434496,0.000031652125,0.000053981516,0.000024445924],"domain_scores_gemma":[0.99988234,0.000012939455,0.000014390388,0.00003457521,0.000040361072,0.000015245124],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010232883,0.00023664316,0.00022605967,0.00026273332,0.0001815948,0.00031766837,0.000979963,0.0003120682,0.0024411492],"category_scores_gemma":[0.00018540844,0.00011477392,0.00018251203,0.00026304313,0.00022899284,0.0005311838,0.0004366402,0.00033003502,0.00060675427],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041858276,0.00016370683,0.0009739764,0.0002166359,0.000072124116,0.0006331171,0.00008859893,0.07423508,0.4812009,0.04360904,0.006306458,0.39208168],"study_design_scores_gemma":[0.00013953584,0.00070080406,0.0017032626,0.00003070737,0.00010898769,0.001695085,0.000035138553,0.72893757,0.21972677,0.015062378,0.03180488,0.00005479754],"about_ca_topic_score_codex":0.00035375598,"about_ca_topic_score_gemma":0.0007934228,"teacher_disagreement_score":0.0024411492,"about_ca_system_score_codex":0.00025711037,"about_ca_system_score_gemma":0.00036671417,"threshold_uncertainty_score":0.008166432},"labels":[],"label_agreement":null},{"id":"W2141885375","doi":"10.1109/vlsid.2014.26","title":"Application of Test-View Modeling to Hierarchical ATPG","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Automatic test pattern generation; Computer science; Test (biology); Design for testing; Reliability engineering; Computer engineering; Engineering; Electronic circuit","score_opus":0.01840912073787331,"score_gpt":0.24873525730656018,"score_spread":0.23032613656868686,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141885375","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007547294,0.000073374176,0.9874085,0.000113494796,0.000016565422,0.00007483113,0.0001375716,0.00092894275,0.003699372],"genre_scores_gemma":[0.5908445,0.00030547156,0.40348607,0.00024220436,0.000036100926,0.00032136505,0.00058973033,0.00039841724,0.0037760597],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99912137,0.00024072493,0.000048037025,0.00009652696,0.00040856827,0.00008483427],"domain_scores_gemma":[0.9983866,0.0007460989,0.00014721024,0.00041218,0.0002632521,0.000044662527],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00093334896,0.00065379025,0.000443386,0.0007019694,0.00023455074,0.001158323,0.0014055248,0.0010288189,0.0034261832],"category_scores_gemma":[0.0033262987,0.00042568732,0.0012059732,0.00044015938,0.0009827155,0.0013836419,0.00070925156,0.0012210732,0.0006235633],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000076753,0.00004227186,0.00071740785,0.00008603218,0.000029942037,0.000261086,0.000104992374,0.82014877,0.010958794,0.13088122,0.0010675598,0.0356252],"study_design_scores_gemma":[0.000011272874,0.000050964063,0.00011698767,0.000016495633,0.00001486767,0.00007166566,0.000013421397,0.9610013,0.0061489292,0.028737232,0.0038064027,0.000010382861],"about_ca_topic_score_codex":0.0040112077,"about_ca_topic_score_gemma":0.004839472,"teacher_disagreement_score":0.0040112077,"about_ca_system_score_codex":0.0009421486,"about_ca_system_score_gemma":0.0011384544,"threshold_uncertainty_score":0.011461735},"labels":[],"label_agreement":null},{"id":"W2141981731","doi":"10.1109/iscas.2000.857099","title":"Comprehensive defect analysis and testability of current-mode logic circuits","year":2000,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Testability; Digital electronics; Electronic circuit; Electronic engineering; Computer science; Logic gate; Reliability engineering; Combinational logic; Design for testing; Engineering; Electrical engineering","score_opus":0.040266149594083006,"score_gpt":0.2957068118256727,"score_spread":0.2554406622315897,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141981731","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8179395,0.00052361324,0.17901003,0.000035241486,0.0000025086342,0.00003267057,0.00022125132,0.00049252564,0.0017425434],"genre_scores_gemma":[0.9930031,0.000097694516,0.006352573,0.000005582416,0.000002690695,0.000014445205,0.00021299407,0.0000136698745,0.0002972976],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997008,0.000034605313,0.0000099047775,0.000044790373,0.00016698796,0.000042968793],"domain_scores_gemma":[0.9993926,0.00029864587,0.00009066603,0.0000957206,0.00009449,0.00002784608],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002918719,0.0005529333,0.00031785102,0.0015690356,0.00015285911,0.0003729908,0.00035596438,0.00039305646,0.00077145715],"category_scores_gemma":[0.0011994805,0.00015607728,0.00043797668,0.00038222288,0.00040263584,0.00077963417,0.00030381483,0.00017624398,0.00008038756],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002682546,0.00009932826,0.016956657,0.00016464156,0.00010395881,0.0002831212,0.00017237068,0.6735852,0.19226833,0.008894143,0.000313953,0.10689007],"study_design_scores_gemma":[0.00001298135,0.0005787962,0.023485733,0.000016115142,0.00005821162,0.00035804004,0.000048915103,0.9187902,0.04894387,0.0066953744,0.0009905827,0.000021112568],"about_ca_topic_score_codex":0.0011124997,"about_ca_topic_score_gemma":0.0010158564,"teacher_disagreement_score":0.0015690356,"about_ca_system_score_codex":0.00032588386,"about_ca_system_score_gemma":0.00018668374,"threshold_uncertainty_score":0.0025808215},"labels":[],"label_agreement":null},{"id":"W2142097280","doi":"10.1109/cicc.1993.590830","title":"Built-in current mode circuits for I/sub ddq/ monitoring","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"Natural Sciences and Engineering Research Council of Canada; Australian Government; CMC Microsystems","keywords":"CMOS; Electronic circuit; Mode (computer interface); Electronic engineering; Chip; Computer science; Current (fluid); Electrical engineering; Iddq testing; Engineering","score_opus":0.0850326275403989,"score_gpt":0.30238577420059526,"score_spread":0.21735314666019634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142097280","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07594012,0.0017425589,0.89850587,0.0005097629,0.0005063676,0.00046367195,0.00042672016,0.0081491815,0.013755727],"genre_scores_gemma":[0.5929852,0.0005832583,0.39648068,0.00045977492,0.00017403522,0.0003399576,0.00029001845,0.00014944539,0.008537626],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99967813,0.000038613423,0.000013666433,0.00004973974,0.00018329221,0.00003649885],"domain_scores_gemma":[0.99949956,0.00013570665,0.000081052225,0.0000614789,0.00018285043,0.000039381262],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021117643,0.0006082052,0.00020877697,0.00039220345,0.000300766,0.00054177165,0.0014680561,0.0004578856,0.0037564593],"category_scores_gemma":[0.0007814699,0.00021784291,0.00015506145,0.0003031754,0.00034476854,0.00083640986,0.00038281214,0.0007249152,0.0008699039],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002993906,0.0001757965,0.0011355435,0.00034548395,0.000027017484,0.00028705515,0.00013627789,0.0016300624,0.7980512,0.021057429,0.0056210263,0.17123379],"study_design_scores_gemma":[0.0000970973,0.0010388235,0.0016381757,0.00006446116,0.0000866577,0.0020540478,0.000038590642,0.033131,0.9009156,0.004787705,0.05609698,0.000050836377],"about_ca_topic_score_codex":0.00024939465,"about_ca_topic_score_gemma":0.00062034634,"teacher_disagreement_score":0.0037564593,"about_ca_system_score_codex":0.0004099913,"about_ca_system_score_gemma":0.00031081194,"threshold_uncertainty_score":0.012566626},"labels":[],"label_agreement":null},{"id":"W2142120628","doi":"10.1109/test.1988.207817","title":"On multiple fault coverage and aliasing probability measures","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Measure (data warehouse); Interpretation (philosophy); Aliasing; Computer science; Fault (geology); Data mining; Algorithm; Artificial intelligence; Programming language","score_opus":0.03689771193471783,"score_gpt":0.23278940556616204,"score_spread":0.1958916936314442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142120628","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022546835,0.006730373,0.95788217,0.0003194088,0.000100713594,0.00004851061,0.00012824897,0.000581693,0.011662082],"genre_scores_gemma":[0.6981246,0.0056570233,0.29178822,0.0002127005,0.0005243384,0.00018326801,0.00033177627,0.0006143946,0.002563722],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9832727,0.006273335,0.00062330987,0.0012927814,0.0078366045,0.0007011718],"domain_scores_gemma":[0.90612453,0.076238714,0.005469574,0.0054997606,0.006108211,0.00055915065],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.007996421,0.0015632513,0.001325444,0.011222792,0.0008019105,0.0043112356,0.0019974653,0.0020249034,0.0029370792],"category_scores_gemma":[0.0653054,0.0004791588,0.0012925516,0.009122796,0.003342214,0.007997151,0.002094234,0.0015649532,0.0006264061],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024869957,0.00008109375,0.0068835258,0.0007380294,0.00020835508,0.0005590807,0.00069671875,0.23901914,0.005217911,0.35045645,0.0027609607,0.39313012],"study_design_scores_gemma":[0.000029610663,0.00073883944,0.008603068,0.0006466383,0.00021521427,0.0038455068,0.0004975198,0.6361832,0.022123752,0.30949032,0.017379368,0.00024687595],"about_ca_topic_score_codex":0.001787051,"about_ca_topic_score_gemma":0.0009120288,"teacher_disagreement_score":0.011222792,"about_ca_system_score_codex":0.0020059224,"about_ca_system_score_gemma":0.00078259193,"threshold_uncertainty_score":0.042289615},"labels":[],"label_agreement":null},{"id":"W2142165998","doi":"10.5555/832284.835390","title":"Identifying Redundant Wire Replacements for Synthesis and Verification","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Redundancy (engineering); Satisfiability; Computer science; Algorithm; Identification (biology)","score_opus":0.07201646194873103,"score_gpt":0.2636899046474727,"score_spread":0.1916734426987417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142165998","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019147376,0.0004647501,0.97837913,0.00008525552,0.000020441703,0.000025540558,0.000037364847,0.0007236333,0.0011165162],"genre_scores_gemma":[0.2579867,0.0005733423,0.73923534,0.00006063416,0.000030663115,0.000074921554,0.00018511829,0.000094352705,0.0017589297],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99943846,0.00013660402,0.000029150178,0.000114345996,0.00023847826,0.00004280768],"domain_scores_gemma":[0.9992654,0.0002639969,0.000103466715,0.00025805365,0.00009776189,0.000011311345],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005555064,0.0006211139,0.0005251877,0.00064775714,0.00028743062,0.0005396223,0.0006893967,0.0006321908,0.0017799109],"category_scores_gemma":[0.0020483395,0.00037809988,0.00036733854,0.0005636496,0.00069213426,0.0012830152,0.0004747554,0.00039288602,0.00068743667],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002859899,0.000058267455,0.0012867613,0.00040234037,0.00004961145,0.00027812365,0.00017793335,0.12692928,0.14299718,0.13965258,0.0019429608,0.58593893],"study_design_scores_gemma":[0.000041878873,0.00046984447,0.0006167831,0.00006843195,0.0000727438,0.0004998166,0.00004919816,0.77576274,0.12062793,0.087154426,0.01459032,0.000045858775],"about_ca_topic_score_codex":0.00038901987,"about_ca_topic_score_gemma":0.000719605,"teacher_disagreement_score":0.0017799109,"about_ca_system_score_codex":0.00033014582,"about_ca_system_score_gemma":0.00045166636,"threshold_uncertainty_score":0.005954385},"labels":[],"label_agreement":null},{"id":"W2142608624","doi":"10.1109/mt.1993.263143","title":"An inexpensive method of detecting localised parametric defects in static RAM","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Static random-access memory; Parametric statistics; Computer science; Electronic circuit; Upgrade; Chip; Random access memory; Computer hardware; Embedded system; Engineering; Electrical engineering; Mathematics; Statistics; Telecommunications; Operating system","score_opus":0.04358207847050707,"score_gpt":0.2948301319678477,"score_spread":0.25124805349734064,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142608624","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1561885,0.003243896,0.81140506,0.0004363514,0.0006466447,0.00035918283,0.00040172896,0.005419681,0.021899015],"genre_scores_gemma":[0.54117334,0.0010853368,0.41971678,0.00038336797,0.0002208693,0.0003112289,0.00034672447,0.00028634752,0.036475986],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994615,0.00005587542,0.000014089307,0.00008783742,0.00034942626,0.000031252235],"domain_scores_gemma":[0.99942315,0.00021647321,0.00007683067,0.00012869488,0.00012912051,0.000025682362],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023555319,0.0004706328,0.00045662248,0.0012406742,0.00030612922,0.00054759043,0.0015640744,0.00072542,0.0057754116],"category_scores_gemma":[0.0008358617,0.00026919643,0.00022479093,0.00049292983,0.000536212,0.00088503596,0.0006777143,0.00055076723,0.0016489312],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020523301,0.00012828868,0.001190026,0.00024762636,0.000026243404,0.00044273166,0.00009334722,0.0012588338,0.6660305,0.0043725064,0.0018833969,0.32412118],"study_design_scores_gemma":[0.00008571573,0.0014425,0.0042805173,0.000050708906,0.000080677746,0.004394561,0.000087770764,0.029032055,0.93193644,0.0032955247,0.025215587,0.00009788129],"about_ca_topic_score_codex":0.0001682897,"about_ca_topic_score_gemma":0.00048377665,"teacher_disagreement_score":0.0057754116,"about_ca_system_score_codex":0.00019058715,"about_ca_system_score_gemma":0.00016470165,"threshold_uncertainty_score":0.019320726},"labels":[],"label_agreement":null},{"id":"W2143434775","doi":"10.1109/tcad.2005.852034","title":"Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; Royal Military College of Canada; Concordia University","funders":"","keywords":"Skew; Topology (electrical circuits); Embedding; Algorithm; Computer science; Merge (version control); Clock skew; Mathematics; Parallel computing; Clock signal; Combinatorics","score_opus":0.04773578789033503,"score_gpt":0.25578532864509124,"score_spread":0.2080495407547562,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143434775","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14988483,0.00016239422,0.847278,0.00004795047,0.000016230295,0.000038934413,0.000017456425,0.00093709194,0.0016170442],"genre_scores_gemma":[0.78944594,0.00005440751,0.20950581,0.000036403737,0.000010938852,0.00003534649,0.00003794672,0.000071487724,0.0008018128],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998147,0.000045539713,0.000010105388,0.00004189278,0.00006356529,0.00002425706],"domain_scores_gemma":[0.9995652,0.00016610815,0.000088516696,0.00007372763,0.000082520164,0.000023821174],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031308288,0.0002980775,0.00020402798,0.00040395895,0.00021190477,0.00026521386,0.00068148825,0.00021204138,0.0006610026],"category_scores_gemma":[0.00139369,0.00013883681,0.00014612275,0.00032844802,0.00020089054,0.0004263448,0.0003135163,0.00024356077,0.00015545495],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024591084,0.00009135128,0.0031855626,0.00008156477,0.000032020398,0.00011341506,0.00016680603,0.31626216,0.17847987,0.006628376,0.0011031247,0.4936099],"study_design_scores_gemma":[0.000037479087,0.00021426902,0.0009774244,0.0000053917174,0.000021845475,0.00013499221,0.000023326042,0.9535619,0.041057628,0.0016914726,0.002259737,0.000014550739],"about_ca_topic_score_codex":0.000900418,"about_ca_topic_score_gemma":0.0023298287,"teacher_disagreement_score":0.000900418,"about_ca_system_score_codex":0.00027657475,"about_ca_system_score_gemma":0.00042058603,"threshold_uncertainty_score":0.0022113323},"labels":[],"label_agreement":null},{"id":"W2143580961","doi":"10.1109/asic.1993.410831","title":"Testability of ECL circuits in a BiCMOS process","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Testability; Emitter-coupled logic; Electronic circuit; CMOS; Computer science; Logic gate; Electronic engineering; BiCMOS; Digital electronics; Integrated injection logic; Fault (geology); Design for testing; Pass transistor logic; Electrical engineering; Engineering; Voltage; Reliability engineering; Transistor","score_opus":0.038011007169687853,"score_gpt":0.24272004751201473,"score_spread":0.20470904034232687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143580961","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9326542,0.0006278713,0.06062492,0.00009773552,0.000011171346,0.000026999453,0.00014673406,0.00041358752,0.005396833],"genre_scores_gemma":[0.99482805,0.00009673896,0.0044759978,0.000018681318,0.000004177694,0.000009144524,0.00008348339,0.000013551694,0.00047004488],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996824,0.00006096243,0.000018591782,0.000046956782,0.00015111775,0.000040013936],"domain_scores_gemma":[0.99896324,0.0005873746,0.00013608266,0.00010918084,0.00018375617,0.000020295378],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002687548,0.00020864682,0.00010758937,0.000485706,0.0001428956,0.00038851582,0.00026801226,0.0003741015,0.00093437923],"category_scores_gemma":[0.0017285098,0.000091777554,0.00014551055,0.0002563088,0.0002814002,0.00048265324,0.00023770961,0.00015423082,0.00009159447],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011277216,0.00008966923,0.011123693,0.00032726978,0.00007894717,0.0017490431,0.00048446978,0.124311574,0.6968413,0.021349354,0.0008109934,0.14170605],"study_design_scores_gemma":[0.00009097319,0.0015078462,0.016978556,0.000071515125,0.000095244206,0.0022381379,0.0001669751,0.5026644,0.4580234,0.013321028,0.0047964933,0.000045490215],"about_ca_topic_score_codex":0.0008534762,"about_ca_topic_score_gemma":0.0007062077,"teacher_disagreement_score":0.00093437923,"about_ca_system_score_codex":0.00025793558,"about_ca_system_score_gemma":0.00012213242,"threshold_uncertainty_score":0.0031258464},"labels":[],"label_agreement":null},{"id":"W2143716962","doi":"10.1109/test.2008.4700551","title":"The Test Features of the Quad-Core AMD Opteron- Microprocessor","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Microprocessor; Computer science; Core (optical fiber); Test (biology); Operating system; Computer hardware; Parallel computing; Telecommunications; Geology","score_opus":0.023678842719764764,"score_gpt":0.2258846295042774,"score_spread":0.20220578678451265,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143716962","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2766206,0.0039529908,0.58010584,0.0015139228,0.00045416947,0.0010356519,0.0021270982,0.016629107,0.117560685],"genre_scores_gemma":[0.8119637,0.0005189016,0.15656653,0.00057088875,0.00009344457,0.00025885238,0.0014787689,0.0005099804,0.028039023],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99963915,0.000039138544,0.000029534058,0.000038497856,0.00020510986,0.00004856061],"domain_scores_gemma":[0.99933213,0.00015417967,0.00007066679,0.000108116525,0.00027430925,0.00006054102],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002775132,0.000369906,0.00025323508,0.00054317317,0.00023838482,0.0005727603,0.00073907094,0.00035649416,0.0055763996],"category_scores_gemma":[0.0012647171,0.00016516147,0.00019306915,0.0003065495,0.0001800438,0.00060581753,0.00034946657,0.00035674355,0.0013920817],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00088759296,0.00022448908,0.008015076,0.0005034523,0.000044616314,0.0010518742,0.00027810148,0.012141283,0.32642543,0.022470467,0.020378916,0.60757875],"study_design_scores_gemma":[0.00019485509,0.0039499896,0.019598179,0.000208604,0.000109973764,0.009973389,0.00013884537,0.17492796,0.47694984,0.011280111,0.30255434,0.000113971284],"about_ca_topic_score_codex":0.0009927535,"about_ca_topic_score_gemma":0.0019954122,"teacher_disagreement_score":0.0055763996,"about_ca_system_score_codex":0.00034274455,"about_ca_system_score_gemma":0.00069876225,"threshold_uncertainty_score":0.018654943},"labels":[],"label_agreement":null},{"id":"W2143928863","doi":"10.1109/latw.2010.5550350","title":"On improving real-time observability for in-system post-silicon debug","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; Debugging; Computer science; Silicon; Embedded system; Software bug; Focus (optics); Reliability engineering; Digital electronics; Systems engineering; Computer architecture; Electronic circuit; Software; Computer engineering; Engineering; Electrical engineering; Operating system; Materials science","score_opus":0.01427221931238018,"score_gpt":0.23137237170861416,"score_spread":0.21710015239623398,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143928863","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03299707,0.0021406964,0.9581346,0.00062823854,0.00009163305,0.00012011006,0.00007305387,0.002921695,0.0028928698],"genre_scores_gemma":[0.71325624,0.0021877952,0.28053895,0.00038266554,0.00017198762,0.00009357504,0.00029768658,0.00029399755,0.0027771506],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99853253,0.0005263951,0.000099327626,0.00022276539,0.0004408293,0.000178188],"domain_scores_gemma":[0.9902176,0.005891683,0.0010721656,0.0015316639,0.0010626877,0.00022406547],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0022008186,0.0013244648,0.00086150505,0.0013285442,0.00053929095,0.0011844869,0.0020381876,0.00084506744,0.005741837],"category_scores_gemma":[0.009251884,0.00025431177,0.000400457,0.00074930897,0.0006558348,0.0031645542,0.0014968679,0.001282447,0.00073825126],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012264365,0.00049672386,0.006433135,0.000947671,0.00010177041,0.00025987244,0.0004024004,0.109787814,0.14544773,0.020886118,0.0039135413,0.7100969],"study_design_scores_gemma":[0.00013580217,0.0015783741,0.004648568,0.00021652912,0.00018407355,0.00064287026,0.00020242705,0.7971652,0.1596103,0.015970767,0.019556353,0.000088678826],"about_ca_topic_score_codex":0.0011474469,"about_ca_topic_score_gemma":0.0023254391,"teacher_disagreement_score":0.005741837,"about_ca_system_score_codex":0.00058905245,"about_ca_system_score_gemma":0.00086102047,"threshold_uncertainty_score":0.019208372},"labels":[],"label_agreement":null},{"id":"W2144195689","doi":"10.1109/iccad.1990.129927","title":"Computing the error escape probability in count-based compaction schemes","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computation; Probabilistic logic; Count data; Computer science; Algorithm; Probability of error; Fault (geology); Mathematics; Artificial intelligence; Statistics","score_opus":0.06379976833910715,"score_gpt":0.255786266191888,"score_spread":0.19198649785278082,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144195689","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054638732,0.00009679451,0.94400924,0.00004705131,0.0000070496276,0.000017409267,0.000034061515,0.00038717067,0.00076247554],"genre_scores_gemma":[0.8035751,0.00021195864,0.19395943,0.000059878173,0.000024649533,0.00008287717,0.00019357634,0.0001506657,0.0017419562],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99816257,0.00035304026,0.00010333498,0.00023519728,0.0009539572,0.00019195638],"domain_scores_gemma":[0.9915165,0.0055612186,0.0009426364,0.0011804459,0.00065915094,0.00014007873],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0024238452,0.0004957812,0.0007803389,0.0019227637,0.00043039664,0.0019594326,0.0012883113,0.001191625,0.0019109462],"category_scores_gemma":[0.019003447,0.00048622294,0.00055569044,0.0015806818,0.001337224,0.0034136663,0.001685322,0.0008181744,0.0003098622],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042753096,0.0000624848,0.0046590464,0.000095272124,0.00005981951,0.00024105032,0.00022980681,0.7669114,0.010160694,0.10951444,0.00069609215,0.106942385],"study_design_scores_gemma":[0.0000070237224,0.000032840428,0.0004255817,0.0000073098286,0.000009491475,0.00008526025,0.000010539532,0.9731747,0.003819,0.022146272,0.00027023526,0.000011838033],"about_ca_topic_score_codex":0.0010736699,"about_ca_topic_score_gemma":0.0012107533,"teacher_disagreement_score":0.0024238452,"about_ca_system_score_codex":0.0010981425,"about_ca_system_score_gemma":0.00063072745,"threshold_uncertainty_score":0.0128186345},"labels":[],"label_agreement":null},{"id":"W2144275718","doi":"10.5555/1266366.1266420","title":"A symbolic methodology for the verification of analog and mixed signal designs","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Correctness; Symbolic computation; Symbolic trajectory evaluation; Computer science; Representation (politics); Set (abstract data type); Computation; Mixed-signal integrated circuit; Symbolic data analysis; SIGNAL (programming language); Theoretical computer science; Algebra over a field; Algorithm; Programming language; Mathematics; Integrated circuit; Model checking","score_opus":0.17863400367325752,"score_gpt":0.33655251643372125,"score_spread":0.15791851276046373,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144275718","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014485882,0.00007777562,0.997104,0.00005244105,0.000016908905,0.00002257241,0.000018715702,0.0003241665,0.00093488075],"genre_scores_gemma":[0.16643956,0.0003846694,0.83032566,0.00011331899,0.000071397866,0.00021528728,0.00013431962,0.00012772524,0.0021881463],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9980122,0.00047224262,0.00017877106,0.00021819696,0.001002997,0.00011553164],"domain_scores_gemma":[0.9983469,0.00085359695,0.0001235833,0.00038192334,0.00025288865,0.000041123876],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017205217,0.0007496768,0.00059277436,0.0012323463,0.0006179712,0.0013779222,0.0014632653,0.000642151,0.0028928746],"category_scores_gemma":[0.0038905886,0.00049770233,0.0011953481,0.00065476244,0.0026428578,0.0023335367,0.0014985728,0.0016652151,0.0008132801],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000048504084,0.000060110448,0.00026728076,0.00024845992,0.0000485794,0.00025137502,0.00021154118,0.03973479,0.02715823,0.8458086,0.001072962,0.085089564],"study_design_scores_gemma":[0.00007633018,0.00019884486,0.00016818644,0.00011617315,0.00006548671,0.00044859896,0.000044296496,0.32534668,0.045696627,0.59803337,0.029752271,0.000053214026],"about_ca_topic_score_codex":0.00073084247,"about_ca_topic_score_gemma":0.0007161986,"teacher_disagreement_score":0.0028928746,"about_ca_system_score_codex":0.0010714552,"about_ca_system_score_gemma":0.0015930398,"threshold_uncertainty_score":0.009677649},"labels":[],"label_agreement":null},{"id":"W2144786221","doi":"10.1109/ets.2009.35","title":"Resource-Efficient Programmable Trigger Units for Post-Silicon Validation","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Silicon; Resource (disambiguation); Computer science; Materials science; Optoelectronics","score_opus":0.03123063512015596,"score_gpt":0.25609034604382225,"score_spread":0.2248597109236663,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144786221","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11370385,0.0004938284,0.8776101,0.00012419083,0.000058402682,0.00015928378,0.00009936375,0.004309874,0.0034410518],"genre_scores_gemma":[0.7120713,0.00018486056,0.2853279,0.000119788834,0.000033552944,0.000116501615,0.00012561391,0.00024387043,0.0017766393],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99941623,0.00015464105,0.000051854953,0.00009130855,0.0001889622,0.000097099335],"domain_scores_gemma":[0.99809295,0.00093224266,0.0003345308,0.0004062542,0.00016814432,0.00006579523],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007853089,0.000504668,0.00031988692,0.00044137365,0.00020246198,0.00084272906,0.0014294256,0.00036998393,0.0026770246],"category_scores_gemma":[0.0021532294,0.00025144604,0.00021369696,0.0003189937,0.0004925017,0.001283187,0.0004890698,0.00055334263,0.00030531953],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017115151,0.00030267207,0.0053464375,0.00061245845,0.00011531186,0.0007115973,0.00032162908,0.15383488,0.38163805,0.0914158,0.0041387556,0.3598509],"study_design_scores_gemma":[0.00021474271,0.0011901152,0.0018367622,0.000058304886,0.00013606716,0.0006501735,0.00008057038,0.47169507,0.49063617,0.01695974,0.016482143,0.00006012643],"about_ca_topic_score_codex":0.00025239505,"about_ca_topic_score_gemma":0.000819456,"teacher_disagreement_score":0.0026770246,"about_ca_system_score_codex":0.00044471028,"about_ca_system_score_gemma":0.00066729507,"threshold_uncertainty_score":0.008955538},"labels":[],"label_agreement":null},{"id":"W2144978704","doi":"10.1109/ccece.1995.528090","title":"On the design of a resistive bridging fault testable two-rail checker","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Bridging (networking); Resistive touchscreen; Computer science; CMOS; Model checking; Embedded system; Electronic engineering; Electrical engineering; Engineering; Operating system; Programming language; Computer network","score_opus":0.06293520346363156,"score_gpt":0.235978435287743,"score_spread":0.17304323182411147,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144978704","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.057535894,0.0004689466,0.9286503,0.00028248492,0.00013320845,0.000333921,0.0001492133,0.0032504564,0.009195495],"genre_scores_gemma":[0.6427243,0.00033540602,0.35188568,0.00030196444,0.000058113594,0.00013758747,0.00022799299,0.000092009985,0.004237045],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99958414,0.000067759705,0.000025777566,0.00008217963,0.00018989621,0.00005028851],"domain_scores_gemma":[0.9994337,0.0001664888,0.000088437555,0.0000792734,0.00020276442,0.00002936343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038794702,0.00033022166,0.00031881614,0.00062592956,0.00028689593,0.00066872116,0.0011097504,0.00048041606,0.0017417738],"category_scores_gemma":[0.0010536229,0.00018799826,0.00023778078,0.00034027523,0.0005088288,0.0007558906,0.00038391928,0.00044533686,0.00046436372],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007605375,0.00018735138,0.0020150992,0.0008894456,0.000100354206,0.0009871703,0.00026123403,0.06385661,0.5675218,0.089605495,0.004282435,0.26953253],"study_design_scores_gemma":[0.00024507646,0.0016479928,0.0009881533,0.000095328265,0.00021705603,0.0018043055,0.00005301669,0.4141536,0.52026534,0.011458423,0.04899005,0.00008162611],"about_ca_topic_score_codex":0.0006305123,"about_ca_topic_score_gemma":0.0010525926,"teacher_disagreement_score":0.0017417738,"about_ca_system_score_codex":0.00041361508,"about_ca_system_score_gemma":0.00070515927,"threshold_uncertainty_score":0.0058267713},"labels":[],"label_agreement":null},{"id":"W2145194000","doi":"10.1109/isqed.2004.1283706","title":"A versatile high speed bit error rate testing scheme","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Bit error rate; Additive white Gaussian noise; Computer science; Scheme (mathematics); Electronic engineering; Channel (broadcasting); Embedded system; Computer hardware; Engineering; Telecommunications; Mathematics","score_opus":0.04709990072810524,"score_gpt":0.24673328083030335,"score_spread":0.1996333801021981,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145194000","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.061900385,0.00031662782,0.9208529,0.0002490605,0.00009399341,0.00047959638,0.00016310267,0.0053400057,0.010604359],"genre_scores_gemma":[0.6727894,0.00017364549,0.31724393,0.00021411236,0.00006369634,0.00031756624,0.00020593066,0.00012637941,0.008865358],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99757046,0.00053258316,0.00015271684,0.000378201,0.001200553,0.00016555801],"domain_scores_gemma":[0.9979382,0.00041666435,0.00028876073,0.0009015563,0.00037231573,0.00008247413],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014365462,0.00069380045,0.00054757216,0.0014379614,0.00037915766,0.0007899074,0.0017396408,0.0010878464,0.0044311034],"category_scores_gemma":[0.0026771063,0.00024292599,0.00024408476,0.0007742071,0.0006312961,0.0015197485,0.0013167314,0.0007436316,0.0016898988],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010764336,0.00035191965,0.0027724518,0.00025104723,0.00006186389,0.00082258234,0.00028207077,0.018992256,0.520084,0.056865625,0.0043477565,0.39409187],"study_design_scores_gemma":[0.00028349497,0.0032273226,0.0031886892,0.00009090914,0.0001060436,0.0063797967,0.000062136765,0.33561102,0.5997748,0.016393442,0.03470389,0.00017847898],"about_ca_topic_score_codex":0.00015588512,"about_ca_topic_score_gemma":0.00027763363,"teacher_disagreement_score":0.0044311034,"about_ca_system_score_codex":0.000332886,"about_ca_system_score_gemma":0.00029167245,"threshold_uncertainty_score":0.014823496},"labels":[],"label_agreement":null},{"id":"W2145325199","doi":"10.1109/glsv.1996.497628","title":"A high speed, real-to-quadrature converter with filtering and decimation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada","funders":"","keywords":"Application-specific integrated circuit; Decimation; Electronic engineering; Narrowband; CMOS; Very-large-scale integration; Computer science; Boundary scan; Chip; Quadrature (astronomy); Engineering; Integrated circuit; Electrical engineering; Filter (signal processing)","score_opus":0.0166685641736419,"score_gpt":0.1996053636496328,"score_spread":0.1829367994759909,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145325199","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14290385,0.00087615044,0.815352,0.00054681045,0.00044956926,0.00066582597,0.000437493,0.010542124,0.028226186],"genre_scores_gemma":[0.6620233,0.00026118307,0.3196474,0.00065527664,0.00013349153,0.00027655155,0.0004818023,0.00023851036,0.016282447],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995376,0.000065060616,0.000018486973,0.000091214235,0.00022028876,0.00006742394],"domain_scores_gemma":[0.9995084,0.000115034025,0.00003332992,0.00006713581,0.00022332722,0.00005276037],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036279147,0.00042465483,0.0005039724,0.000663938,0.00046649133,0.0010256345,0.0016749095,0.0006136684,0.0069978517],"category_scores_gemma":[0.0006522758,0.00028125805,0.00026766266,0.0005476541,0.00045258863,0.00065218686,0.00031228873,0.0006648705,0.0019379201],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009086968,0.00056659494,0.0036932542,0.00038807184,0.0001386496,0.00063465786,0.00027512826,0.007094599,0.53002006,0.02224539,0.013581826,0.4204532],"study_design_scores_gemma":[0.0004967393,0.003878264,0.0038248668,0.000088333545,0.00025524304,0.0045345635,0.00010950972,0.12431322,0.7769174,0.0045725037,0.08090304,0.00010632312],"about_ca_topic_score_codex":0.00071100396,"about_ca_topic_score_gemma":0.00088603783,"teacher_disagreement_score":0.0069978517,"about_ca_system_score_codex":0.0004076961,"about_ca_system_score_gemma":0.0005620653,"threshold_uncertainty_score":0.023410141},"labels":[],"label_agreement":null},{"id":"W2145400799","doi":"10.1109/vtest.2003.1197671","title":"Layered approach to designing system test interfaces","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"InfiniBand; Computer science; Reuse; Overhead (engineering); Interface (matter); Computer architecture; System testing; Systems design; Extensibility; Embedded system; Network interface; Distributed computing; Operating system; Software engineering; Engineering; Software","score_opus":0.03148815792544911,"score_gpt":0.22077366678290264,"score_spread":0.18928550885745354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145400799","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002970886,0.00013906711,0.99215394,0.00008043982,0.000019956657,0.00009945505,0.000018833543,0.0005271123,0.003990264],"genre_scores_gemma":[0.097934425,0.00035194846,0.89800894,0.00018043327,0.000022490698,0.00029245456,0.00008494849,0.00014570172,0.0029785933],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9973992,0.00082489516,0.00022050024,0.00020213988,0.0010716119,0.0002815522],"domain_scores_gemma":[0.9972721,0.0008738752,0.0002219857,0.00045466507,0.0010367975,0.00014064887],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0025804404,0.00094700843,0.00042180583,0.0012630954,0.00067769847,0.00241559,0.001614146,0.0007790327,0.003946104],"category_scores_gemma":[0.004531485,0.0007471431,0.0008818447,0.00054497813,0.0013634274,0.0019680995,0.0019107452,0.002283923,0.0010632804],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000376093,0.0002401325,0.0036707825,0.0011425521,0.00039300593,0.0007270014,0.002038031,0.1973719,0.12917766,0.31064764,0.005002086,0.3492131],"study_design_scores_gemma":[0.0001524271,0.0008071218,0.000927147,0.00040383925,0.0004243651,0.0008702504,0.00036537828,0.5972287,0.15242495,0.12699558,0.11922651,0.0001737503],"about_ca_topic_score_codex":0.0016244141,"about_ca_topic_score_gemma":0.00252896,"teacher_disagreement_score":0.003946104,"about_ca_system_score_codex":0.00096996815,"about_ca_system_score_gemma":0.0015641325,"threshold_uncertainty_score":0.013646781},"labels":[],"label_agreement":null},{"id":"W2145515320","doi":"10.1109/test.1988.207790","title":"Testing and diagnosis of interconnects using boundary scan architecture","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":142,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Test vector; Boundary scan; Built-in self-test; Computer science; Automatic test pattern generation; Interconnection; Architecture; Test (biology); Scan chain; Embedded system; Engineering; Artificial intelligence; Test set; Integrated circuit; Electrical engineering; Telecommunications; Electronic circuit","score_opus":0.0359491927124583,"score_gpt":0.2463296707293581,"score_spread":0.2103804780168998,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145515320","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28923205,0.00060520973,0.692701,0.00024255697,0.00005906671,0.00012171152,0.00014928516,0.0043892437,0.012499928],"genre_scores_gemma":[0.8484027,0.00013432457,0.14827642,0.000065412576,0.00001703948,0.00007778877,0.0002203577,0.00008554253,0.0027203641],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99967396,0.00009157701,0.0000137837205,0.00005305922,0.00012890655,0.00003865998],"domain_scores_gemma":[0.999305,0.00030465465,0.000068786096,0.00012300666,0.00016417452,0.000034445384],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018513128,0.00031697407,0.00024291464,0.0005859305,0.00026614981,0.00044871194,0.00075082865,0.0005974885,0.0021335534],"category_scores_gemma":[0.0010619861,0.0001864075,0.0001882718,0.0002546138,0.00051416253,0.0007256316,0.00045915792,0.00034760885,0.00044281877],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049760554,0.0001290373,0.0043931087,0.00030651488,0.00004435497,0.0008690135,0.00034866296,0.047949713,0.65955114,0.036965612,0.0025916807,0.24635355],"study_design_scores_gemma":[0.000094851704,0.001913434,0.004818231,0.000076918586,0.000060936345,0.0023834566,0.00012095005,0.49954373,0.4577852,0.018373951,0.014776385,0.00005194055],"about_ca_topic_score_codex":0.00061066536,"about_ca_topic_score_gemma":0.0010192012,"teacher_disagreement_score":0.0021335534,"about_ca_system_score_codex":0.00028590718,"about_ca_system_score_gemma":0.0003715781,"threshold_uncertainty_score":0.007137418},"labels":[],"label_agreement":null},{"id":"W2145521711","doi":"10.1109/tvlsi.2005.848811","title":"Wrapper design for multifrequency IP cores","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Southampton","keywords":"Overhead (engineering); Design for testing; Computer science; Testability; Bandwidth (computing); Embedded system; Scan chain; Multi-core processor; Electronic engineering; Computer hardware; Engineering; Integrated circuit; Parallel computing; Reliability engineering","score_opus":0.03763017163313324,"score_gpt":0.2634575557925895,"score_spread":0.22582738415945627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145521711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.087965354,0.0006118836,0.9047156,0.0000953539,0.00007687672,0.00007917014,0.00004368889,0.001496907,0.0049152165],"genre_scores_gemma":[0.7255324,0.00022584049,0.27039233,0.00014984654,0.000058480353,0.00008506423,0.00009639445,0.00011920326,0.0033404385],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996779,0.000053336687,0.00002521788,0.00006721024,0.00012805524,0.000048222548],"domain_scores_gemma":[0.9995177,0.0000998182,0.00010906417,0.00011601231,0.00013244434,0.000024990033],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002908222,0.0004637493,0.00028854373,0.00047712447,0.000203709,0.00051336014,0.00083650945,0.00039676522,0.0014092858],"category_scores_gemma":[0.0007628654,0.0001899004,0.00022841695,0.00025583466,0.00019256247,0.0008294548,0.0004286158,0.00035256444,0.00051005394],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045756256,0.00012695784,0.0014165067,0.0003969319,0.00006520754,0.00060947024,0.00015811462,0.041811768,0.4199937,0.026233146,0.0025911639,0.5061394],"study_design_scores_gemma":[0.00009187029,0.0010240542,0.0015399083,0.00005242255,0.000106733125,0.001396724,0.000051277868,0.42414352,0.5286325,0.010091636,0.03283219,0.000037133897],"about_ca_topic_score_codex":0.00017920029,"about_ca_topic_score_gemma":0.00029817896,"teacher_disagreement_score":0.0014092858,"about_ca_system_score_codex":0.00036190974,"about_ca_system_score_gemma":0.00023875013,"threshold_uncertainty_score":0.0047145486},"labels":[],"label_agreement":null},{"id":"W2145643756","doi":"10.1145/503048.503069","title":"FPGA test time reduction through a novel interconnect testing scheme","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Field-programmable gate array; Interconnection; Reduction (mathematics); Computer science; Embedded system; Shift register; Scheme (mathematics); Cost reduction; Built-in self-test; Test (biology); Computer hardware; Telecommunications; Chip","score_opus":0.07455184307737298,"score_gpt":0.2387510496534092,"score_spread":0.16419920657603623,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145643756","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19116959,0.00072652835,0.7857261,0.0006768064,0.00023794507,0.00030757498,0.00016260649,0.008591037,0.012401806],"genre_scores_gemma":[0.60038763,0.00016942178,0.3931787,0.00019036689,0.00017258943,0.00015579553,0.00019847386,0.0001281913,0.0054188194],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99881244,0.0001744939,0.00009301833,0.00018280614,0.0006253958,0.00011188919],"domain_scores_gemma":[0.99827826,0.00039872064,0.00023965449,0.00061769783,0.00039101313,0.00007463478],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003855075,0.00058175775,0.0004253782,0.0011936715,0.00042762674,0.00076947035,0.0015809189,0.0005503152,0.0028208874],"category_scores_gemma":[0.0016342066,0.00030349955,0.00031747067,0.00065965677,0.0005363638,0.0014798739,0.0007730953,0.0007108038,0.0006018322],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00062313926,0.00034076118,0.0017215388,0.00014506526,0.000060999635,0.00042771347,0.00016796649,0.021809831,0.32901672,0.017627561,0.004023994,0.6240347],"study_design_scores_gemma":[0.00039498892,0.003570145,0.004664589,0.00006398857,0.00021485826,0.0037102574,0.000056580062,0.47720048,0.47105566,0.01012023,0.028772982,0.00017521226],"about_ca_topic_score_codex":0.0007635553,"about_ca_topic_score_gemma":0.0015234555,"teacher_disagreement_score":0.0028208874,"about_ca_system_score_codex":0.0005980756,"about_ca_system_score_gemma":0.0005175109,"threshold_uncertainty_score":0.009436786},"labels":[],"label_agreement":null},{"id":"W2146047176","doi":"10.1109/tvlsi.2004.840780","title":"Design of wireless on-wafer submicron characterization system","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Very-large-scale integration; Electronic engineering; Wafer; Wireless; Wafer-scale integration; Computer science; Wafer testing; Engineering; Electrical engineering; Telecommunications","score_opus":0.018967678278819265,"score_gpt":0.22039141040825053,"score_spread":0.20142373212943127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146047176","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30277777,0.0007222204,0.6497788,0.0014863895,0.00035158778,0.0010160818,0.00088400533,0.006518744,0.03646445],"genre_scores_gemma":[0.86911505,0.00030846256,0.11255305,0.00069635495,0.00010059953,0.0006466908,0.0005739989,0.00016574627,0.01584003],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99958175,0.000054141245,0.00002034749,0.0001085137,0.00019341927,0.000041871437],"domain_scores_gemma":[0.9997702,0.000038038983,0.000044601027,0.00003435268,0.000093842704,0.000019040335],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019483877,0.00038659247,0.00042352264,0.00035382345,0.00044381522,0.00074632943,0.0010325497,0.0005500317,0.00377302],"category_scores_gemma":[0.0004101535,0.0002031126,0.00014133964,0.00016321799,0.0002181368,0.0006478362,0.00043320408,0.00024378706,0.0017827894],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026882038,0.00021059664,0.005740353,0.0003864772,0.000062693725,0.0005913538,0.00049910374,0.008677975,0.79608727,0.012139204,0.010958383,0.16437764],"study_design_scores_gemma":[0.00021149698,0.0024926392,0.011777325,0.000119093966,0.00016244547,0.0022728227,0.0003194395,0.24792437,0.6133176,0.003142134,0.118125476,0.00013513507],"about_ca_topic_score_codex":0.0010251324,"about_ca_topic_score_gemma":0.0012259567,"teacher_disagreement_score":0.00377302,"about_ca_system_score_codex":0.00064908765,"about_ca_system_score_gemma":0.0007136858,"threshold_uncertainty_score":0.012622058},"labels":[],"label_agreement":null},{"id":"W2146427428","doi":"10.1109/vtest.1995.512671","title":"Retiming, resynthesis, and partitioning for the pseudo-exhaustive testing of sequential circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Retiming; Computer science; Sequential logic; Algorithm; Benchmark (surveying); Netlist; Electronic circuit; Segmentation; Logic gate; Parallel computing; Artificial intelligence; Computer hardware; Engineering","score_opus":0.10074107882983344,"score_gpt":0.2590555429247089,"score_spread":0.15831446409487546,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146427428","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04179962,0.00040391422,0.9555856,0.00007631659,0.000010922472,0.0000640662,0.000021686224,0.00050486624,0.0015330913],"genre_scores_gemma":[0.38182712,0.00029118732,0.6161962,0.00007271166,0.000021250251,0.00014204139,0.0001196122,0.000118873155,0.0012110396],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996697,0.00012510858,0.0000178982,0.00004497337,0.00011583879,0.00002656019],"domain_scores_gemma":[0.99933416,0.00040845797,0.00008251478,0.0000910548,0.00006823736,0.000015440797],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037182952,0.00059775054,0.00028411162,0.0006173509,0.0003004728,0.00027433014,0.0005416746,0.0003264607,0.0011505926],"category_scores_gemma":[0.0017097188,0.00024671038,0.0003599797,0.0004372179,0.0004891318,0.0006539558,0.00032344944,0.00032810846,0.00021544227],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028241644,0.00008719142,0.00094776636,0.0003173651,0.00004466066,0.00029564378,0.00026763245,0.2630639,0.10851909,0.048474394,0.0017243935,0.57597554],"study_design_scores_gemma":[0.000051671137,0.00027400634,0.00070321985,0.000026242331,0.00003816147,0.00040270295,0.000040017294,0.9263804,0.045336105,0.023410065,0.0033112983,0.000026111346],"about_ca_topic_score_codex":0.0012080916,"about_ca_topic_score_gemma":0.0032924223,"teacher_disagreement_score":0.0012080916,"about_ca_system_score_codex":0.00046179598,"about_ca_system_score_gemma":0.0006578016,"threshold_uncertainty_score":0.0038490891},"labels":[],"label_agreement":null},{"id":"W2146816098","doi":"10.1109/test.1990.114032","title":"Testability preserving transformations in multi-level logic synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Cube (algebra); Testability; Simple (philosophy); Factorization; Set (abstract data type); Computer science; Algebraic expression; Simplicity; Representation (politics); Decomposition; Mathematics; Algorithm; Theoretical computer science; Duality (order theory); Algebraic number; Discrete mathematics; Algebra over a field; Combinatorics; Pure mathematics; Programming language","score_opus":0.19497500288606745,"score_gpt":0.2761554089616707,"score_spread":0.08118040607560323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146816098","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027342891,0.00019053793,0.96801794,0.00007095819,0.000021404243,0.000043140186,0.000037823113,0.0010835294,0.0031917517],"genre_scores_gemma":[0.5175989,0.00020204605,0.4788877,0.00008456433,0.000034037635,0.00010148251,0.00016396647,0.00020853664,0.0027187192],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992505,0.00019295193,0.000057669913,0.00012143034,0.00028319555,0.00009431577],"domain_scores_gemma":[0.9993105,0.00029224425,0.000071118775,0.00021766081,0.00009023884,0.000018206727],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005346824,0.00050267944,0.00039642816,0.0006961414,0.0003164019,0.00093542633,0.0005949895,0.0003791015,0.0021040856],"category_scores_gemma":[0.0015478447,0.00023741154,0.00066775724,0.00047742817,0.0008867516,0.0015084055,0.00062592956,0.0008312513,0.00050306576],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027577346,0.00011426148,0.0005638438,0.00026820676,0.000034880566,0.00027055788,0.0002665338,0.15552701,0.087923795,0.20852606,0.0016409237,0.54458815],"study_design_scores_gemma":[0.00006633701,0.0003921878,0.00029841537,0.000057143934,0.00004430805,0.00029661084,0.000051540483,0.6282065,0.16079389,0.19600655,0.013752639,0.000033918906],"about_ca_topic_score_codex":0.0006234884,"about_ca_topic_score_gemma":0.00075641484,"teacher_disagreement_score":0.0021040856,"about_ca_system_score_codex":0.00070174993,"about_ca_system_score_gemma":0.00040819254,"threshold_uncertainty_score":0.0070388317},"labels":[],"label_agreement":null},{"id":"W2147083788","doi":"10.1109/tcad.2008.2009166","title":"Deviation-Based LFSR Reseeding for Test-Data Compression","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Metric (unit); Benchmark (surveying); Algorithm; Computer science; Cube (algebra); Mathematics; Data mining; Engineering; Combinatorics","score_opus":0.09581163215904408,"score_gpt":0.2845699873334522,"score_spread":0.1887583551744081,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147083788","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13067435,0.00045497966,0.8632299,0.00018426862,0.000045436722,0.00014711152,0.000140529,0.0029617276,0.0021616924],"genre_scores_gemma":[0.68004787,0.00018856412,0.31773457,0.0001055394,0.000030590796,0.000112539674,0.00045212967,0.00021970723,0.0011085108],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99893004,0.00019098366,0.00010058423,0.000120142024,0.0005996781,0.000058554775],"domain_scores_gemma":[0.99755436,0.0011426419,0.00041988346,0.00042737226,0.0004015503,0.000054178487],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006755862,0.0006185336,0.00043407193,0.0013521018,0.00024120173,0.0004631783,0.00070497044,0.00044316842,0.0013855835],"category_scores_gemma":[0.005243157,0.00015682497,0.00039801517,0.0011106071,0.00042974047,0.0007478391,0.00057311467,0.00051793654,0.00039758382],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00066604844,0.00017434824,0.0033749575,0.00022197085,0.00004989481,0.00041511474,0.0002114222,0.1175967,0.24301165,0.014425392,0.0017203272,0.6181322],"study_design_scores_gemma":[0.000088600726,0.00083016383,0.0019972594,0.000037944163,0.00004111649,0.00082013075,0.00005416844,0.6499799,0.33484244,0.008263755,0.002998103,0.000046462326],"about_ca_topic_score_codex":0.0005225164,"about_ca_topic_score_gemma":0.00079342735,"teacher_disagreement_score":0.0013855835,"about_ca_system_score_codex":0.00054247264,"about_ca_system_score_gemma":0.00048143236,"threshold_uncertainty_score":0.004635215},"labels":[],"label_agreement":null},{"id":"W2147419146","doi":"10.1109/cicc.2001.929724","title":"Programmable logic IP cores in SoC design: opportunities and challenges","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":62,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Programmable logic device; Simple programmable logic device; Programmable Array Logic; Logic synthesis; Computer science; Programmable logic array; Complex programmable logic device; Computer architecture; Logic family; Logic gate; Erasable programmable logic device; Mainstream; System on a chip; Macrocell array; Embedded system","score_opus":0.3906517160995529,"score_gpt":0.26608235752664894,"score_spread":0.12456935857290397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147419146","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.106508195,0.09185539,0.65583,0.036175445,0.0010336369,0.0001829719,0.00008168133,0.00075940567,0.10757325],"genre_scores_gemma":[0.56892544,0.05936967,0.34552085,0.0026394431,0.0018337212,0.00026747948,0.000074621246,0.00015275904,0.021216048],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99900204,0.0003809582,0.0000569124,0.00007624826,0.0003941156,0.00008973238],"domain_scores_gemma":[0.99831486,0.000957969,0.00008057888,0.00012361023,0.000420575,0.000102392165],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0024358218,0.0007068763,0.00048611982,0.0003936801,0.0007452406,0.002351459,0.00084719836,0.0013772091,0.0026531452],"category_scores_gemma":[0.0024963145,0.0004878306,0.00028832923,0.00053569704,0.0015289955,0.005325472,0.0009119153,0.00167824,0.000744496],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021559534,0.00013160892,0.00311364,0.001208863,0.000021911444,0.0010267729,0.00064492837,0.020460734,0.010262174,0.4101087,0.0083896965,0.54441535],"study_design_scores_gemma":[0.00011467919,0.0007609543,0.0011046369,0.00061878207,0.000057878202,0.0024034306,0.0018239004,0.13312411,0.015982002,0.6440066,0.19990884,0.00009425106],"about_ca_topic_score_codex":0.00040439572,"about_ca_topic_score_gemma":0.0009326178,"teacher_disagreement_score":0.0026531452,"about_ca_system_score_codex":0.00048716008,"about_ca_system_score_gemma":0.0010261143,"threshold_uncertainty_score":0.012881994},"labels":[],"label_agreement":null},{"id":"W2147833146","doi":"10.1109/test.1988.207865","title":"An algorithmic branch and bound method for PLA test pattern generation","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Backtracking; Heuristics; Computer science; Branch and bound; Algorithm; Monotonic function; Heuristic; Set (abstract data type); Benchmark (surveying); Test set; Mathematics; Artificial intelligence; Programming language","score_opus":0.0335414820340071,"score_gpt":0.2963730149451067,"score_spread":0.2628315329110996,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147833146","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00087100326,0.000082947125,0.9960836,0.000045581848,0.00001101527,0.00004144855,0.000043955526,0.0007879988,0.0020324201],"genre_scores_gemma":[0.033710763,0.00010555538,0.962566,0.00006615788,0.000021128717,0.00022904834,0.00029502137,0.0003426772,0.002663656],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99894196,0.00029453245,0.00006240746,0.00017593056,0.0004231438,0.00010211662],"domain_scores_gemma":[0.9986313,0.0008399659,0.000070577036,0.00013272857,0.0002843799,0.000040976778],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00080511445,0.0011499412,0.0009088918,0.0018742149,0.000828555,0.0015940176,0.0015870103,0.00095966546,0.015895497],"category_scores_gemma":[0.0034723536,0.0006354252,0.00070644333,0.001723901,0.000899,0.0013444768,0.0010623271,0.0014223617,0.0036021601],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001591763,0.00011091534,0.00038357518,0.0002988791,0.000045339722,0.00015216226,0.000106297724,0.15080582,0.012997918,0.06352286,0.010359208,0.76105785],"study_design_scores_gemma":[0.0000990814,0.00009032906,0.00015433958,0.00005184268,0.000025430221,0.00020671084,0.000028474497,0.91257715,0.008568655,0.06411185,0.014057812,0.00002838348],"about_ca_topic_score_codex":0.002517514,"about_ca_topic_score_gemma":0.0032980698,"teacher_disagreement_score":0.015895497,"about_ca_system_score_codex":0.0010180135,"about_ca_system_score_gemma":0.0015168556,"threshold_uncertainty_score":0.053175688},"labels":[],"label_agreement":null},{"id":"W2148218783","doi":"10.5555/882452.874385","title":"Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression","year":2002,"lang":"en","type":"article","venue":"ePrints Soton (University of Southampton)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":126,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Compression ratio; Computer science; Huffman coding; Test compression; Data compression; Data compression ratio; Lossless compression; Golomb coding; Overhead (engineering); Test data; System on a chip; Algorithm; Computer hardware; Embedded system; Automatic test pattern generation; Image compression; Electronic circuit; Engineering; Artificial intelligence; Image processing","score_opus":0.03391430186975637,"score_gpt":0.2163484797465334,"score_spread":0.18243417787677702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148218783","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20961691,0.00091624324,0.78193706,0.00029043906,0.00007083046,0.00012529349,0.00007372715,0.0023676578,0.004601856],"genre_scores_gemma":[0.6719703,0.00032762284,0.3244077,0.00011727518,0.00006549008,0.00007990169,0.00021702678,0.00017032969,0.0026443067],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995479,0.00006701603,0.00002687323,0.000041203948,0.00028487938,0.000031981603],"domain_scores_gemma":[0.998958,0.00048915687,0.00010773502,0.00014657243,0.0002632556,0.000035199264],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003199769,0.00045594372,0.0002733177,0.0008844682,0.00022368472,0.00038329142,0.0004144283,0.00036024267,0.0021287014],"category_scores_gemma":[0.0019201254,0.00014044743,0.00018452275,0.00046206565,0.00026172903,0.0007881682,0.00024482756,0.00037548298,0.00043971653],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049927976,0.00014225687,0.0018722449,0.00013356662,0.000035044915,0.00016174697,0.000069090864,0.01640566,0.31402922,0.0037853473,0.0013332823,0.6615333],"study_design_scores_gemma":[0.00010556411,0.00075314916,0.0039977715,0.00002943377,0.00009249146,0.0012351074,0.000053160762,0.31443754,0.67028505,0.001772093,0.007201996,0.000036597674],"about_ca_topic_score_codex":0.0004967696,"about_ca_topic_score_gemma":0.0013640176,"teacher_disagreement_score":0.0021287014,"about_ca_system_score_codex":0.00037234597,"about_ca_system_score_gemma":0.000496932,"threshold_uncertainty_score":0.0071212053},"labels":[],"label_agreement":null},{"id":"W2148347268","doi":"10.1109/iwrsp.1994.315913","title":"Using an FPGA based computer as a hardware emulator for built-in self-test structures","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"Natural Sciences and Engineering Research Council of Canada; Australian Government; Council for Science and Technology Policy; CMC Microsystems","keywords":"Emulation; Field-programmable gate array; Control reconfiguration; Hardware emulation; Computer science; Embedded system; Computer hardware; Built-in self-test; Computer architecture","score_opus":0.06791810002245667,"score_gpt":0.28826687365023007,"score_spread":0.2203487736277734,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148347268","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06400098,0.0005638271,0.8849732,0.00029591718,0.0003476495,0.0002498788,0.0004831512,0.015126906,0.033958487],"genre_scores_gemma":[0.58996063,0.00052991934,0.3861493,0.00036198515,0.00008592589,0.0002985422,0.0007353904,0.0006552617,0.02122307],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997981,0.00006145705,0.000011892618,0.000038305763,0.00006963426,0.000020567519],"domain_scores_gemma":[0.9995227,0.00020914768,0.000044222186,0.0001355026,0.000067801564,0.000020686119],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021766644,0.0005211249,0.00023730629,0.00054347096,0.00020912143,0.00064830715,0.000836374,0.00038061332,0.008080438],"category_scores_gemma":[0.0008653355,0.0001968041,0.00018390114,0.00026946477,0.00027799254,0.00069574645,0.0002936437,0.0003720687,0.0017241996],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009840896,0.00023457156,0.0037289772,0.00053153984,0.00015397802,0.0011310814,0.00023954346,0.08363746,0.32149702,0.07469284,0.019244857,0.49392402],"study_design_scores_gemma":[0.0002137187,0.0012046985,0.0031651857,0.0001437982,0.00016483785,0.0022821373,0.000040690087,0.35063067,0.4862588,0.007986507,0.1478163,0.00009271833],"about_ca_topic_score_codex":0.0004934681,"about_ca_topic_score_gemma":0.00074781344,"teacher_disagreement_score":0.008080438,"about_ca_system_score_codex":0.00040335557,"about_ca_system_score_gemma":0.0002812725,"threshold_uncertainty_score":0.02703178},"labels":[],"label_agreement":null},{"id":"W2148740222","doi":"10.1109/mwsym.1981.1129821","title":"An Interactive Optimal Postproduction Tuning Technique Utilizing Simulated Sensitivities and Response Measurements","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Exploit; Linear programming; Fine-tuning; Control theory (sociology); Algorithm; Artificial intelligence; Control (management)","score_opus":0.03958337282543786,"score_gpt":0.2890923370958378,"score_spread":0.24950896427039995,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148740222","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010356672,0.00003442284,0.98582155,0.000034889705,0.000010708048,0.00004817007,0.000023426679,0.0019435694,0.0017266364],"genre_scores_gemma":[0.3548571,0.00004050359,0.64272165,0.000057110232,0.000013892856,0.00014843403,0.00006528417,0.00046620687,0.0016297852],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991677,0.000187001,0.000027695756,0.00015055588,0.00038353723,0.000083521474],"domain_scores_gemma":[0.99809104,0.0011236593,0.00018048442,0.00038815985,0.0001689659,0.00004766511],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008959583,0.00091957377,0.00081405474,0.00057348784,0.0005427276,0.0008006663,0.0015293638,0.0006794747,0.005527267],"category_scores_gemma":[0.0027717748,0.0006146272,0.000427839,0.00045291643,0.0006164126,0.0008677693,0.0011058669,0.0014056253,0.0008040054],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00080055,0.00034865807,0.0015115538,0.00023152701,0.000121923214,0.00019599733,0.00027494063,0.28576297,0.20623864,0.015423756,0.0021291496,0.4869603],"study_design_scores_gemma":[0.00006181914,0.00022469439,0.0008992041,0.000017589911,0.0000367812,0.00018444295,0.000027540387,0.89588314,0.09355723,0.005421964,0.0036204401,0.00006508202],"about_ca_topic_score_codex":0.0016237206,"about_ca_topic_score_gemma":0.0029989502,"teacher_disagreement_score":0.005527267,"about_ca_system_score_codex":0.0007068022,"about_ca_system_score_gemma":0.0009861529,"threshold_uncertainty_score":0.018490493},"labels":[],"label_agreement":null},{"id":"W2148789044","doi":"10.1109/mwscas.1990.140721","title":"Passing gate stuck-open fault testing in MOS combinational circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Multiplexer; Combinational logic; Computer science; Context (archaeology); Logic gate; Automatic test pattern generation; Fault (geology); AND gate; Electronic circuit; Algorithm; Engineering; Electrical engineering; Multiplexing; Telecommunications","score_opus":0.11200350625585558,"score_gpt":0.27241891891550507,"score_spread":0.16041541265964948,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148789044","genre_codex":"empirical","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5231362,0.00052484986,0.4679565,0.00014527082,0.000039258244,0.0000798226,0.00009969789,0.0013644765,0.0066539273],"genre_scores_gemma":[0.9604869,0.00012519262,0.0379123,0.000026188745,0.000009772654,0.000017187991,0.00003711817,0.000024048788,0.0013614306],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99969053,0.000075068536,0.00002070033,0.00005012651,0.0001267634,0.000036808902],"domain_scores_gemma":[0.99942005,0.00031862644,0.000080081474,0.00008162692,0.00007814356,0.000021502496],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029221186,0.00044935526,0.00026629577,0.00057244836,0.00022337248,0.00060467626,0.00055590126,0.00044329555,0.0011741912],"category_scores_gemma":[0.0012801607,0.00017924608,0.00025333939,0.00047083787,0.00053484755,0.00068391,0.00024684635,0.00027712746,0.00012711878],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010689416,0.00013644597,0.0042621256,0.0003352305,0.00012404782,0.001710309,0.000373685,0.16892536,0.34184545,0.054977953,0.0012055547,0.4250349],"study_design_scores_gemma":[0.00010134878,0.0016042605,0.0023947242,0.000047992122,0.00012688657,0.0016485387,0.00006382277,0.6648899,0.29122496,0.03241575,0.005438321,0.00004351219],"about_ca_topic_score_codex":0.00068820495,"about_ca_topic_score_gemma":0.00117069,"teacher_disagreement_score":0.0011741912,"about_ca_system_score_codex":0.00039770245,"about_ca_system_score_gemma":0.0001844925,"threshold_uncertainty_score":0.0039280057},"labels":[],"label_agreement":null},{"id":"W2148866533","doi":"10.1109/mtdt.2003.1222360","title":"Reducing test time of embedded SRAMs","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Fault coverage; Redundancy (engineering); Automatic test pattern generation; Reliability engineering; Static random-access memory; Computer science; Fault (geology); Fault model; Stuck-at fault; Embedded system; Fault detection and isolation; Engineering; Computer hardware; Electronic circuit; Artificial intelligence","score_opus":0.013562801213279319,"score_gpt":0.22492347624108053,"score_spread":0.2113606750278012,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148866533","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28728712,0.00047137315,0.7047424,0.00023667402,0.000028930892,0.000056623416,0.00012587807,0.0032462412,0.00380485],"genre_scores_gemma":[0.865031,0.0001565177,0.13241543,0.00007270021,0.0000121354815,0.000050772196,0.00019410366,0.00018007311,0.0018872779],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999671,0.00010379973,0.000015007286,0.00005534544,0.00011848276,0.00003642865],"domain_scores_gemma":[0.9986149,0.000885352,0.00015809595,0.00018725259,0.0001250252,0.000029373361],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035054403,0.0005651798,0.00042764918,0.00048364018,0.00015232933,0.00035369548,0.0008353398,0.00043742676,0.0019789406],"category_scores_gemma":[0.0021373455,0.000194061,0.00035448011,0.00030815852,0.00021660312,0.00075408944,0.00027166595,0.00036027152,0.00031927542],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005243728,0.00011623678,0.0029343765,0.0001663615,0.000054787888,0.00022927856,0.00007743459,0.65653753,0.094204694,0.012191229,0.0011499773,0.23181377],"study_design_scores_gemma":[0.000015138008,0.000105453655,0.00027750578,0.0000045260354,0.000011670924,0.000068300345,0.000006324335,0.9814348,0.015869059,0.0015078961,0.0006961939,0.0000031176633],"about_ca_topic_score_codex":0.0018436306,"about_ca_topic_score_gemma":0.0021986437,"teacher_disagreement_score":0.0019789406,"about_ca_system_score_codex":0.0006973067,"about_ca_system_score_gemma":0.00063950586,"threshold_uncertainty_score":0.0066201687},"labels":[],"label_agreement":null},{"id":"W2149287920","doi":"10.1109/mdt.2006.23","title":"Source-synchronous testing of multilane PCI Express and HyperTransport buses","year":2006,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"IBM (Canada)","funders":"Georgia Institute of Technology","keywords":"Jitter; PCI Express; Modular design; Computer science; Embedded system; PCI configuration space; Conventional PCI; Differential (mechanical device); Computer hardware; Gigabit; Electronic engineering; Engineering; Operating system; Field-programmable gate array","score_opus":0.028955385651755886,"score_gpt":0.20999959175611352,"score_spread":0.18104420610435762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149287920","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8193702,0.0002609444,0.1749161,0.000068847155,0.000035390807,0.00009557068,0.00008275482,0.0008672982,0.0043029557],"genre_scores_gemma":[0.97888947,0.000062213745,0.019471837,0.000031877804,0.000013083124,0.000035509733,0.00006370349,0.000053509288,0.0013788705],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991843,0.00013082025,0.0000395397,0.00012629498,0.00042749924,0.00009148974],"domain_scores_gemma":[0.99872154,0.00037552355,0.00036152892,0.00024371316,0.00021453777,0.00008313896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044948145,0.00039079608,0.00019064167,0.00041769588,0.00016219297,0.00046560037,0.0008236377,0.0002382896,0.0012217078],"category_scores_gemma":[0.0014757519,0.00017867633,0.00013724806,0.00025321794,0.0003568541,0.00096274354,0.0006573144,0.00038068302,0.00018258533],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00079238036,0.00021008428,0.011789826,0.00018347272,0.000059320373,0.00068914995,0.0004644966,0.013237181,0.8545557,0.009593529,0.00055477984,0.10787011],"study_design_scores_gemma":[0.00004980822,0.0018918326,0.0040863547,0.000012641237,0.000045161174,0.0009528126,0.00009474935,0.037837666,0.94894606,0.0011839553,0.004874296,0.00002480171],"about_ca_topic_score_codex":0.00020555379,"about_ca_topic_score_gemma":0.00042543357,"teacher_disagreement_score":0.0012217078,"about_ca_system_score_codex":0.00027574538,"about_ca_system_score_gemma":0.00027163044,"threshold_uncertainty_score":0.004087031},"labels":[],"label_agreement":null},{"id":"W2149339590","doi":"10.1109/cicc.1993.590578","title":"Advantages of heterogeneous logic block architecture for FPGAs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Benchmark (surveying); Programmable logic array; Logic block; Logic synthesis; Programmable logic device; Parallel computing; Logic gate; Homogeneous; Programmable Array Logic; Block (permutation group theory); Table (database); Logic optimization; Logic family; Reduction (mathematics); Computer architecture; Computer hardware; Algorithm; Mathematics","score_opus":0.0313940714795737,"score_gpt":0.24570797958171878,"score_spread":0.21431390810214507,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149339590","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5979998,0.0023326105,0.36014327,0.00043511693,0.000109661356,0.0001324321,0.00017376192,0.001660959,0.03701243],"genre_scores_gemma":[0.91977197,0.00030398136,0.07748454,0.0000896001,0.000028839791,0.00003506081,0.00014234296,0.000053172334,0.0020905896],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9998148,0.00004689595,0.00001257377,0.000031673913,0.00005942502,0.000034670476],"domain_scores_gemma":[0.99969375,0.000114941184,0.000029324274,0.000084841275,0.00005064722,0.000026502837],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001930861,0.0002927213,0.00018474211,0.00031434326,0.00020345005,0.00045700805,0.00044007966,0.00022241869,0.002746418],"category_scores_gemma":[0.0007169095,0.00011962744,0.00022826019,0.0003310289,0.000118556556,0.00080088526,0.00032388236,0.00018133094,0.000418556],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001447697,0.00022185438,0.007492811,0.00027437927,0.00014232653,0.0011857881,0.000092853305,0.26772833,0.15302111,0.07240095,0.0033701574,0.49262184],"study_design_scores_gemma":[0.0004089322,0.0032558995,0.010590958,0.000093870825,0.00029053507,0.0029640116,0.0001530529,0.7820355,0.092474595,0.04977077,0.0578832,0.000078667756],"about_ca_topic_score_codex":0.0004637946,"about_ca_topic_score_gemma":0.001009687,"teacher_disagreement_score":0.002746418,"about_ca_system_score_codex":0.00017965914,"about_ca_system_score_gemma":0.00013174843,"threshold_uncertainty_score":0.009187639},"labels":[],"label_agreement":null},{"id":"W2149471166","doi":"10.1109/hldvt.2009.5340167","title":"A versatile scheme for the validation, testing and debugging of High Speed Serial Interfaces","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Debugging; Computer science; Jitter; Scheme (mathematics); Embedded system; Field-programmable gate array; Interface (matter); Computer hardware; Operating system","score_opus":0.03737077575908539,"score_gpt":0.25502923092395174,"score_spread":0.21765845516486637,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149471166","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020365397,0.00034249065,0.96706903,0.00017431393,0.00016525525,0.0002928352,0.00012288554,0.0068949037,0.004572896],"genre_scores_gemma":[0.4348983,0.0002852976,0.55729806,0.00024009065,0.00014993458,0.0003632206,0.00026127778,0.0003700452,0.006133655],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9971819,0.00068043044,0.00023755891,0.00037239862,0.0013767539,0.00015104425],"domain_scores_gemma":[0.9959757,0.0007088824,0.0006057818,0.0018362949,0.00070575916,0.00016767008],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0025933108,0.0008190719,0.00044848185,0.0016564896,0.00049875735,0.0007942943,0.001999084,0.0009117298,0.0035628208],"category_scores_gemma":[0.004267069,0.0004235073,0.00025628263,0.0006205876,0.0008726636,0.0015877283,0.0011669836,0.0011930936,0.0012815068],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00084663165,0.00022355405,0.0024339492,0.0002562754,0.000055020253,0.000566861,0.0003945156,0.009978684,0.5442367,0.058670256,0.0070989896,0.3752385],"study_design_scores_gemma":[0.00032355724,0.00256063,0.0030422492,0.00012995502,0.00009382196,0.0037111468,0.0000692475,0.122810066,0.7696,0.00952745,0.087951414,0.00018048302],"about_ca_topic_score_codex":0.0001729996,"about_ca_topic_score_gemma":0.00030446146,"teacher_disagreement_score":0.0035628208,"about_ca_system_score_codex":0.00039977254,"about_ca_system_score_gemma":0.00052032206,"threshold_uncertainty_score":0.01371491},"labels":[],"label_agreement":null},{"id":"W2149715677","doi":"10.1109/test.1989.82379","title":"Design-for-testability using test design yield and decision theory","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Design for testing; Testability; Computer science; Very-large-scale integration; Test (biology); Reliability engineering; Extension (predicate logic); Set (abstract data type); Test set; Test design; Mathematical optimization; Mathematics; Machine learning; Test method; Statistics; Engineering; Embedded system; Programming language","score_opus":0.10520499148188654,"score_gpt":0.27994195334051053,"score_spread":0.17473696185862397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149715677","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027418758,0.00020781305,0.9949846,0.00009294542,0.000009027194,0.000065332875,0.000031957148,0.00021098058,0.001655524],"genre_scores_gemma":[0.31508458,0.0006420084,0.68198246,0.00013331368,0.0000981693,0.00056944083,0.00021591778,0.00015559157,0.0011184455],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99411327,0.0026952159,0.00026439843,0.00048800933,0.0021040244,0.00033512176],"domain_scores_gemma":[0.98760194,0.010026861,0.00075136614,0.0007019631,0.00081262813,0.000105265295],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.006561983,0.0019470721,0.0014735619,0.0035955631,0.0005181565,0.0028219176,0.0012055489,0.0012413427,0.0032630712],"category_scores_gemma":[0.020692503,0.0006142635,0.0016313166,0.0016247504,0.001750141,0.0024352702,0.001214114,0.0014931969,0.00048647166],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009449729,0.00009886472,0.0015312417,0.00023922492,0.00013382635,0.0001076738,0.00009545522,0.6471872,0.0030868896,0.16681333,0.0012827319,0.17932902],"study_design_scores_gemma":[0.000020207075,0.00011791353,0.0003766043,0.000056486042,0.000034444536,0.00006145815,0.000012079989,0.9155808,0.0019475078,0.0805627,0.0012082784,0.00002159568],"about_ca_topic_score_codex":0.0020940816,"about_ca_topic_score_gemma":0.0016197538,"teacher_disagreement_score":0.006561983,"about_ca_system_score_codex":0.0026996622,"about_ca_system_score_gemma":0.0021345946,"threshold_uncertainty_score":0.034703493},"labels":[],"label_agreement":null},{"id":"W2149744863","doi":"10.1109/glocom.1996.594448","title":"Specification transformations and design for testability","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Testability; Computer science; Design for testing; Reliability engineering; Programming language; Computer architecture; Engineering","score_opus":0.1085303925611524,"score_gpt":0.24450186879801966,"score_spread":0.13597147623686726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149744863","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024468685,0.00044164032,0.98594904,0.0011177682,0.00010318849,0.00016483956,0.00006123916,0.00059145706,0.009124073],"genre_scores_gemma":[0.13620049,0.0019016922,0.8523567,0.0012814272,0.00021857563,0.0011751817,0.00059964455,0.0003976895,0.0058686035],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9916305,0.0038100507,0.00074240647,0.0008336702,0.00261961,0.00036382567],"domain_scores_gemma":[0.9901876,0.0057273963,0.0005697399,0.0018179354,0.0015786297,0.00011859505],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0069731865,0.0010628251,0.00054490025,0.001074875,0.00049993495,0.0018043624,0.0011253051,0.0011566657,0.0043891035],"category_scores_gemma":[0.016094996,0.00054211804,0.0013619933,0.00090218056,0.0033959264,0.0027086898,0.0016549882,0.0035655303,0.0015730513],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009858455,0.00007513153,0.00032184424,0.0004763722,0.000052608964,0.0002561145,0.0005905812,0.016048966,0.005605347,0.81166726,0.0047057434,0.16010149],"study_design_scores_gemma":[0.00016198726,0.0002625647,0.00021831057,0.0003352291,0.00006621931,0.00041766014,0.00015269383,0.054954085,0.015967282,0.82727367,0.10015002,0.000040334435],"about_ca_topic_score_codex":0.0008763562,"about_ca_topic_score_gemma":0.0005304248,"teacher_disagreement_score":0.0069731865,"about_ca_system_score_codex":0.0011845665,"about_ca_system_score_gemma":0.0022489126,"threshold_uncertainty_score":0.03687823},"labels":[],"label_agreement":null},{"id":"W2149787624","doi":"10.1109/test.2002.1041876","title":"Dedicated autonomous scan-based testing (DAST) for embedded cores","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Embedded system; Hierarchy; Scheme (mathematics); Test data; Core (optical fiber); System on a chip; Integration testing; Computer architecture; Computer hardware; Software; Operating system; Software engineering","score_opus":0.04989098382891512,"score_gpt":0.2615058126581024,"score_spread":0.2116148288291873,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149787624","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23764601,0.00041489134,0.75351757,0.00015611145,0.000042163054,0.0001598751,0.00008737054,0.0015918614,0.00638414],"genre_scores_gemma":[0.9031572,0.00008272073,0.09502435,0.00010138443,0.000023622264,0.000063730135,0.00009857039,0.00006500824,0.0013834052],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994246,0.00015737898,0.000039649323,0.00009458697,0.00022348683,0.000060287806],"domain_scores_gemma":[0.9974446,0.0010207413,0.00033317404,0.00077116414,0.0003341433,0.00009621336],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054419844,0.00030109595,0.00029128673,0.00044901253,0.00025568056,0.00042096205,0.00085633754,0.00026702698,0.0013872749],"category_scores_gemma":[0.0015601164,0.00016039985,0.00031158837,0.0002910777,0.00077440595,0.00090744294,0.0007259121,0.0004147075,0.00017214246],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00094488915,0.00019855588,0.0130382925,0.0004539068,0.00008714702,0.0006541246,0.00038051227,0.055092737,0.3476981,0.05911267,0.0027556529,0.51958334],"study_design_scores_gemma":[0.00016224898,0.0022447908,0.007124174,0.000059959526,0.00014346828,0.0027206964,0.00016177297,0.5661533,0.35434523,0.044992063,0.021820335,0.000071901624],"about_ca_topic_score_codex":0.00050384225,"about_ca_topic_score_gemma":0.0012256416,"teacher_disagreement_score":0.0013872749,"about_ca_system_score_codex":0.00042741504,"about_ca_system_score_gemma":0.00065743306,"threshold_uncertainty_score":0.0046408772},"labels":[],"label_agreement":null},{"id":"W2150695873","doi":"10.1145/378239.378496","title":"Fault characterizations and design-for-testability technique for detecting $I_{DDQ}$ faults in CMOS/BiCMOS circuits","year":2001,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor; Toronto Metropolitan University","funders":"","keywords":"Testability; BiCMOS; Iddq testing; CMOS; Bridging (networking); Design for testing; Electronic engineering; Computer science; Electronic circuit; Logic gate; Fault (geology); Fault detection and isolation; Engineering; Embedded system; Reliability engineering; Transistor; Electrical engineering; Voltage","score_opus":0.05368677284604176,"score_gpt":0.27723610817780053,"score_spread":0.22354933533175878,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150695873","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.62378246,0.00043670335,0.37255606,0.00020964898,0.000018008586,0.00012991964,0.00016248088,0.0014581183,0.0012466465],"genre_scores_gemma":[0.9580305,0.000073196556,0.041359223,0.00002958689,0.00000746419,0.0000638008,0.0001656686,0.000051022784,0.00021967021],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994709,0.00019972234,0.000045995275,0.000052573007,0.00016894925,0.000061871215],"domain_scores_gemma":[0.9976767,0.0012115488,0.00041052807,0.00036767538,0.00028838677,0.00004518025],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048647728,0.00065392494,0.0002534307,0.00091589,0.0002852709,0.00029889392,0.0005055033,0.00042535792,0.00096377695],"category_scores_gemma":[0.0033932778,0.00020425455,0.00037399703,0.00036433816,0.00035163635,0.00075844163,0.00026275913,0.00038663868,0.000104737155],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009494851,0.00033012423,0.019549116,0.0003734442,0.00010914523,0.00046620288,0.0003687553,0.1657734,0.62810045,0.008805601,0.00077601656,0.17439823],"study_design_scores_gemma":[0.000094251875,0.001052638,0.0051564984,0.000026114085,0.00007497307,0.00087817607,0.00008266156,0.58927804,0.3962357,0.0049742768,0.0021074507,0.000039215123],"about_ca_topic_score_codex":0.0005618893,"about_ca_topic_score_gemma":0.0006924081,"teacher_disagreement_score":0.00096377695,"about_ca_system_score_codex":0.00046897566,"about_ca_system_score_gemma":0.0003240964,"threshold_uncertainty_score":0.0034026504},"labels":[],"label_agreement":null},{"id":"W2150848872","doi":"10.1109/test.1996.556944","title":"BIST fault diagnosis in scan-based VLSI environments","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Very-large-scale integration; Benchmark (surveying); Built-in self-test; Fault coverage; Computer science; Fault (geology); Scheme (mathematics); Electronic circuit; Sequence (biology); Automatic test pattern generation; Signature (topology); Stuck-at fault; Fault detection and isolation; Computer engineering; Algorithm; Embedded system; Engineering; Artificial intelligence; Mathematics; Electrical engineering","score_opus":0.02912415065550949,"score_gpt":0.214409014039662,"score_spread":0.1852848633841525,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150848872","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29992512,0.00062214164,0.69415385,0.00020183761,0.00002080232,0.000058113874,0.00014867974,0.0025295485,0.0023398036],"genre_scores_gemma":[0.9160425,0.00027201165,0.082623065,0.00006822605,0.000014211604,0.000027671542,0.00018808681,0.000038228958,0.00072604197],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99967456,0.00008951157,0.000015041642,0.00003650599,0.00014282741,0.000041589887],"domain_scores_gemma":[0.99876666,0.0007553432,0.00015932808,0.00015166249,0.00013764914,0.000029415363],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029459232,0.00033484027,0.0003596797,0.0005622344,0.00018001856,0.00025620396,0.00048174663,0.0005784164,0.0009923696],"category_scores_gemma":[0.002012311,0.00015242741,0.00019430705,0.0004056606,0.00033608274,0.00083180756,0.00052456063,0.00021719064,0.00032166953],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015009071,0.00013945137,0.008820724,0.00037566075,0.00006731951,0.0017729421,0.00020592914,0.24770702,0.28342697,0.017270708,0.0028432508,0.43586916],"study_design_scores_gemma":[0.00005986945,0.0004992003,0.0017329971,0.00002317693,0.000030292656,0.0013095917,0.00005643525,0.8510725,0.13367836,0.009789241,0.001730063,0.00001828585],"about_ca_topic_score_codex":0.0004556398,"about_ca_topic_score_gemma":0.00060597435,"teacher_disagreement_score":0.0009923696,"about_ca_system_score_codex":0.00025558355,"about_ca_system_score_gemma":0.00020919902,"threshold_uncertainty_score":0.0033197403},"labels":[],"label_agreement":null},{"id":"W2151126835","doi":"10.1145/1403375.1403435","title":"Built-in clock skew system for on-line debug and repair","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Skew; Timing failure; Clock skew; Debugging; Digital clock manager; Overhead (engineering); Computer science; Clock domain crossing; Embedded system; Static timing analysis; Electronic engineering; Margin (machine learning); Engineering; Real-time computing; Clock signal; Synchronous circuit; Jitter; Telecommunications","score_opus":0.054988163650314455,"score_gpt":0.265898093926787,"score_spread":0.21090993027647253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151126835","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06857729,0.00064615236,0.8949503,0.0002709372,0.00036862955,0.0005166621,0.00049873674,0.024550222,0.009621023],"genre_scores_gemma":[0.5623042,0.00026731205,0.42342922,0.00034421592,0.00026893037,0.00034406362,0.0010746459,0.00085440546,0.011113034],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991047,0.00016396731,0.000033112534,0.00009227683,0.00052175485,0.0000841157],"domain_scores_gemma":[0.9983046,0.0002356349,0.00019507714,0.0004994231,0.00058765337,0.00017764278],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006576612,0.000734708,0.0005477063,0.001556791,0.00054771366,0.00068708294,0.001705345,0.00055500626,0.011842017],"category_scores_gemma":[0.0015312596,0.00030172124,0.00018608003,0.0006661869,0.00032770424,0.00080707547,0.0009642384,0.00087305316,0.0032140606],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013449583,0.00056011,0.008872152,0.00039791528,0.000079012396,0.0004154023,0.00027551904,0.009209855,0.23960513,0.01033328,0.029459389,0.6994473],"study_design_scores_gemma":[0.0006971359,0.005178254,0.016664596,0.00018569906,0.00032997175,0.0042486815,0.00016456748,0.19145994,0.5652042,0.0053657303,0.21017852,0.0003227426],"about_ca_topic_score_codex":0.00063188694,"about_ca_topic_score_gemma":0.001312952,"teacher_disagreement_score":0.011842017,"about_ca_system_score_codex":0.0005116996,"about_ca_system_score_gemma":0.0009470278,"threshold_uncertainty_score":0.039615452},"labels":[],"label_agreement":null},{"id":"W2151815468","doi":"10.1109/test.1993.470638","title":"Analog circuit testing based on sensitivity computation and new circuit modeling","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":80,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Sensitivity (control systems); Computer science; Computation; Fault (geology); Circuit extraction; Analogue electronics; Equivalent circuit; Electronic engineering; Electronic circuit; Algorithm; Reliability engineering; Engineering; Electrical engineering; Voltage","score_opus":0.14089904961254113,"score_gpt":0.2466705602292986,"score_spread":0.10577151061675746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151815468","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009528033,0.0004269563,0.98304635,0.00010961737,0.00004550957,0.00003960707,0.00004208478,0.00077144394,0.005990364],"genre_scores_gemma":[0.66432106,0.001445286,0.32516587,0.00019706298,0.00017550479,0.00021025617,0.00023437278,0.00022206968,0.008028519],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991684,0.00022195966,0.000033011787,0.00009651502,0.0004433776,0.000036870428],"domain_scores_gemma":[0.9991191,0.00053229125,0.00006660793,0.00014173932,0.00012127538,0.000019014295],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005109549,0.00079556234,0.0005287522,0.0016389692,0.00017823545,0.00088276196,0.0008860902,0.00045188938,0.002780671],"category_scores_gemma":[0.0019512177,0.00030125558,0.00073071785,0.0006367174,0.00094450795,0.0015219273,0.0006503921,0.00079283677,0.00039444133],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009145862,0.000062738385,0.00059570296,0.00020199773,0.00009241553,0.00032650438,0.00014135429,0.5791043,0.046422385,0.25549334,0.001991644,0.11547614],"study_design_scores_gemma":[0.0000060256302,0.00003480717,0.00017678039,0.000013479785,0.000011764377,0.00014784098,0.0000043002046,0.94780535,0.005586582,0.04353474,0.0026634496,0.000014875325],"about_ca_topic_score_codex":0.0009788162,"about_ca_topic_score_gemma":0.0006083814,"teacher_disagreement_score":0.002780671,"about_ca_system_score_codex":0.0010533184,"about_ca_system_score_gemma":0.00031782012,"threshold_uncertainty_score":0.0093022585},"labels":[],"label_agreement":null},{"id":"W2152456874","doi":"10.1109/icvd.2004.1260969","title":"Open defects detection within 6T SRAM cells using a No Write Recovery Test Mode","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"CMC Microsystems","keywords":"Static random-access memory; Computer science; Fault detection and isolation; Automatic test pattern generation; Embedded system; Power (physics); Fault (geology); Design for testing; Mode (computer interface); Fault coverage; Reliability engineering; Real-time computing; Computer hardware; Electronic circuit; Engineering; Electrical engineering; Artificial intelligence; Operating system","score_opus":0.031167442562012038,"score_gpt":0.2612909587571824,"score_spread":0.23012351619517035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152456874","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.74118894,0.0003755619,0.25529355,0.00019648774,0.000041578827,0.00006514038,0.00009813502,0.0011147395,0.0016258546],"genre_scores_gemma":[0.9590748,0.00008785918,0.04025019,0.000043234115,0.000009749115,0.000026049807,0.000052208172,0.000017410797,0.0004386023],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997527,0.000043672746,0.000020314767,0.000053453015,0.0001097606,0.00002017891],"domain_scores_gemma":[0.99917454,0.00024122081,0.00025338377,0.00020748735,0.00010081217,0.000022591796],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019337554,0.00029397424,0.0002565122,0.00032860183,0.00014008951,0.00028305638,0.0008413434,0.00045640746,0.000622071],"category_scores_gemma":[0.0010668372,0.000119155986,0.00025395246,0.00016365264,0.00037609,0.0006762017,0.00031110246,0.00018001016,0.00012187915],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00059567596,0.00012502765,0.011173204,0.00024114126,0.00007264484,0.0008675023,0.00015000557,0.05523932,0.7780162,0.0031913857,0.00063142175,0.14969654],"study_design_scores_gemma":[0.00008119229,0.0018371695,0.0052885916,0.00002534652,0.00007546735,0.0020594336,0.0000689118,0.31953263,0.666123,0.0021254881,0.0027399014,0.000043001724],"about_ca_topic_score_codex":0.00034225837,"about_ca_topic_score_gemma":0.0009201589,"teacher_disagreement_score":0.0008413434,"about_ca_system_score_codex":0.00022035513,"about_ca_system_score_gemma":0.00022024823,"threshold_uncertainty_score":0.0020810366},"labels":[],"label_agreement":null},{"id":"W2152711265","doi":"10.1109/mnrc.2008.4683396","title":"Use of structural tests in RTL verification","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Functional verification; Bottleneck; Intelligent verification; Computer science; High-level verification; Formal verification; Verification; Runtime verification; Software verification; Process (computing); Automatic test pattern generation; Design flow; Reliability engineering; Embedded system; Electronic circuit; Algorithm; Software; Programming language; Engineering","score_opus":0.09165336609814137,"score_gpt":0.2581854940753433,"score_spread":0.16653212797720193,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152711265","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038978267,0.000520492,0.9529113,0.00035259346,0.000068665926,0.00009726504,0.00006992908,0.00089905923,0.0061023138],"genre_scores_gemma":[0.7763773,0.0005938121,0.22142845,0.00020783272,0.00005942775,0.00012542376,0.000102725826,0.00015543374,0.0009495645],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9951119,0.002432457,0.0003171035,0.00040218266,0.0015464757,0.00018980568],"domain_scores_gemma":[0.9752348,0.017477676,0.0015614367,0.004256809,0.001323194,0.00014601326],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00223856,0.00070295314,0.00039503007,0.0012595874,0.00047187868,0.00097135257,0.0013833315,0.0010796814,0.002184809],"category_scores_gemma":[0.022267638,0.00039028394,0.0007330068,0.00095399923,0.0026398494,0.0030665698,0.001205921,0.0009645467,0.0007076177],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005908538,0.00019482599,0.009096784,0.0009595618,0.00012540152,0.0014727585,0.0004065928,0.1481311,0.07098502,0.24692407,0.0010462089,0.52006674],"study_design_scores_gemma":[0.00012377815,0.0013490302,0.0018319457,0.00032174023,0.00014984401,0.0024856385,0.00012907546,0.53341377,0.17797337,0.26878458,0.013360053,0.00007719299],"about_ca_topic_score_codex":0.0004048717,"about_ca_topic_score_gemma":0.0005277467,"teacher_disagreement_score":0.00223856,"about_ca_system_score_codex":0.00051916233,"about_ca_system_score_gemma":0.0005932486,"threshold_uncertainty_score":0.011838734},"labels":[],"label_agreement":null},{"id":"W2153721856","doi":"10.1109/test.2008.4700687","title":"Platform Independent Test Access Port Architecture","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University; Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Modular design; Embedded system; Port (circuit theory); Architecture; System on a chip; Boundary scan; Computer architecture; Test (biology); Computer hardware; Engineering; Operating system; Integrated circuit; Electronic engineering","score_opus":0.04685055853400837,"score_gpt":0.2601394201837585,"score_spread":0.21328886164975014,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153721856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.109255426,0.0005374656,0.8431905,0.00030781297,0.00019679785,0.00031745346,0.00029930077,0.010669365,0.03522584],"genre_scores_gemma":[0.9218504,0.00026312936,0.06611259,0.00031553698,0.00007846902,0.00016965512,0.00048700412,0.00032180385,0.0104013765],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993907,0.00009663708,0.000034545294,0.000119457494,0.00022817447,0.00013047582],"domain_scores_gemma":[0.9993673,0.00008782923,0.000064177744,0.00023387378,0.0002096803,0.000037144222],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041292328,0.00066459266,0.00029587105,0.0006157741,0.0002822587,0.0012302405,0.0016781898,0.00096128706,0.007758286],"category_scores_gemma":[0.0008838885,0.00023575046,0.0005729978,0.00041992142,0.00060826755,0.0018393269,0.00087119796,0.0010715603,0.0020703035],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001466772,0.00045390922,0.011696016,0.00083696103,0.00024255541,0.0033202833,0.00041692515,0.14348403,0.30773187,0.21179847,0.018316157,0.3002361],"study_design_scores_gemma":[0.000120974415,0.0017057924,0.0041483715,0.000098475204,0.00027497136,0.005272828,0.00015151728,0.6370602,0.2555932,0.031525087,0.063927144,0.000121489364],"about_ca_topic_score_codex":0.00045887096,"about_ca_topic_score_gemma":0.00043687958,"teacher_disagreement_score":0.007758286,"about_ca_system_score_codex":0.00044778298,"about_ca_system_score_gemma":0.0005582351,"threshold_uncertainty_score":0.025954068},"labels":[],"label_agreement":null},{"id":"W2153804673","doi":"10.1109/icc.1991.162393","title":"Selecting a switching fabric: a knowledge based system prototype","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Selection (genetic algorithm); Computer science; Throughput; Broadband; Artificial intelligence; Operating system; Telecommunications","score_opus":0.03407089638946009,"score_gpt":0.23376164542884495,"score_spread":0.19969074903938486,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153804673","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14472687,0.00029641166,0.8063697,0.0016268474,0.000061090876,0.001560234,0.0013568961,0.013930372,0.030071512],"genre_scores_gemma":[0.3993945,0.00028986024,0.5864395,0.0003588639,0.000029882376,0.0009057748,0.0017330454,0.00020195136,0.01064656],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99919504,0.00021547091,0.000066047156,0.0002269476,0.00023781363,0.000058651247],"domain_scores_gemma":[0.9980081,0.0011669414,0.00007753555,0.0003038643,0.00033274922,0.00011081296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001523953,0.00039406252,0.00071819295,0.00060116866,0.0008849937,0.0024492107,0.002777201,0.0015341399,0.010958617],"category_scores_gemma":[0.005185815,0.00029312988,0.00036274598,0.00071188505,0.0005169957,0.0023489716,0.0010247261,0.0007694898,0.0023715228],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014330511,0.0026165936,0.0057548895,0.00061037974,0.0001895078,0.0016440129,0.0020836252,0.10659241,0.028011456,0.032204963,0.022900073,0.795959],"study_design_scores_gemma":[0.0002274309,0.000502909,0.0013654798,0.00008276767,0.0000918317,0.00042709496,0.0007032635,0.94118524,0.01679359,0.013153261,0.02540666,0.00006038239],"about_ca_topic_score_codex":0.005940078,"about_ca_topic_score_gemma":0.0057572024,"teacher_disagreement_score":0.010958617,"about_ca_system_score_codex":0.0009738127,"about_ca_system_score_gemma":0.0012137728,"threshold_uncertainty_score":0.036660194},"labels":[],"label_agreement":null},{"id":"W2153908591","doi":"10.1109/mwscas.2005.1594450","title":"Implicit cube-distance error modeling for functional testing and simulation","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Cube (algebra); Redundancy (engineering); Computer science; Algorithm; Mathematics","score_opus":0.08661817315517382,"score_gpt":0.2908127923214705,"score_spread":0.20419461916629666,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153908591","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0061701313,0.00005253742,0.9918982,0.000038102087,0.000012864342,0.000012540123,0.000034217053,0.00021106475,0.001570338],"genre_scores_gemma":[0.5194865,0.00040827776,0.47488698,0.00008267759,0.00003485801,0.0001629717,0.0002081709,0.0001885208,0.0045410166],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99935514,0.00017160826,0.000037106165,0.00005899063,0.00033549895,0.000041739087],"domain_scores_gemma":[0.9987531,0.00056303083,0.00010990138,0.00029451327,0.00024925938,0.00003011358],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00067096954,0.000653081,0.0004725764,0.0005194182,0.0002348663,0.0007705832,0.001562092,0.00076382456,0.0015284831],"category_scores_gemma":[0.0029996077,0.00028643213,0.00058661465,0.0005389752,0.0008053976,0.0017047452,0.00078313163,0.001121286,0.0004087024],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029543158,0.00001042236,0.00021191259,0.000022356648,0.000007718907,0.00003579478,0.000039225688,0.9141129,0.002790516,0.07047063,0.00021806925,0.01205081],"study_design_scores_gemma":[0.0000014764842,0.0000063436064,0.000014970654,0.0000018203722,0.0000013441978,0.000009969439,0.0000016090411,0.99054,0.00087676576,0.008093128,0.00044978593,0.0000027327178],"about_ca_topic_score_codex":0.002670004,"about_ca_topic_score_gemma":0.0017865323,"teacher_disagreement_score":0.002670004,"about_ca_system_score_codex":0.00073559245,"about_ca_system_score_gemma":0.0006673889,"threshold_uncertainty_score":0.005337119},"labels":[],"label_agreement":null},{"id":"W2154254843","doi":"10.1109/imtc.2005.1604095","title":"Space Compactor Design in VLSI Circuits Based on Graph Theoretic Concepts","year":2006,"lang":"en","type":"article","venue":"2005 IEEE Instrumentationand Measurement Technology Conference Proceedings","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Very-large-scale integration; Computer science; Shift register; Aliasing; Combinational logic; Algorithm; Automatic test pattern generation; Graph; Electronic circuit; Built-in self-test; Computer engineering; Parallel computing; Theoretical computer science; Chip; Embedded system; Engineering; Logic gate","score_opus":0.04168729086511122,"score_gpt":0.2525395509636955,"score_spread":0.2108522600985843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154254843","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.031649124,0.00038961324,0.9646274,0.00012150813,0.000013176914,0.00007619252,0.000031065298,0.00031701624,0.0027750214],"genre_scores_gemma":[0.4857944,0.0006102602,0.5113932,0.00013218989,0.000058023412,0.00021687237,0.00010236316,0.00007199085,0.0016207045],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99959046,0.00011892433,0.00002829888,0.000050796185,0.00017553045,0.0000361223],"domain_scores_gemma":[0.9994466,0.0003180626,0.000104347564,0.000055853812,0.000059986316,0.000015162779],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045565044,0.00049219007,0.00030111172,0.0010971497,0.00023010005,0.000819766,0.00050144835,0.0003631444,0.0011518185],"category_scores_gemma":[0.0012274402,0.00019379065,0.00037513772,0.00089097564,0.0007170406,0.001210352,0.00042084212,0.0004477004,0.0001538498],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019166351,0.00007780278,0.0006984377,0.00041598288,0.00006727179,0.0002081507,0.00023365735,0.16920108,0.12068845,0.4960179,0.0010547583,0.21114485],"study_design_scores_gemma":[0.00012603927,0.0007779853,0.0007191072,0.000056281344,0.000073542746,0.0005662685,0.00008676509,0.7152523,0.077111565,0.18999961,0.015191845,0.000038798345],"about_ca_topic_score_codex":0.0002465547,"about_ca_topic_score_gemma":0.000568347,"teacher_disagreement_score":0.0011518185,"about_ca_system_score_codex":0.0005477486,"about_ca_system_score_gemma":0.00032547585,"threshold_uncertainty_score":0.003974259},"labels":[],"label_agreement":null},{"id":"W2154561813","doi":"10.1109/ftcs.1988.5334","title":"GEMINI-a logic system for fault diagnosis based on set functions","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Set (abstract data type); Fault (geology); Inverse; Algorithm; Logic gate; Value (mathematics); Computer science; Image (mathematics); Artificial intelligence; Mathematics; Theoretical computer science; Programming language; Machine learning","score_opus":0.052884141136291245,"score_gpt":0.25998337458937265,"score_spread":0.2070992334530814,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154561813","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008871923,0.0005468529,0.9122251,0.00014570545,0.000124187,0.00022742084,0.0010037465,0.06843542,0.008419582],"genre_scores_gemma":[0.2079005,0.00076003117,0.77158165,0.0005295429,0.00014628924,0.00045210912,0.0035334423,0.0018773864,0.013219107],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99919707,0.00018171781,0.000063959444,0.00018371103,0.0002959382,0.00007755008],"domain_scores_gemma":[0.9994062,0.00025179613,0.000049787803,0.00014372135,0.00011974644,0.00002869423],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009105097,0.000939025,0.0008162961,0.0015410858,0.00054325705,0.0017335509,0.0015674095,0.00067865505,0.009849195],"category_scores_gemma":[0.0017449944,0.0005639408,0.0006799819,0.000900741,0.00087488064,0.0024084684,0.0012985979,0.0014123181,0.0032149462],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020603712,0.00030161237,0.0028551223,0.0015209445,0.00018775176,0.000870548,0.00058871205,0.053091623,0.11234373,0.1972787,0.05039843,0.5785024],"study_design_scores_gemma":[0.00040991828,0.0006912883,0.001629012,0.00020107703,0.00022505035,0.0017887956,0.00009679437,0.5302125,0.16660348,0.095355615,0.20261155,0.00017488294],"about_ca_topic_score_codex":0.00158967,"about_ca_topic_score_gemma":0.001882115,"teacher_disagreement_score":0.009849195,"about_ca_system_score_codex":0.0010653147,"about_ca_system_score_gemma":0.0010767941,"threshold_uncertainty_score":0.03294885},"labels":[],"label_agreement":null},{"id":"W2154856108","doi":"10.1109/tvlsi.2005.859585","title":"Modular and rapid testing of SOCs with unwrapped logic blocks","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Modular design; Computer science; Logic gate; Embedded system; Logic synthesis; Programmable logic device; System on a chip; Computer architecture; Control logic; Logic family; Electronic engineering; Computer hardware; Engineering; Algorithm; Programming language","score_opus":0.021799543613287228,"score_gpt":0.2246470161445134,"score_spread":0.20284747253122618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154856108","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3423688,0.0003538008,0.65126806,0.00006212386,0.000025096837,0.00021559125,0.00007870038,0.0034146935,0.002213076],"genre_scores_gemma":[0.7590134,0.000112093076,0.23959833,0.000050105744,0.000013730492,0.000086292726,0.00017139425,0.00012098234,0.000833617],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991769,0.00024889782,0.00004924613,0.00014763199,0.0002490866,0.00012828816],"domain_scores_gemma":[0.997436,0.0012192905,0.00041859745,0.0005690477,0.0002501928,0.00010704139],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007588476,0.0008229743,0.00040906,0.000737098,0.00016957674,0.0004027472,0.0011004364,0.00029098833,0.0014030387],"category_scores_gemma":[0.0025233438,0.00035912468,0.00040828786,0.00033953527,0.0005791901,0.0010418013,0.0006672347,0.0004975048,0.0003264672],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012242402,0.00020620805,0.0041744355,0.00036261845,0.0000922698,0.00087610557,0.00022962657,0.2797196,0.3898576,0.008097908,0.0010042829,0.31415516],"study_design_scores_gemma":[0.00014237531,0.0018176612,0.002319886,0.000033130775,0.00006697772,0.0005693258,0.000042468764,0.7906325,0.19540586,0.0054734177,0.0034584834,0.00003788983],"about_ca_topic_score_codex":0.00073761167,"about_ca_topic_score_gemma":0.0016564266,"teacher_disagreement_score":0.0014030387,"about_ca_system_score_codex":0.00029094535,"about_ca_system_score_gemma":0.0005353596,"threshold_uncertainty_score":0.0046936274},"labels":[],"label_agreement":null},{"id":"W2154880680","doi":"10.5555/789083.1022811","title":"Test Data Compression: The System Integrator's Perspective","year":2003,"lang":"en","type":"article","venue":"ePrints Soton (University of Southampton)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Integrator; Computer science; Overhead (engineering); System on a chip; Test data; Bandwidth (computing); Embedded system; Perspective (graphical); Dissipation; Data compression; Telecommunications","score_opus":0.0348896075019095,"score_gpt":0.22041938029261274,"score_spread":0.18552977279070323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154880680","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07034487,0.0081080925,0.8956864,0.0025969064,0.00018563493,0.000244915,0.0001484765,0.00087196263,0.021812698],"genre_scores_gemma":[0.7109351,0.0038707994,0.2774245,0.00077150034,0.00045940757,0.0001726201,0.00020568761,0.00026608256,0.0058942037],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9959908,0.0008935885,0.00016183245,0.00024739085,0.0025272327,0.00017919215],"domain_scores_gemma":[0.9854719,0.009754951,0.00077829947,0.0010681897,0.002735588,0.00019111666],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002888051,0.0010642974,0.0006256531,0.0029394736,0.00033285454,0.0025748634,0.00095623656,0.0011413471,0.0039845477],"category_scores_gemma":[0.013544721,0.00038609875,0.0004504493,0.0016635759,0.0016861414,0.0037087589,0.00073746085,0.0014350531,0.0005094332],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00086643116,0.00023532835,0.008201231,0.0013321189,0.0001410162,0.00075175765,0.00045302405,0.0703002,0.15866685,0.17357911,0.0030209913,0.58245194],"study_design_scores_gemma":[0.00010996614,0.0020294297,0.008448218,0.00031029165,0.00023246909,0.0047335625,0.00040051155,0.7262146,0.18558939,0.048351165,0.023468204,0.00011213887],"about_ca_topic_score_codex":0.0007608178,"about_ca_topic_score_gemma":0.0007667617,"teacher_disagreement_score":0.0039845477,"about_ca_system_score_codex":0.0010076631,"about_ca_system_score_gemma":0.00082539,"threshold_uncertainty_score":0.01527369},"labels":[],"label_agreement":null},{"id":"W2155043146","doi":"10.1109/imtc.2004.1351351","title":"Hardware and software co-design in space compaction of cores-based digital circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Benchmark (surveying); Digital electronics; Embedded system; Design for testing; Computer architecture; Testability; Software; Combinational logic; Electronic circuit; Computer engineering; Computer hardware; Reliability engineering; Logic gate; Engineering; Operating system","score_opus":0.033042463762916426,"score_gpt":0.2517927299806317,"score_spread":0.21875026621771526,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155043146","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20943971,0.0005987724,0.77589005,0.00016857017,0.000046816407,0.00014201355,0.000033130404,0.0015245263,0.012156514],"genre_scores_gemma":[0.82441676,0.00015961185,0.17102169,0.00010539261,0.000022414742,0.00013902872,0.000063419015,0.00008247028,0.0039891987],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992489,0.00021907156,0.000035539822,0.00007470329,0.00033140578,0.00009040779],"domain_scores_gemma":[0.99877363,0.00058962347,0.00018230268,0.0002511728,0.00016850003,0.000034742512],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004765665,0.00033460892,0.00034881022,0.00050608977,0.00024416554,0.0006485265,0.0007706654,0.00040057136,0.0023954245],"category_scores_gemma":[0.0015896645,0.00019475649,0.00038969374,0.00048527512,0.00049929944,0.0006151871,0.00058411044,0.00031070973,0.00027570198],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071402965,0.00026122216,0.0029076217,0.00038224447,0.00011479714,0.0006903783,0.00040419237,0.29032484,0.16349432,0.079603985,0.0018893351,0.459213],"study_design_scores_gemma":[0.00009671681,0.0010134757,0.0013837373,0.000036587757,0.00008238544,0.0005824966,0.00007538162,0.85433006,0.11402546,0.016818617,0.011537552,0.000017513994],"about_ca_topic_score_codex":0.0006605057,"about_ca_topic_score_gemma":0.0015193231,"teacher_disagreement_score":0.0023954245,"about_ca_system_score_codex":0.00047836977,"about_ca_system_score_gemma":0.0005806977,"threshold_uncertainty_score":0.008013487},"labels":[],"label_agreement":null},{"id":"W2155112990","doi":"10.1109/dftvs.1994.630014","title":"Augmenting scan path SRLs with an XOR network to enhance delay fault testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Heuristic; Control reconfiguration; Computer science; Path (computing); Fault (geology); Dependency (UML); Automatic test pattern generation; Embedded system; Computer network; Electronic circuit; Engineering; Artificial intelligence","score_opus":0.028741156378891967,"score_gpt":0.2450725827101403,"score_spread":0.21633142633124833,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155112990","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28576064,0.00034880685,0.7054737,0.00017060735,0.00005808909,0.00011577993,0.00006142503,0.0025334565,0.005477498],"genre_scores_gemma":[0.77361405,0.000117616495,0.22414368,0.000054172382,0.000025010253,0.000028818491,0.00006420522,0.000065761036,0.0018867789],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99978286,0.0000549289,0.000013890864,0.000039938957,0.00007821398,0.000030191237],"domain_scores_gemma":[0.99941945,0.00022818494,0.00011452728,0.00012272298,0.00008865026,0.00002656119],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024442593,0.00032613156,0.0002398142,0.00038423,0.00017044255,0.00024734557,0.0006853418,0.00019879248,0.002254257],"category_scores_gemma":[0.00087660924,0.0001249827,0.00016365982,0.0002752568,0.00031511378,0.000974403,0.00030080357,0.00027075523,0.00036232764],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046366462,0.0001972118,0.0027469478,0.00029133054,0.000049685183,0.00042331603,0.00010764494,0.07546815,0.52861327,0.010394172,0.00064244424,0.38060224],"study_design_scores_gemma":[0.00009066559,0.0021743698,0.0029794066,0.000027477025,0.00012496719,0.0014959367,0.000074187905,0.4152621,0.5593246,0.005078037,0.013324932,0.00004333318],"about_ca_topic_score_codex":0.00052326696,"about_ca_topic_score_gemma":0.001494922,"teacher_disagreement_score":0.002254257,"about_ca_system_score_codex":0.00023870893,"about_ca_system_score_gemma":0.00028895197,"threshold_uncertainty_score":0.0075412393},"labels":[],"label_agreement":null},{"id":"W2155244786","doi":"10.1109/gaas.1990.175468","title":"A 7 K gate self-testable scalar-product processor for high definition video transmission applications","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Chip; Transmission gate; Computer science; Very-large-scale integration; Embedded system; Computer hardware; Signal processing; Electrical engineering; Engineering; Digital signal processing; Telecommunications; Transistor","score_opus":0.03290112090110288,"score_gpt":0.22402909501629478,"score_spread":0.1911279741151919,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155244786","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5016456,0.0007267342,0.42834482,0.00041793808,0.00016685548,0.00025676622,0.0008294299,0.0136701595,0.053941704],"genre_scores_gemma":[0.8462804,0.00021517772,0.12557463,0.00020822154,0.000036934947,0.000075475225,0.00091970444,0.00030929764,0.02638016],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999081,0.000012756073,0.000003374557,0.000013749736,0.000048264854,0.0000137851075],"domain_scores_gemma":[0.9998988,0.000017158432,0.000014326786,0.000014745186,0.00003973989,0.00001528302],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009894729,0.00018513817,0.00013528374,0.00014943889,0.00018200737,0.00034227435,0.000728956,0.00016114781,0.0053252573],"category_scores_gemma":[0.00016659495,0.00009363806,0.00011262939,0.00017375161,0.00012519573,0.00037534125,0.00015120953,0.00024019153,0.002064462],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048635915,0.00022090743,0.0018105756,0.00018413237,0.000036967787,0.000669631,0.0001029291,0.0051547517,0.7643953,0.011966695,0.015103236,0.19986849],"study_design_scores_gemma":[0.00023382531,0.0030115,0.00783834,0.00002875896,0.000116385185,0.0027876615,0.00007364696,0.12727374,0.7717356,0.0039232294,0.08289231,0.00008498827],"about_ca_topic_score_codex":0.0004623199,"about_ca_topic_score_gemma":0.00083709083,"teacher_disagreement_score":0.0053252573,"about_ca_system_score_codex":0.00022412748,"about_ca_system_score_gemma":0.00033424704,"threshold_uncertainty_score":0.017814755},"labels":[],"label_agreement":null},{"id":"W2155278891","doi":"10.1109/dftvs.1994.630037","title":"Test generation for stuck-at and gate-delay faults in sequential circuits: a mixed functional/structural method","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Automatic test pattern generation; Generator (circuit theory); Digital pattern generator; Computer science; Algorithm; Sequential logic; Electronic circuit; State (computer science); Graph; Logic gate; Finite-state machine; Fault coverage; Built-in self-test; Theoretical computer science; Engineering; Embedded system; Electrical engineering","score_opus":0.0754272441232278,"score_gpt":0.27701087799576707,"score_spread":0.20158363387253928,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155278891","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021873161,0.00005097845,0.9766824,0.00005301916,0.000008550138,0.000057580524,0.000022344488,0.0004826078,0.00076937815],"genre_scores_gemma":[0.36296248,0.000069437156,0.6353151,0.00008193675,0.000022208438,0.0002051843,0.00017248977,0.00013463838,0.001036482],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992361,0.00027200722,0.00004636038,0.000099663965,0.000305452,0.00004044415],"domain_scores_gemma":[0.99799097,0.0013420259,0.00014185607,0.0002164161,0.00026921608,0.000039572595],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006227158,0.00060945045,0.0002997981,0.001136819,0.00022559501,0.00041923547,0.0009397052,0.00049742585,0.0018011788],"category_scores_gemma":[0.0029076985,0.00031801168,0.000507972,0.00042625275,0.00057082885,0.000759406,0.00043006937,0.0003950474,0.00038898634],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043995015,0.00025301633,0.0024510804,0.00035760735,0.000067536006,0.00021341312,0.00018766463,0.109042905,0.1261299,0.030741803,0.0008308042,0.72928435],"study_design_scores_gemma":[0.000119727025,0.0010239066,0.0009027577,0.000029947087,0.0000581013,0.0006818835,0.00004139992,0.8995321,0.07606183,0.018216982,0.0033040592,0.000027326878],"about_ca_topic_score_codex":0.00031830347,"about_ca_topic_score_gemma":0.0005762697,"teacher_disagreement_score":0.0018011788,"about_ca_system_score_codex":0.000251069,"about_ca_system_score_gemma":0.00043176772,"threshold_uncertainty_score":0.0060256124},"labels":[],"label_agreement":null},{"id":"W2156305400","doi":"10.1109/vtest.1993.313332","title":"Controllability and observability measures for functional-level testability evaluation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Observability; Controllability; Testability; Path (computing); Binary decision diagram; Computer science; Design for testing; Function (biology); Benchmark (surveying); Representation (politics); Algorithm; Mathematics; Programming language; Statistics; Applied mathematics","score_opus":0.2709626359674821,"score_gpt":0.28288839424624945,"score_spread":0.011925758278767351,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156305400","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012004226,0.00023627805,0.98442405,0.00006452569,0.000018168377,0.000090233865,0.00007593194,0.00028838235,0.0027981915],"genre_scores_gemma":[0.6230406,0.00023393227,0.37439606,0.00006604208,0.00006391794,0.0004551307,0.00029132448,0.00016534273,0.0012876764],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9952838,0.0017877633,0.00027584375,0.00037086848,0.0020293144,0.00025241444],"domain_scores_gemma":[0.9919471,0.0052232784,0.0008212349,0.0006918018,0.0011768114,0.00013979465],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0033072962,0.0014631726,0.00065197464,0.003570884,0.00031932534,0.0014827839,0.0007500194,0.00067825837,0.0025062533],"category_scores_gemma":[0.013992491,0.00022656958,0.0010043422,0.0014173136,0.0011746146,0.001692011,0.00089018425,0.00090740575,0.00024609343],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026079503,0.00020073957,0.0053520673,0.00040282743,0.00016686598,0.00019406274,0.00013505014,0.43886787,0.025334826,0.24896424,0.0014035716,0.27871713],"study_design_scores_gemma":[0.000026725264,0.0003422309,0.0024099064,0.0000727268,0.00006479253,0.00016198681,0.000037740494,0.9038844,0.019871565,0.07059119,0.0024838347,0.000052864478],"about_ca_topic_score_codex":0.0014891755,"about_ca_topic_score_gemma":0.0012482669,"teacher_disagreement_score":0.003570884,"about_ca_system_score_codex":0.0015192298,"about_ca_system_score_gemma":0.00085038453,"threshold_uncertainty_score":0.017490864},"labels":[],"label_agreement":null},{"id":"W2156651535","doi":"10.1109/icvd.1994.282657","title":"Multiple fault testing in analog circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Computer science; Fault (geology); Analogue electronics; Sensitivity (control systems); Computation; Reliability engineering; Design for testing; Component (thermodynamics); Task (project management); Electronic circuit; Computer engineering; Algorithm; Electronic engineering; Engineering; Electrical engineering","score_opus":0.06927108118234346,"score_gpt":0.2333233909399617,"score_spread":0.16405230975761825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156651535","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042880807,0.0044932086,0.93970907,0.00048463052,0.00020925222,0.000047730293,0.00007375009,0.0013202779,0.010781298],"genre_scores_gemma":[0.8686661,0.00190748,0.12368147,0.00023071496,0.00021010844,0.000060035803,0.00012863075,0.000115888804,0.0049994974],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99872535,0.00040283494,0.00004866933,0.00018460513,0.00054786017,0.00009063315],"domain_scores_gemma":[0.99840873,0.001135406,0.000111499125,0.00014711458,0.00016172699,0.000035451536],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005285,0.0006298,0.0005933854,0.0012767877,0.00029853967,0.0009029516,0.0007666777,0.0007044285,0.0035286373],"category_scores_gemma":[0.0027206568,0.00021901332,0.0004683678,0.0010762393,0.0009898989,0.0014076473,0.0005712027,0.0006306439,0.00046289494],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021578309,0.00009816785,0.0016548758,0.00054428616,0.00005756463,0.00088005955,0.00016538762,0.23395146,0.047800034,0.1617986,0.0033531473,0.54948056],"study_design_scores_gemma":[0.000054664564,0.0005298689,0.00081161404,0.00014565961,0.00003715264,0.0016197473,0.000062418054,0.7274274,0.04629032,0.20934562,0.013629491,0.000046089943],"about_ca_topic_score_codex":0.00091639755,"about_ca_topic_score_gemma":0.00057064876,"teacher_disagreement_score":0.0035286373,"about_ca_system_score_codex":0.00071719504,"about_ca_system_score_gemma":0.00026923107,"threshold_uncertainty_score":0.011804402},"labels":[],"label_agreement":null},{"id":"W2156753706","doi":"10.1109/pacrim.1997.620326","title":"Built-in self-diagnosis for scan-based VLSI","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Built-in self-test; Very-large-scale integration; Computer science; Automatic test pattern generation; FLOPS; Test (biology); Circuit extraction; Electronic circuit; Electronic engineering; Computer hardware; Embedded system; Parallel computing; Engineering; Electrical engineering; Equivalent circuit; Voltage","score_opus":0.04094005584278122,"score_gpt":0.2472202814607571,"score_spread":0.20628022561797588,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156753706","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13319334,0.0005730845,0.8556972,0.00019034467,0.000081308506,0.00012270066,0.00008989891,0.005714489,0.0043376302],"genre_scores_gemma":[0.8353434,0.00017233327,0.16195591,0.000112031004,0.000036104386,0.000049171216,0.00012680101,0.00009603947,0.0021081716],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99972314,0.000059751885,0.000011702907,0.000033952216,0.00014195463,0.000029488128],"domain_scores_gemma":[0.9992944,0.0002552018,0.0000753396,0.0002108772,0.0001349546,0.000029189649],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020225321,0.00032623232,0.00023455321,0.00055062235,0.00025996251,0.0003805981,0.00073525537,0.00031859282,0.0012902459],"category_scores_gemma":[0.001011285,0.00017680295,0.0001833414,0.00023588965,0.00049237453,0.0006971466,0.0005190745,0.00041485063,0.0002788486],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00061108684,0.00022244015,0.00518462,0.00038839786,0.0000547752,0.00072622846,0.00031721973,0.039206382,0.26251853,0.053346958,0.004110619,0.63331276],"study_design_scores_gemma":[0.00009004247,0.0009581623,0.002619365,0.000076997654,0.000106553685,0.002227604,0.00007331014,0.4523184,0.4947166,0.024042709,0.022708062,0.000062120154],"about_ca_topic_score_codex":0.00028530188,"about_ca_topic_score_gemma":0.00067908,"teacher_disagreement_score":0.0012902459,"about_ca_system_score_codex":0.00028511233,"about_ca_system_score_gemma":0.0003091552,"threshold_uncertainty_score":0.0043162704},"labels":[],"label_agreement":null},{"id":"W2157314758","doi":"10.1109/ccece.1997.608344","title":"Single bridging fault diagnosis for CMOS circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Bridging (networking); CMOS; Electronic circuit; Benchmark (surveying); Computer science; Fault (geology); Algorithm; Logic gate; Iddq testing; Electronic engineering; Computer engineering; Engineering; Electrical engineering","score_opus":0.0633434098561425,"score_gpt":0.24380997979940094,"score_spread":0.18046656994325844,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157314758","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036869876,0.00065461406,0.960153,0.00011111571,0.000046186527,0.00004471858,0.00003948705,0.0009994417,0.0010814717],"genre_scores_gemma":[0.3343353,0.00041900246,0.66373897,0.000088735265,0.000045370583,0.00007045593,0.00016016416,0.000053718053,0.0010882866],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996244,0.00005340672,0.000020513957,0.00008896404,0.00017432922,0.00003843522],"domain_scores_gemma":[0.9989741,0.0005148889,0.00012554927,0.0001468706,0.00019268584,0.00004601689],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046514522,0.00060346775,0.0006430142,0.0014067168,0.0004179211,0.00068061077,0.0011423358,0.00086939393,0.0020449765],"category_scores_gemma":[0.0025012956,0.0002421054,0.00035075928,0.00046387312,0.0004970943,0.0013516402,0.00082504057,0.0006423637,0.00049246696],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027388477,0.000056524335,0.0015056282,0.0002905956,0.00004242393,0.00022893863,0.00012993279,0.07280111,0.051441643,0.025070388,0.002369949,0.8457889],"study_design_scores_gemma":[0.00006173216,0.00025358214,0.0005278321,0.00005299705,0.000040221214,0.0007939818,0.000032424818,0.90926147,0.050164293,0.032491326,0.0062884353,0.000031802792],"about_ca_topic_score_codex":0.00073027855,"about_ca_topic_score_gemma":0.0010614091,"teacher_disagreement_score":0.0020449765,"about_ca_system_score_codex":0.0005551404,"about_ca_system_score_gemma":0.0006194905,"threshold_uncertainty_score":0.006841123},"labels":[],"label_agreement":null},{"id":"W2157472099","doi":"10.1109/dftvs.2004.1347857","title":"Toggle-masking for test-per-scan VLSI circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Test vector; Benchmark (surveying); Electronic circuit; Very-large-scale integration; Power (physics); Computer science; Masking (illustration); Test compression; Automatic test pattern generation; Computer hardware; Electrical engineering; Embedded system; Engineering; Artificial intelligence","score_opus":0.025214743639899017,"score_gpt":0.24713335987813556,"score_spread":0.22191861623823655,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157472099","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23027621,0.0030505294,0.75650644,0.00049017475,0.00014967601,0.0002014078,0.00012512818,0.0020577195,0.0071427813],"genre_scores_gemma":[0.8293241,0.0006158133,0.16719803,0.00025360496,0.00006558416,0.00009014408,0.000088882385,0.00006385063,0.0022999393],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997459,0.00004900238,0.000015327678,0.0000343464,0.00012490577,0.000030509369],"domain_scores_gemma":[0.99953175,0.00018030265,0.0001053904,0.000110172354,0.000051586587,0.000020879193],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001880273,0.00047930068,0.00026940543,0.00035132671,0.0002650402,0.00028358147,0.000724631,0.00040056737,0.0022552782],"category_scores_gemma":[0.00066525745,0.00015655394,0.0003094548,0.00026884684,0.0002559337,0.00048072872,0.0003355956,0.0003886266,0.0003545139],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00060117256,0.00009111212,0.0014367389,0.0003574284,0.000050700884,0.00049285707,0.00010746694,0.0173056,0.64004964,0.011830868,0.0014002605,0.3262762],"study_design_scores_gemma":[0.00010290535,0.0025825233,0.003343892,0.00010627473,0.00015771261,0.0036283466,0.000057173125,0.19534439,0.75349027,0.013391478,0.02772966,0.00006536167],"about_ca_topic_score_codex":0.00033383048,"about_ca_topic_score_gemma":0.00086251047,"teacher_disagreement_score":0.0022552782,"about_ca_system_score_codex":0.0002796745,"about_ca_system_score_gemma":0.00038702684,"threshold_uncertainty_score":0.0075446963},"labels":[],"label_agreement":null},{"id":"W2157702209","doi":"10.1109/imtc.2006.328472","title":"A Software-Based Method for Test Vector Compression in Testing System-on-a-Chip","year":2006,"lang":"en","type":"article","venue":"Conference proceedings - IEEE Instrumentation/Measurement Technology Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Embedded system; Computer hardware; Data compression; Software; Test compression; System on a chip; Overhead (engineering); Benchmark (surveying); Test vector; Chip; Test set; Automatic test pattern generation; Electronic circuit; Engineering; Algorithm; Operating system","score_opus":0.06741454830827498,"score_gpt":0.2768563537207543,"score_spread":0.2094418054124793,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157702209","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011415345,0.00028394003,0.98553514,0.000047711288,0.000047436257,0.00008256408,0.00002394231,0.0014039326,0.0011598859],"genre_scores_gemma":[0.25232077,0.000336687,0.74349326,0.00013736285,0.00010131535,0.00029280173,0.00020466614,0.00019675662,0.002916355],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906236,0.00012971283,0.00005275257,0.00010315389,0.0006166474,0.0000353652],"domain_scores_gemma":[0.9988249,0.00038565914,0.0001139791,0.00025213152,0.00039451307,0.0000288484],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039671737,0.0006336482,0.00034791633,0.0013471177,0.00021770979,0.00045749338,0.0009481307,0.00041715213,0.0016761427],"category_scores_gemma":[0.001858134,0.0002649879,0.00030472688,0.0007200835,0.00048787153,0.0007304703,0.00048421542,0.0006447121,0.0005011112],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023565293,0.000109681205,0.0009776386,0.00020609089,0.00006256949,0.00015083137,0.00012475463,0.01890808,0.20572942,0.008169068,0.0015910115,0.7637352],"study_design_scores_gemma":[0.000107433814,0.0009171979,0.0021020323,0.000056045017,0.0000905784,0.0016967029,0.00004020014,0.64383656,0.33051127,0.003624037,0.016945248,0.00007261554],"about_ca_topic_score_codex":0.0007544826,"about_ca_topic_score_gemma":0.00093772594,"teacher_disagreement_score":0.0016761427,"about_ca_system_score_codex":0.0003203221,"about_ca_system_score_gemma":0.00041411258,"threshold_uncertainty_score":0.0056072474},"labels":[],"label_agreement":null},{"id":"W2157772336","doi":"10.1109/icedtm.1994.496097","title":"Test strategy selection for multi-chip systems","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Test (biology); Selection (genetic algorithm); System on a chip; Reliability engineering; Chip; Automatic test pattern generation; Test strategy; Test Management Approach; Sample (material); Component (thermodynamics); Embedded system; Engineering; Machine learning; Software","score_opus":0.11247164066700056,"score_gpt":0.272670817330368,"score_spread":0.16019917666336747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157772336","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16455288,0.0025336312,0.81991357,0.0003954844,0.000049481845,0.00037384123,0.0000891825,0.00087474985,0.0112172915],"genre_scores_gemma":[0.6577928,0.0003810061,0.3389581,0.00017267342,0.000027424016,0.00016245102,0.00018031505,0.00011572421,0.0022094948],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980698,0.00081383,0.00008719925,0.00014308008,0.00074502337,0.00014100026],"domain_scores_gemma":[0.9978102,0.0013290386,0.00015156624,0.00022487839,0.00040706122,0.00007733845],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011369728,0.0008772033,0.0006365724,0.0025274388,0.00037848362,0.00083428895,0.0009042275,0.0004702902,0.0032791998],"category_scores_gemma":[0.004158753,0.00024208507,0.0005186786,0.00067096093,0.00046366843,0.0009560479,0.00065116986,0.00046186225,0.00033785106],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005678866,0.0002817245,0.0053273877,0.00037798748,0.00019280607,0.0005613827,0.00014429714,0.20440277,0.05717668,0.030820828,0.0022076452,0.69793856],"study_design_scores_gemma":[0.00022633951,0.001828659,0.0034741852,0.00008577461,0.00018370026,0.0010211077,0.00019270543,0.8846577,0.0604014,0.035226602,0.01264238,0.000059572918],"about_ca_topic_score_codex":0.00073494716,"about_ca_topic_score_gemma":0.0021368493,"teacher_disagreement_score":0.0032791998,"about_ca_system_score_codex":0.0007129054,"about_ca_system_score_gemma":0.0006793134,"threshold_uncertainty_score":0.010970056},"labels":[],"label_agreement":null},{"id":"W2158004857","doi":"10.1145/1455229.1455233","title":"SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects","year":2009,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Ministry of Science and Technology of the People's Republic of China; Research Grants Council, University Grants Committee; McMaster University","keywords":"Computer science; Interconnection; Automatic test pattern generation; Embedded system; Core (optical fiber); System on a chip; Test compression; Signal integrity; Design for testing; Multi-core processor; Parallel computing; Reliability engineering; Testability; Electronic circuit; Engineering; Electrical engineering","score_opus":0.04635780958773395,"score_gpt":0.2758682475496357,"score_spread":0.22951043796190174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158004857","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3136017,0.001123452,0.67653143,0.00029997597,0.000021749793,0.00015235606,0.00018125026,0.0024416198,0.0056465184],"genre_scores_gemma":[0.8211796,0.00018634189,0.17657419,0.00006701102,0.000014739234,0.00008984622,0.0003469271,0.0001326168,0.0014085335],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995259,0.00019323699,0.000026844564,0.000050991515,0.00012365916,0.00007943904],"domain_scores_gemma":[0.99902177,0.00048615277,0.00017301163,0.000094468094,0.00018732905,0.00003719163],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005607987,0.000675973,0.00047293803,0.0007637292,0.00023548312,0.00032270435,0.000555754,0.00024454668,0.0012693729],"category_scores_gemma":[0.0015184776,0.00019390674,0.00037352776,0.0007432983,0.00029930857,0.0005031082,0.00041286973,0.0003059854,0.00017150644],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002780056,0.00010476658,0.002287839,0.00012957702,0.000039945142,0.0001308802,0.00007654543,0.6432803,0.05401881,0.0044069383,0.0018633555,0.29338306],"study_design_scores_gemma":[0.000025739155,0.00014889771,0.0010573205,0.000005282754,0.000021687132,0.00007774894,0.000024939513,0.9834221,0.012687175,0.0017059114,0.00081767316,0.0000054919487],"about_ca_topic_score_codex":0.0024851866,"about_ca_topic_score_gemma":0.004499582,"teacher_disagreement_score":0.0024851866,"about_ca_system_score_codex":0.00090899447,"about_ca_system_score_gemma":0.0008689719,"threshold_uncertainty_score":0.0065953135},"labels":[],"label_agreement":null},{"id":"W2158218013","doi":"10.1155/2001/28741","title":"Defect Level Estimation for Pseudorandom Testing Using Stochastic Analysis","year":2000,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Pseudorandom number generator; Fault (geology); Markov chain; Algorithm; Computer science; Markov process; Pseudorandomness; Stuck-at fault; Fault detection and isolation; Mathematics; Statistics; Artificial intelligence","score_opus":0.18113956198271997,"score_gpt":0.3016059024174237,"score_spread":0.12046634043470372,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158218013","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015996348,0.000048597183,0.98336005,0.000041845953,0.0000031859124,0.0000120476925,0.000023675568,0.00013537236,0.00037892902],"genre_scores_gemma":[0.86189187,0.00022791502,0.13585542,0.00009500486,0.000021634803,0.00014595286,0.00026445536,0.00011645745,0.0013812195],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989442,0.00030930605,0.00004498713,0.00015711579,0.0004675868,0.00007673419],"domain_scores_gemma":[0.99523336,0.0035364663,0.00048872695,0.00027644602,0.00041447766,0.00005050036],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012205185,0.0004568641,0.0006024658,0.0013339365,0.00019451986,0.00053688424,0.0007192279,0.0006795938,0.0010659995],"category_scores_gemma":[0.0072422544,0.00035445578,0.0008726145,0.00047772474,0.0007363012,0.0013171071,0.0006141329,0.0006520734,0.0002518825],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004262874,0.000046481735,0.0024310886,0.00006672739,0.00004387547,0.00006437196,0.000055809258,0.90647537,0.0107191745,0.050401103,0.00040314248,0.029250372],"study_design_scores_gemma":[0.0000017731005,0.000007825951,0.00012444296,0.000002446314,0.0000022887425,0.000017541815,0.0000017473584,0.9944811,0.00082222366,0.0044644685,0.000070006914,0.000004229118],"about_ca_topic_score_codex":0.0017970435,"about_ca_topic_score_gemma":0.0018728202,"teacher_disagreement_score":0.0017970435,"about_ca_system_score_codex":0.0010615855,"about_ca_system_score_gemma":0.0008791048,"threshold_uncertainty_score":0.00770241},"labels":[],"label_agreement":null},{"id":"W2158421641","doi":"10.1109/vtest.2004.1299226","title":"On new current signatures and adaptive test technique combination","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Current (fluid); Computer science; Margin (machine learning); Resistive touchscreen; Test (biology); Test method; Test set; Engineering; Artificial intelligence; Machine learning; Mathematics; Electrical engineering; Statistics","score_opus":0.019755088699484755,"score_gpt":0.24837097330076938,"score_spread":0.22861588460128462,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158421641","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16831146,0.0019034572,0.814884,0.000456322,0.00015137892,0.0001724109,0.00006484453,0.0025441162,0.011511986],"genre_scores_gemma":[0.6614779,0.0007165529,0.3328593,0.00037992848,0.00019095442,0.00012068823,0.00021396,0.0002357761,0.00380488],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99722004,0.00041595826,0.00015364148,0.0003909799,0.0016679956,0.00015148657],"domain_scores_gemma":[0.9945102,0.0020051517,0.0008274359,0.0010402551,0.0013963787,0.0002206059],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00091910164,0.00082941254,0.0008394371,0.001768845,0.00026554507,0.0010100867,0.0015891463,0.0011732314,0.0012485036],"category_scores_gemma":[0.0051295003,0.0003101341,0.00048210213,0.0011949104,0.0009358877,0.0026912328,0.0012725785,0.0010413001,0.00067405874],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008972279,0.00029083257,0.010567343,0.00026096345,0.000108043816,0.0005376241,0.0001996951,0.02750823,0.21802832,0.012283527,0.0010814324,0.72823673],"study_design_scores_gemma":[0.00020190072,0.0033326286,0.00950437,0.000115137416,0.00024944838,0.006058975,0.00020179947,0.4898066,0.43684998,0.026484448,0.026969597,0.00022515922],"about_ca_topic_score_codex":0.00024587908,"about_ca_topic_score_gemma":0.000377361,"teacher_disagreement_score":0.001768845,"about_ca_system_score_codex":0.00039446392,"about_ca_system_score_gemma":0.00039694927,"threshold_uncertainty_score":0.004860759},"labels":[],"label_agreement":null},{"id":"W2158678750","doi":"10.1007/978-1-4615-0351-4_4","title":"Methodologies and Strategies for Effective Design-Reuse","year":2003,"lang":"en","type":"book-chapter","venue":"Kluwer international series in engineering and computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Reuse; Quality (philosophy); Computer science; Context (archaeology); Risk analysis (engineering); Systems engineering; Reliability engineering; Engineering; Business","score_opus":0.037542680088933515,"score_gpt":0.2678783614281702,"score_spread":0.23033568133923665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158678750","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0021897906,0.0008704685,0.9856287,0.000447847,0.000035931058,0.000092555565,0.000017626204,0.00041831785,0.010298787],"genre_scores_gemma":[0.077804945,0.0018900951,0.9080113,0.00031320978,0.00007691638,0.00040520006,0.000088251865,0.00030909895,0.011101006],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99528885,0.0018464003,0.00027940382,0.00043108515,0.0019230495,0.00023116912],"domain_scores_gemma":[0.9913673,0.0032652635,0.00042281122,0.0038065028,0.0010158891,0.00012224879],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0049463664,0.0016525367,0.00094052934,0.0023214302,0.0010028281,0.003450848,0.0031471727,0.001579664,0.009974648],"category_scores_gemma":[0.014778407,0.0009674979,0.0009498124,0.0019343024,0.0028427974,0.0060534696,0.0033204923,0.0020940546,0.003739857],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037035057,0.00016341772,0.0003738951,0.00041823604,0.000055037224,0.00012573984,0.0006939267,0.017069584,0.005098047,0.5525702,0.00387478,0.41952],"study_design_scores_gemma":[0.000058890477,0.000109792665,0.00020797981,0.00022341682,0.00008920804,0.00050323515,0.00031290398,0.060797412,0.0124205835,0.8474466,0.07778587,0.000044099404],"about_ca_topic_score_codex":0.00083912717,"about_ca_topic_score_gemma":0.0013231555,"teacher_disagreement_score":0.009974648,"about_ca_system_score_codex":0.000975739,"about_ca_system_score_gemma":0.0022259578,"threshold_uncertainty_score":0.033368528},"labels":[],"label_agreement":null},{"id":"W2158916100","doi":"10.1109/vts.2011.5783747","title":"A distributed AXI-based platform for post-silicon validation","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Silicon; Materials science; Optoelectronics","score_opus":0.06315376816243581,"score_gpt":0.24729937244605468,"score_spread":0.18414560428361887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158916100","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.060465604,0.00035369277,0.86990386,0.00019236261,0.00013190224,0.00047573622,0.00036986952,0.051723942,0.01638301],"genre_scores_gemma":[0.631093,0.0002383192,0.34598988,0.00030329303,0.00010363656,0.0006300192,0.0011853606,0.001797045,0.018659355],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99896705,0.00024310585,0.00006860477,0.00021768957,0.00036232304,0.00014122395],"domain_scores_gemma":[0.99869066,0.00029065867,0.00016621848,0.00045617827,0.0002275194,0.00016878356],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012279383,0.0006730388,0.000410185,0.00083862204,0.00040695738,0.00087598927,0.0027292504,0.0007455816,0.014315652],"category_scores_gemma":[0.0015124471,0.00041685975,0.0003870929,0.00039597115,0.00064161484,0.0013412475,0.00213591,0.0012089367,0.0035852117],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0042124027,0.0008179861,0.011323406,0.0008826376,0.00017667295,0.0021386056,0.0011000559,0.07095466,0.44204423,0.06231916,0.03020876,0.37382138],"study_design_scores_gemma":[0.0005503541,0.0020583419,0.0051634437,0.00010518582,0.00012963855,0.0016017975,0.00017214162,0.62330717,0.247593,0.010390918,0.10875806,0.00017002987],"about_ca_topic_score_codex":0.0004892743,"about_ca_topic_score_gemma":0.000497077,"teacher_disagreement_score":0.014315652,"about_ca_system_score_codex":0.00048710458,"about_ca_system_score_gemma":0.00091979816,"threshold_uncertainty_score":0.047890663},"labels":[],"label_agreement":null},{"id":"W2158923166","doi":"10.1109/tcad.2002.807889","title":"Testing asics with multiple identical cores","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Application-specific integrated circuit; Testability; Design for testing; Automatic test pattern generation; Test compression; Volume (thermodynamics); Test (biology); Computer science; Integrated circuit; Test data; Embedded system; Computer hardware; Reliability engineering; Electronic circuit; Engineering; Electrical engineering","score_opus":0.0522484813425532,"score_gpt":0.2319286910252436,"score_spread":0.1796802096826904,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158923166","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6984292,0.0002791016,0.2972748,0.00012616115,0.00006553642,0.000120192344,0.00006125777,0.000560323,0.0030833217],"genre_scores_gemma":[0.936758,0.000084449064,0.061897483,0.00006244772,0.00002130825,0.000055571294,0.00007719725,0.000021755222,0.0010217982],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988563,0.00028621298,0.00008788064,0.00023639259,0.00042276908,0.00011039492],"domain_scores_gemma":[0.997771,0.00091998285,0.00043101827,0.00039675354,0.00040911915,0.000072022485],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005951974,0.0006144233,0.00040550245,0.00048923324,0.00022263976,0.0005125927,0.0012983017,0.0006206255,0.0010049102],"category_scores_gemma":[0.002143192,0.0001640978,0.00037282123,0.0003689004,0.00047791717,0.0008585774,0.00034690072,0.00033053002,0.00014132333],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001246855,0.0004423479,0.010109154,0.0004359495,0.00019204163,0.0011593627,0.00015037367,0.09642745,0.6123801,0.015188151,0.0009777021,0.26129043],"study_design_scores_gemma":[0.00021956206,0.0036911934,0.0039918055,0.000032775624,0.00013542394,0.0016951894,0.00009513826,0.46492592,0.51521426,0.0058459975,0.004126506,0.0000262224],"about_ca_topic_score_codex":0.00062119536,"about_ca_topic_score_gemma":0.00082503265,"teacher_disagreement_score":0.0012983017,"about_ca_system_score_codex":0.0004799462,"about_ca_system_score_gemma":0.00047168866,"threshold_uncertainty_score":0.0034822822},"labels":[],"label_agreement":null},{"id":"W2159067451","doi":"10.1109/test.1997.639642","title":"Signal generation using periodic single and multi-bit sigma-delta modulated streams","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Bitstream; Computer science; Delta-sigma modulation; SIGNAL (programming language); Overhead (engineering); Bit (key); Electronic engineering; Computer hardware; 16-bit; Analog signal; Algorithm; Bandwidth (computing); Digital signal processing; Telecommunications; Engineering; Decoding methods","score_opus":0.11428058785967414,"score_gpt":0.2426881042961566,"score_spread":0.12840751643648246,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159067451","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26563904,0.0008586947,0.7221202,0.00022184564,0.00026153793,0.00026165944,0.00015880242,0.0014112694,0.009066956],"genre_scores_gemma":[0.69261456,0.00036337948,0.3015364,0.00010780917,0.000083393046,0.000115198905,0.00015570989,0.00010995124,0.0049135503],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99974114,0.00003810952,0.000014420019,0.000044950943,0.00014126627,0.00002009491],"domain_scores_gemma":[0.9995277,0.00019525281,0.00005978991,0.00008328284,0.00009954218,0.000034530723],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031786982,0.00020954157,0.00022614523,0.00052557455,0.00017797628,0.0003240102,0.0005002069,0.0002522377,0.0017476927],"category_scores_gemma":[0.0009064172,0.00014981597,0.00016034098,0.00029860597,0.00022810334,0.0005355482,0.00037643343,0.00034050466,0.00041098314],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005080309,0.0001163673,0.0016047404,0.0002621155,0.000027091875,0.00040631095,0.00026160205,0.0052513513,0.5888504,0.011531933,0.0009621237,0.39021796],"study_design_scores_gemma":[0.00013714489,0.0012402197,0.0019123611,0.000054696768,0.00003960016,0.0015889002,0.000076111355,0.10900186,0.86398107,0.004233075,0.017688507,0.00004647884],"about_ca_topic_score_codex":0.00006464002,"about_ca_topic_score_gemma":0.00017419668,"teacher_disagreement_score":0.0017476927,"about_ca_system_score_codex":0.0001448523,"about_ca_system_score_gemma":0.00013249401,"threshold_uncertainty_score":0.0058466196},"labels":[],"label_agreement":null},{"id":"W2159160613","doi":"10.1109/ats.1992.224401","title":"Accumulator-based compaction for built-in self test of data-path architectures","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Accumulator (cryptography); Hydraulic accumulator; Computer science; Adder; Overhead (engineering); Path (computing); Compaction; Scheme (mathematics); Built-in self-test; Test data; Parallel computing; Computer engineering; Computer hardware; Algorithm; Embedded system; Mathematics; Engineering; Computer network; Operating system; Programming language","score_opus":0.07408531484793794,"score_gpt":0.32145255219479124,"score_spread":0.24736723734685329,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159160613","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14146285,0.00079823576,0.84955525,0.00012719152,0.00006209636,0.000116520874,0.00012149346,0.0030061104,0.0047502266],"genre_scores_gemma":[0.74168247,0.00022838585,0.25360262,0.00009151605,0.00004270426,0.000081419654,0.00018174919,0.00017456127,0.003914552],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995894,0.00011715003,0.000039975654,0.000054700617,0.00015881401,0.00004000273],"domain_scores_gemma":[0.99907887,0.00036581059,0.00014234548,0.0002281024,0.00015691908,0.000027931263],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036704505,0.00041656318,0.00033200457,0.0009177125,0.00031975945,0.00056346477,0.0006598677,0.0002642731,0.0019817736],"category_scores_gemma":[0.0014601877,0.00019358381,0.00021409117,0.0006177854,0.00038772367,0.0009036186,0.0005559148,0.00023449105,0.00033957182],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010798641,0.00009604387,0.0013117603,0.00028315332,0.000075204895,0.00045478396,0.00031628364,0.042264625,0.36300564,0.06003385,0.0026108613,0.5284679],"study_design_scores_gemma":[0.00008104302,0.0006135576,0.0013771198,0.000047163318,0.00008810731,0.00086681,0.000045936617,0.31406853,0.65297085,0.014054434,0.015729694,0.000056713878],"about_ca_topic_score_codex":0.00032982745,"about_ca_topic_score_gemma":0.0008156131,"teacher_disagreement_score":0.0019817736,"about_ca_system_score_codex":0.00044213652,"about_ca_system_score_gemma":0.00033219802,"threshold_uncertainty_score":0.006629646},"labels":[],"label_agreement":null},{"id":"W2159230625","doi":"10.1109/test.1991.519746","title":"FAST SIGNATURE COMPUTATION FOR LINEAR COMPACTORS","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; McGill University","funders":"","keywords":"Signature (topology); Computer science; Computation; Algorithm; Mathematics","score_opus":0.025415536879045957,"score_gpt":0.2768896053940603,"score_spread":0.25147406851501436,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159230625","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18109068,0.00072410353,0.8002388,0.0008539505,0.00023183336,0.00014152659,0.00044336377,0.0045547765,0.0117209],"genre_scores_gemma":[0.8130201,0.00020627228,0.1784891,0.00020334523,0.000104957144,0.000083846164,0.0006366862,0.0002470296,0.0070085973],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984484,0.00030339885,0.00009624756,0.00021339426,0.00064843835,0.000290056],"domain_scores_gemma":[0.9967483,0.0015387639,0.0002313843,0.00082010095,0.0005456468,0.00011583881],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008913756,0.00072903873,0.0009186211,0.0010815087,0.0007533148,0.0020978753,0.0010866274,0.00081500004,0.009619681],"category_scores_gemma":[0.004944184,0.00040592093,0.0006996195,0.0013215804,0.0010210357,0.0045397845,0.0018672594,0.0013052996,0.001472796],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0025240052,0.00018868578,0.0020305666,0.00042508086,0.00010985987,0.00029365323,0.00040047098,0.036047496,0.051353782,0.26314563,0.014582304,0.62889844],"study_design_scores_gemma":[0.00029884657,0.00041303487,0.0005772049,0.00008323415,0.00007013229,0.00031842466,0.00019868051,0.3471259,0.082891114,0.55811536,0.009831695,0.0000764104],"about_ca_topic_score_codex":0.001020443,"about_ca_topic_score_gemma":0.0018746592,"teacher_disagreement_score":0.009619681,"about_ca_system_score_codex":0.0011938916,"about_ca_system_score_gemma":0.0013084095,"threshold_uncertainty_score":0.032181025},"labels":[],"label_agreement":null},{"id":"W2159381165","doi":"10.1109/isqed.2011.5770739","title":"On evaluating signal selection algorithms for post-silicon debug","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Metric (unit); Computer science; TRACE (psycholinguistics); Chip; SIGNAL (programming language); Set (abstract data type); Key (lock); Selection (genetic algorithm); State (computer science); System on a chip; Algorithm; Electronic engineering; Embedded system; Computer engineering; Engineering; Telecommunications; Artificial intelligence; Operating system","score_opus":0.10697282806722477,"score_gpt":0.310420927580538,"score_spread":0.20344809951331325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159381165","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1990935,0.003701289,0.7886038,0.00071197026,0.00009775453,0.00032789368,0.00019334366,0.0029820001,0.004288476],"genre_scores_gemma":[0.538653,0.0006484101,0.45773813,0.00024681693,0.00009967475,0.00022654401,0.0006028428,0.0003287528,0.0014558483],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99331105,0.0034248936,0.00046040394,0.00066066114,0.001776381,0.0003666418],"domain_scores_gemma":[0.92776376,0.06411901,0.0022859403,0.001948125,0.0032376896,0.0006455574],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.009988505,0.0022733903,0.0016990822,0.0026182712,0.0008531445,0.0019878244,0.0017195434,0.002711346,0.0022200043],"category_scores_gemma":[0.042585053,0.00040824388,0.0008190614,0.0014564452,0.0013804559,0.0031992411,0.0013537478,0.0014493654,0.00042926107],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010408505,0.00041677718,0.00597627,0.00021907075,0.00015916637,0.000049152135,0.00006861772,0.67867553,0.0045403573,0.006825671,0.0013311018,0.30069742],"study_design_scores_gemma":[0.000054173408,0.00039563153,0.000518373,0.000014204739,0.000024634479,0.00004582706,0.000022943517,0.99363744,0.002795982,0.0021496704,0.00033280885,0.000008297476],"about_ca_topic_score_codex":0.00284828,"about_ca_topic_score_gemma":0.003083135,"teacher_disagreement_score":0.009988505,"about_ca_system_score_codex":0.0020584536,"about_ca_system_score_gemma":0.0025594134,"threshold_uncertainty_score":0.052824855},"labels":[],"label_agreement":null},{"id":"W2160258603","doi":"10.1109/glsv.1998.665244","title":"A design-for-testability technique for detecting delay faults in logic circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Testability; Computer science; Overhead (engineering); Fault detection and isolation; Node (physics); Fault (geology); Logic gate; Design for testing; Stuck-at fault; Electronic circuit; Electronic engineering; Algorithm; Engineering; Reliability engineering; Electrical engineering","score_opus":0.09349032429759559,"score_gpt":0.2784484553709442,"score_spread":0.18495813107334863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160258603","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02479938,0.00032996177,0.97193986,0.0001579616,0.000028027387,0.0001420487,0.000037314952,0.0013140207,0.0012513918],"genre_scores_gemma":[0.47584713,0.00041734765,0.52158093,0.00021333054,0.000058026617,0.00034290503,0.00018695975,0.00021312882,0.0011402286],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999065,0.00038507517,0.00005276775,0.00008079339,0.00033835752,0.00007807237],"domain_scores_gemma":[0.99689806,0.0020362108,0.00037905134,0.00047083094,0.00017778492,0.00003805213],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010101718,0.0011174163,0.00042315383,0.00088446983,0.00032777735,0.0004354865,0.00089501764,0.0007597531,0.0016682746],"category_scores_gemma":[0.0056664757,0.00034881372,0.00072919024,0.00043747138,0.0007492144,0.0010862651,0.00048272184,0.0008863102,0.0002822272],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000615149,0.00033584452,0.004623935,0.0009198512,0.00021336628,0.0008306978,0.000349764,0.16688967,0.22397411,0.060881373,0.0023934357,0.5379728],"study_design_scores_gemma":[0.00029019147,0.0023450798,0.0017740453,0.0001424136,0.00024699097,0.002592359,0.000038164104,0.77639616,0.16340631,0.036712445,0.015986357,0.0000695444],"about_ca_topic_score_codex":0.00058318174,"about_ca_topic_score_gemma":0.0006568744,"teacher_disagreement_score":0.0016682746,"about_ca_system_score_codex":0.00046527915,"about_ca_system_score_gemma":0.0005592624,"threshold_uncertainty_score":0.0055809617},"labels":[],"label_agreement":null},{"id":"W2160263648","doi":"10.1109/icvd.1994.282707","title":"Data path testability evaluation via functional testability measures","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Observability; Computer science; Path (computing); Design for testing; Controllability; Context (archaeology); Data mining; Very-large-scale integration; Algorithm; Theoretical computer science; Reliability engineering; Mathematics; Engineering; Embedded system; Programming language","score_opus":0.2576645035820368,"score_gpt":0.28992834363494097,"score_spread":0.03226384005290417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160263648","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.092988774,0.0004942268,0.900425,0.00017817007,0.000024131032,0.000080826016,0.00023005853,0.0006515811,0.0049271923],"genre_scores_gemma":[0.880018,0.00018282034,0.11830927,0.000038973612,0.000027794915,0.00013485379,0.0003479023,0.00010221732,0.0008381935],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99697125,0.0009219952,0.0001718188,0.00029993494,0.0014857425,0.00014925656],"domain_scores_gemma":[0.98910683,0.0072249053,0.0010075936,0.00066359487,0.0018540763,0.00014314461],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0021664032,0.0010467711,0.0004105692,0.004094621,0.00022202058,0.0013763248,0.0007110358,0.0005571954,0.0021169754],"category_scores_gemma":[0.0153462505,0.00016257806,0.00065535237,0.0011707414,0.0008216102,0.0017604497,0.0006208994,0.00052812265,0.0001934696],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004003293,0.00015506273,0.012056114,0.00038343552,0.00016793884,0.00018907675,0.00011409405,0.57040703,0.030254567,0.08171615,0.0009572513,0.3031989],"study_design_scores_gemma":[0.000028674722,0.00037266995,0.003285124,0.000057070018,0.00006443118,0.000142315,0.000040457857,0.91944045,0.042759363,0.031785384,0.0019921502,0.00003181491],"about_ca_topic_score_codex":0.0010484877,"about_ca_topic_score_gemma":0.00084879133,"teacher_disagreement_score":0.004094621,"about_ca_system_score_codex":0.0012766442,"about_ca_system_score_gemma":0.0005701499,"threshold_uncertainty_score":0.011457205},"labels":[],"label_agreement":null},{"id":"W2160458532","doi":"10.1109/glsv.1995.516049","title":"Statistical estimation of delay fault detectabilities and fault grading","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Benchmark (surveying); Fault (geology); Computer science; Stuck-at fault; Fault coverage; Fault model; Electronic circuit; Algorithm; Fault detection and isolation; Engineering; Artificial intelligence","score_opus":0.023513744452311757,"score_gpt":0.2397631060143629,"score_spread":0.21624936156205116,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160458532","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17435117,0.00020186948,0.8236637,0.000060581813,0.000014158062,0.000033062388,0.00013943209,0.0007415245,0.00079443125],"genre_scores_gemma":[0.9348075,0.00010292407,0.06428588,0.000023529074,0.000027335984,0.000044005494,0.00027900765,0.000052938696,0.0003768592],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985978,0.00032789973,0.000085914806,0.00026717078,0.0006364363,0.00008481666],"domain_scores_gemma":[0.9808188,0.012286288,0.0029680945,0.0018168107,0.0019467614,0.00016326434],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016622072,0.0004656137,0.0003662668,0.0019933935,0.00018352733,0.00052336894,0.00061567023,0.0004373067,0.0006964012],"category_scores_gemma":[0.023093874,0.00032760302,0.00036550727,0.0009634496,0.00046226548,0.0012581701,0.00042658122,0.00042038184,0.00019330825],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004796496,0.00012791614,0.09213003,0.00022240207,0.00024462174,0.00017963203,0.000185976,0.49338606,0.074851654,0.016531095,0.0005615175,0.32109946],"study_design_scores_gemma":[0.000012153764,0.00028943006,0.023449149,0.00001218947,0.00006463911,0.0003406601,0.000033005865,0.9142567,0.052929327,0.0074167196,0.0011538771,0.000042234995],"about_ca_topic_score_codex":0.0011709995,"about_ca_topic_score_gemma":0.0013958785,"teacher_disagreement_score":0.0019933935,"about_ca_system_score_codex":0.00056829554,"about_ca_system_score_gemma":0.00055427116,"threshold_uncertainty_score":0.008790731},"labels":[],"label_agreement":null},{"id":"W2160465664","doi":"10.1109/ats.1997.643989","title":"Built-in self-test for multi-port RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Port (circuit theory); Computer science; Built-in self-test; Embedded system; Engineering; Electronic engineering","score_opus":0.06820945911421018,"score_gpt":0.27396581419991256,"score_spread":0.2057563550857024,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160465664","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14999704,0.00037808472,0.8395336,0.00010724922,0.00007703536,0.000091340626,0.00008710141,0.005162062,0.00456653],"genre_scores_gemma":[0.7702573,0.00011775592,0.22642973,0.00010648674,0.000029659433,0.00008286791,0.00021621399,0.00020662336,0.00255341],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965024,0.00009620539,0.000022163247,0.000060216767,0.0001345801,0.000036586098],"domain_scores_gemma":[0.99898547,0.00037445946,0.000110787645,0.00026683084,0.00022878386,0.000033647095],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034207437,0.00037995714,0.00033765254,0.0005917546,0.00020357968,0.0004913866,0.0010046173,0.00035298534,0.0020418055],"category_scores_gemma":[0.0013564581,0.00020594968,0.00030375953,0.00026028545,0.00045844112,0.0011197169,0.00044308897,0.0004850541,0.0003749956],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00105114,0.00030644535,0.0079754405,0.00045271116,0.000104179984,0.0009079069,0.00017365806,0.072627366,0.2400402,0.055829998,0.0035525188,0.61697835],"study_design_scores_gemma":[0.00010309171,0.0007722622,0.0021862774,0.000039508555,0.00006479282,0.0014787803,0.00003476103,0.5529935,0.4105724,0.022062441,0.0096505135,0.000041611802],"about_ca_topic_score_codex":0.00016968121,"about_ca_topic_score_gemma":0.00031772774,"teacher_disagreement_score":0.0020418055,"about_ca_system_score_codex":0.00028319107,"about_ca_system_score_gemma":0.0002867846,"threshold_uncertainty_score":0.006830573},"labels":[],"label_agreement":null},{"id":"W2161122532","doi":"10.1109/tvlsi.2009.2038390","title":"Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Blocking (statistics); Computer science; Embedded system; Background debug mode interface; Software bug; System on a chip; Process (computing); Computer architecture; Chip; Parallel computing; Operating system; Software; Computer network","score_opus":0.011078198836716418,"score_gpt":0.2393542895014448,"score_spread":0.22827609066472837,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161122532","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12135767,0.0003746601,0.86966956,0.00016689715,0.00007149068,0.0001566126,0.000051566465,0.0063167666,0.001834921],"genre_scores_gemma":[0.7045718,0.00014444151,0.29199675,0.0001705536,0.000047997964,0.00015555524,0.00011847027,0.00015177077,0.0026427386],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99943966,0.00014389155,0.00005806541,0.000117588235,0.00017078324,0.000070101996],"domain_scores_gemma":[0.998161,0.00051278534,0.00033946434,0.0005718887,0.00033640128,0.000078430785],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008528149,0.0004819914,0.00035019798,0.00073890266,0.0003044214,0.00056053605,0.0017199854,0.0006590475,0.0020952448],"category_scores_gemma":[0.0018305131,0.00031376837,0.0002518542,0.00023484523,0.00044030545,0.0010179776,0.0008513685,0.00063349935,0.00043467298],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001680627,0.0006991026,0.010235045,0.000507603,0.0001668814,0.0007308963,0.0005260672,0.056356907,0.46453822,0.016807485,0.0030506556,0.4447005],"study_design_scores_gemma":[0.000358652,0.0027832147,0.006371999,0.00006850574,0.0002615708,0.0014642208,0.000070038666,0.5941714,0.37214345,0.0054454464,0.016764956,0.00009658351],"about_ca_topic_score_codex":0.00028448837,"about_ca_topic_score_gemma":0.00059185474,"teacher_disagreement_score":0.0020952448,"about_ca_system_score_codex":0.00027668025,"about_ca_system_score_gemma":0.0006004797,"threshold_uncertainty_score":0.0070093274},"labels":[],"label_agreement":null},{"id":"W2161191982","doi":"10.1109/19.982974","title":"Fault tolerance in systems design in VLSI using data compression under constraints of failure probabilities","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Université Libanaise","keywords":"Overhead (engineering); Very-large-scale integration; Benchmark (surveying); Built-in self-test; Computer science; Combinational logic; Fault coverage; Electronic circuit; Algorithm; Computer engineering; Logic gate; Engineering; Embedded system","score_opus":0.17710117267628664,"score_gpt":0.29951963819717403,"score_spread":0.12241846552088739,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161191982","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06182639,0.0012217982,0.9332804,0.00024474305,0.00002502772,0.000075906486,0.00003867909,0.000580614,0.0027064064],"genre_scores_gemma":[0.7502116,0.0016539396,0.24616405,0.000089954316,0.00009470393,0.00024798978,0.00011843457,0.00008368288,0.0013357108],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99923503,0.00024327243,0.000050593382,0.00005943589,0.00035881676,0.00005287684],"domain_scores_gemma":[0.99794644,0.0013741647,0.00019481624,0.0002923158,0.00016713123,0.000025016938],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001000667,0.00058588217,0.00061086734,0.00091147755,0.0002660387,0.0009981779,0.00048417546,0.0004242144,0.0010658264],"category_scores_gemma":[0.005174379,0.00029150897,0.00037834945,0.0010666242,0.00070117944,0.0014119752,0.00070055394,0.00046730842,0.00027096158],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023974825,0.00004514455,0.0014293095,0.00023567106,0.00006178855,0.00024524055,0.00023060781,0.64626527,0.025575243,0.073888205,0.00058747287,0.25119632],"study_design_scores_gemma":[0.00004735163,0.00024693142,0.00044069343,0.000057141435,0.000030746072,0.00021244634,0.000033858632,0.92488,0.028138984,0.04292869,0.0029671853,0.00001594544],"about_ca_topic_score_codex":0.0005652824,"about_ca_topic_score_gemma":0.00066874916,"teacher_disagreement_score":0.0010658264,"about_ca_system_score_codex":0.0005128664,"about_ca_system_score_gemma":0.00060411403,"threshold_uncertainty_score":0.0052921176},"labels":[],"label_agreement":null},{"id":"W2161298888","doi":"10.1109/iccd.1988.25731","title":"Integrated design and test synthesis","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Test (biology); Computer science; Design for testing; Test design; Very-large-scale integration; Design methods; Test method; Reliability engineering; Embedded system; Engineering; Mathematics","score_opus":0.03210546012461962,"score_gpt":0.21413545661514002,"score_spread":0.1820299964905204,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161298888","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004379065,0.00048925506,0.96990144,0.00011262796,0.00018445766,0.00024174628,0.00024539823,0.0036098238,0.020836111],"genre_scores_gemma":[0.17812386,0.00065878313,0.7963099,0.00040170265,0.0001480072,0.00083919463,0.0012903824,0.0005804578,0.02164772],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982792,0.00023669464,0.00008635365,0.0002894313,0.0008849,0.00022334464],"domain_scores_gemma":[0.9991737,0.00017530289,0.00006338734,0.00021384012,0.00032978467,0.000043971202],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007463152,0.00095140364,0.0008304703,0.00095441425,0.00039258559,0.0014539812,0.001538098,0.00081421336,0.014784935],"category_scores_gemma":[0.0016032937,0.00038886786,0.00082441303,0.00070897955,0.0004346995,0.00078567606,0.0010704512,0.0009686162,0.0041003576],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031338065,0.00019646875,0.0005223802,0.0006896331,0.00013555265,0.00045258392,0.0001474426,0.074182115,0.15048403,0.082057126,0.016470678,0.67434853],"study_design_scores_gemma":[0.00032374283,0.0019189483,0.00095841,0.00019256817,0.00029726507,0.0017996564,0.00010543752,0.39666963,0.23801197,0.053107496,0.30650738,0.000107522625],"about_ca_topic_score_codex":0.000846131,"about_ca_topic_score_gemma":0.0012594056,"teacher_disagreement_score":0.014784935,"about_ca_system_score_codex":0.0007112578,"about_ca_system_score_gemma":0.0012173274,"threshold_uncertainty_score":0.04946053},"labels":[],"label_agreement":null},{"id":"W2161383055","doi":"10.1109/dsd.2002.1115375","title":"Use of the autocorrelation function in the classification of switching functions","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Autocorrelation; Class (philosophy); Function (biology); Computer science; Diagram; Mathematics; Artificial intelligence; Pattern recognition (psychology); Algorithm; Theoretical computer science; Statistics","score_opus":0.07367850682425046,"score_gpt":0.24192523762034715,"score_spread":0.1682467307960967,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161383055","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05687845,0.0008181877,0.93159795,0.0002995493,0.00019792544,0.00008114126,0.00009927282,0.00063121296,0.009396381],"genre_scores_gemma":[0.59270334,0.0012147657,0.4022427,0.00018100328,0.0004887079,0.00020758383,0.00032747778,0.00016670636,0.002467738],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99865663,0.0003551427,0.00016638821,0.00020387438,0.00043533745,0.00018255533],"domain_scores_gemma":[0.9959045,0.0018980332,0.000418401,0.00062346295,0.00094401767,0.00021160685],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001722177,0.00071381166,0.0005704976,0.0038884787,0.0009480936,0.0023361847,0.0008176336,0.0009357829,0.0014534205],"category_scores_gemma":[0.007010597,0.00016822264,0.00064113986,0.002325021,0.00297753,0.0023056888,0.00069993193,0.0012642768,0.00085517426],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030617396,0.00010018135,0.0031152428,0.00014825907,0.000027786955,0.000273148,0.0005336439,0.0211981,0.039033405,0.5668107,0.0020234054,0.36642992],"study_design_scores_gemma":[0.000065286804,0.00042081057,0.0036013427,0.00015981431,0.00008660594,0.0015201389,0.00042352214,0.48874632,0.047763914,0.43316692,0.023835655,0.00020976865],"about_ca_topic_score_codex":0.0011645699,"about_ca_topic_score_gemma":0.00059954956,"teacher_disagreement_score":0.0038884787,"about_ca_system_score_codex":0.0007530575,"about_ca_system_score_gemma":0.000983566,"threshold_uncertainty_score":0.009107828},"labels":[],"label_agreement":null},{"id":"W2161640389","doi":"10.5555/996070.1009951","title":"Hardware/Software Co-testing of Embedded Memories in Complex SOCs","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Embedded system; Overhead (engineering); Computer science; Scalability; System on a chip; Software; Embedded software; Design for testing; Chip; Computer hardware; Computer architecture; Reliability engineering; Engineering; Operating system","score_opus":0.07521814429602028,"score_gpt":0.2861398443099263,"score_spread":0.210921700013906,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161640389","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29879606,0.000915417,0.692042,0.00021955303,0.000058773505,0.00011028413,0.00004444003,0.0020485308,0.005764821],"genre_scores_gemma":[0.8843474,0.00018735437,0.113351956,0.00008235887,0.000037129346,0.00006235674,0.00006460736,0.00006159013,0.0018053333],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994136,0.0001523155,0.000035137855,0.00007574621,0.00025982258,0.000063330226],"domain_scores_gemma":[0.99861777,0.00063384115,0.00019929532,0.00026437838,0.00023344644,0.000051248135],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004289432,0.00046009073,0.00029455865,0.0004568521,0.00020154595,0.0006486245,0.0008173671,0.0005047272,0.0013460348],"category_scores_gemma":[0.001588846,0.00019607344,0.00025629118,0.000306753,0.0005267657,0.00091163605,0.00049635634,0.0003695546,0.00016206483],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007098265,0.00030761468,0.006352282,0.00045124846,0.00010883802,0.001463108,0.00023612102,0.11387362,0.27576992,0.027451903,0.0014721369,0.57180333],"study_design_scores_gemma":[0.00007227632,0.0009683459,0.0020867668,0.0000314658,0.00008020052,0.0017854143,0.00005458279,0.7207432,0.25726983,0.010962359,0.0059205405,0.000024980147],"about_ca_topic_score_codex":0.00031036598,"about_ca_topic_score_gemma":0.0004777111,"teacher_disagreement_score":0.0013460348,"about_ca_system_score_codex":0.0002567953,"about_ca_system_score_gemma":0.00038985204,"threshold_uncertainty_score":0.0045028925},"labels":[],"label_agreement":null},{"id":"W2161969300","doi":"10.1109/ftcs.1988.5309","title":"A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Fault (geology); Benchmark (surveying); Line (geometry); Tracing; Combinational logic; Algorithm; Computer science; Mathematics; Logic gate","score_opus":0.03696100882501352,"score_gpt":0.27709684762426107,"score_spread":0.24013583879924755,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161969300","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.052339338,0.00015009714,0.9432994,0.000060072383,0.000012363343,0.00003452076,0.000079995094,0.00096311164,0.0030611462],"genre_scores_gemma":[0.7854723,0.00024218693,0.21046531,0.000059153866,0.00002122024,0.00010420969,0.00023172004,0.00023609502,0.0031678248],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997985,0.000067599365,0.000009064227,0.000025508241,0.0000770391,0.000022427417],"domain_scores_gemma":[0.9994006,0.00038146472,0.000040955896,0.0000881327,0.000076893295,0.000011940918],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039771706,0.00064723106,0.000407734,0.00055432477,0.00030522028,0.00046834906,0.00059583056,0.00039816185,0.0036193046],"category_scores_gemma":[0.001534931,0.00027810095,0.0005181293,0.0002752836,0.0003993286,0.000794342,0.00032505413,0.0005221942,0.00026605724],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000056219345,0.000015378648,0.00035003328,0.000031219388,0.000012440144,0.000060707425,0.000039910527,0.9555049,0.008179504,0.011717354,0.00032836,0.023704018],"study_design_scores_gemma":[0.0000026980542,0.0000097900665,0.000030288775,0.000002043735,0.0000017578656,0.000007573616,0.0000013934763,0.9964941,0.0012809674,0.0018540212,0.00031385288,0.0000013994252],"about_ca_topic_score_codex":0.005700456,"about_ca_topic_score_gemma":0.0054813563,"teacher_disagreement_score":0.005700456,"about_ca_system_score_codex":0.00067810324,"about_ca_system_score_gemma":0.00047618416,"threshold_uncertainty_score":0.0121077895},"labels":[],"label_agreement":null},{"id":"W2162143035","doi":"10.1109/test.1995.529850","title":"Re-examining the needs of the mixed-signal test community","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Test (biology); Test equipment; Computer science; SIGNAL (programming language); Automatic test equipment; Device under test; Reliability engineering; Mixed-signal integrated circuit; Engineering; Telecommunications; Integrated circuit; Operating system","score_opus":0.07483597843633515,"score_gpt":0.23078437217589495,"score_spread":0.15594839373955982,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162143035","genre_codex":"commentary","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012700343,0.021313729,0.01158828,0.92231905,0.012246219,0.000058128935,0.00005812833,0.00030887936,0.019407216],"genre_scores_gemma":[0.23606808,0.09303445,0.07278804,0.41482887,0.037674595,0.00027661517,0.0005860519,0.0008940614,0.1438491],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.98818773,0.004033597,0.00074848096,0.0007520025,0.005276318,0.0010018762],"domain_scores_gemma":[0.9040092,0.030354856,0.0018337707,0.003211541,0.05179891,0.008791676],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.019017583,0.0006020456,0.0008226838,0.0026787845,0.0034784207,0.009405279,0.003296086,0.010018521,0.009586191],"category_scores_gemma":[0.039374296,0.00039211486,0.0006521822,0.0015474012,0.0043840157,0.013136006,0.0035507472,0.0074613816,0.0038388239],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013174127,0.0002727437,0.005539616,0.0011701605,0.000024570094,0.0016240554,0.007335286,0.00073384907,0.0056041162,0.043440886,0.3881265,0.5459965],"study_design_scores_gemma":[0.000020134055,0.00014209478,0.0041490886,0.001273544,0.000020305424,0.0022319274,0.021544823,0.0015622468,0.0011674723,0.027209442,0.94060016,0.00007875619],"about_ca_topic_score_codex":0.0047479346,"about_ca_topic_score_gemma":0.011800569,"teacher_disagreement_score":0.019017583,"about_ca_system_score_codex":0.0027368888,"about_ca_system_score_gemma":0.0070781643,"threshold_uncertainty_score":0.100575745},"labels":[],"label_agreement":null},{"id":"W2162203172","doi":"10.1109/tcad.2007.895791","title":"Test and Measurement of Analog and RF Cores in Mixed-Signal SoC Environment","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Chip; Waveform; Bandwidth (computing); Electronic engineering; Amplifier; CMOS; Sampling (signal processing); System on a chip; Test method; Engineering; Computer science; Electrical engineering; Voltage; Telecommunications; Detector; Embedded system","score_opus":0.042336293711384615,"score_gpt":0.22148011225798325,"score_spread":0.17914381854659864,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162203172","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.65586656,0.0003784837,0.33824313,0.00006581685,0.00007532185,0.00016331124,0.00017623717,0.0015465987,0.0034845846],"genre_scores_gemma":[0.9293643,0.00008523673,0.06912677,0.000070770824,0.000015414895,0.00007155454,0.00012496494,0.000060366838,0.0010805079],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992048,0.00018804001,0.000047482972,0.00009432154,0.00039955645,0.0000658262],"domain_scores_gemma":[0.9986191,0.00038905957,0.00020726862,0.00015071606,0.00054711325,0.00008676085],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004758371,0.0004613802,0.00027201246,0.0004212981,0.00012162942,0.00036371715,0.00044527146,0.00034798085,0.00082955323],"category_scores_gemma":[0.0016056914,0.0001495726,0.0001322953,0.0002241948,0.00020068034,0.00056784746,0.0003554403,0.00016509094,0.00024863775],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071102567,0.000161199,0.011913328,0.0002968893,0.000064849024,0.00052119064,0.00023206258,0.008750959,0.8547022,0.0013332723,0.0004283002,0.120884866],"study_design_scores_gemma":[0.000059745278,0.0035693164,0.013118447,0.00002570078,0.000077039316,0.0013667558,0.000121019104,0.10450177,0.87169963,0.0004218885,0.0050042644,0.000034529934],"about_ca_topic_score_codex":0.00025654008,"about_ca_topic_score_gemma":0.0006492711,"teacher_disagreement_score":0.00082955323,"about_ca_system_score_codex":0.0002192465,"about_ca_system_score_gemma":0.0002342008,"threshold_uncertainty_score":0.0027751327},"labels":[],"label_agreement":null},{"id":"W2162281676","doi":"10.1109/vtest.1996.510896","title":"Oscillation-test strategy for analog and mixed-signal integrated circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":170,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Oscillation (cell signaling); Analogue electronics; Automatic test pattern generation; Electronic circuit; Electronic engineering; Computer science; Operational amplifier; Test method; Mixed-signal integrated circuit; Design for testing; Amplifier; Control theory (sociology); Engineering; Electrical engineering; Mathematics; Artificial intelligence; CMOS; Statistics","score_opus":0.05099020794584744,"score_gpt":0.24573746212947248,"score_spread":0.19474725418362504,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162281676","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040472716,0.0007642744,0.9523654,0.00010911134,0.000068868714,0.00010059576,0.000050135604,0.00067483395,0.0053939987],"genre_scores_gemma":[0.66948473,0.00038269992,0.32552645,0.00017530638,0.000052722735,0.0001713039,0.0002003733,0.00005829689,0.0039480915],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99967396,0.00007296826,0.000022376898,0.00004845729,0.00015703277,0.000025164616],"domain_scores_gemma":[0.9997452,0.00009526533,0.00002925062,0.000032824966,0.0000819966,0.000015534397],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026183834,0.00045436248,0.00025234185,0.0004709225,0.00023342724,0.00030931647,0.0007578037,0.0003281604,0.0015094696],"category_scores_gemma":[0.00073016336,0.000117322736,0.00016749631,0.00033968824,0.00034616582,0.0005200588,0.00033938527,0.00030256584,0.00025146332],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033512633,0.00009776386,0.0019786009,0.00027669358,0.000036204903,0.000492354,0.00015299163,0.015784658,0.3759651,0.053293653,0.0027322925,0.5488546],"study_design_scores_gemma":[0.00017557977,0.0021421097,0.0040332912,0.000077239456,0.00009974778,0.002735248,0.00007710336,0.57792723,0.3358336,0.03854463,0.038267195,0.000086947475],"about_ca_topic_score_codex":0.0006096991,"about_ca_topic_score_gemma":0.0007452814,"teacher_disagreement_score":0.0015094696,"about_ca_system_score_codex":0.00030792414,"about_ca_system_score_gemma":0.0002678189,"threshold_uncertainty_score":0.005049646},"labels":[],"label_agreement":null},{"id":"W2162547993","doi":"10.1109/test.1991.519709","title":"Cube-Contained Random Patterns and their Application to the Complete Testing of Synthesized Multi-le","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Cube (algebra); Computer science; Algorithm; Combinatorics; Mathematics","score_opus":0.03305151436652429,"score_gpt":0.23417608877315563,"score_spread":0.20112457440663134,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162547993","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08109608,0.00017559336,0.9126292,0.0001444502,0.000053722884,0.000086398395,0.0001293177,0.0008717312,0.004813443],"genre_scores_gemma":[0.75642246,0.0002041351,0.23936144,0.00012802328,0.000042576034,0.00013500745,0.00020891902,0.00016099548,0.003336494],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994585,0.00017585895,0.000024292673,0.0000672603,0.00023859907,0.000035451834],"domain_scores_gemma":[0.99673057,0.0021697977,0.0002256285,0.00044695626,0.00034789025,0.00007916642],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004946933,0.0003699933,0.0003275125,0.0006601171,0.00019383816,0.00047504986,0.0006304252,0.0007036287,0.0022369672],"category_scores_gemma":[0.0063162916,0.0002450529,0.00031583442,0.00067692745,0.00069509965,0.0006800231,0.0005234508,0.00046919205,0.00031933084],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011793595,0.00015969429,0.0026299777,0.00026343216,0.0000773987,0.0015813272,0.0003249158,0.34491506,0.08184903,0.23584549,0.0031718384,0.32800248],"study_design_scores_gemma":[0.000033343716,0.00014075323,0.000366149,0.000014701832,0.000012724758,0.00064210035,0.000018159255,0.93800783,0.0196411,0.039927516,0.0011786657,0.000016938046],"about_ca_topic_score_codex":0.000559596,"about_ca_topic_score_gemma":0.00076829916,"teacher_disagreement_score":0.0022369672,"about_ca_system_score_codex":0.0003022527,"about_ca_system_score_gemma":0.00029292091,"threshold_uncertainty_score":0.007483363},"labels":[],"label_agreement":null},{"id":"W2162571237","doi":"10.1109/icecs.2007.4510936","title":"New Analog Test Metrics Based on Probabilistic and Deterministic Combination Approaches","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Metric (unit); Parametric statistics; Probabilistic logic; Computer science; Design for testing; Fault (geology); Automatic test pattern generation; Fault detection and isolation; Algorithm; Reliability engineering; Mathematics; Engineering; Statistics; Artificial intelligence; Electronic circuit","score_opus":0.05380506355680768,"score_gpt":0.2442380959636529,"score_spread":0.19043303240684523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162571237","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011805379,0.0014282247,0.98185605,0.00014754929,0.00003825296,0.00006848055,0.00014255515,0.0005102643,0.00400327],"genre_scores_gemma":[0.5705631,0.0011435455,0.425179,0.00023678323,0.0002058857,0.0003937767,0.00055203197,0.00029080443,0.0014351285],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.98884565,0.0031699066,0.000730421,0.0009338931,0.0059727076,0.00034739575],"domain_scores_gemma":[0.98455936,0.009069476,0.0023050304,0.0015831509,0.0022744474,0.00020859424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0038489245,0.0019123773,0.0011558693,0.005706183,0.00040441516,0.0017723055,0.001581168,0.00136077,0.0016684994],"category_scores_gemma":[0.025238026,0.000536599,0.0010336614,0.004001631,0.0014345715,0.0033509731,0.0019079254,0.0013799828,0.00028937683],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002456281,0.0000913776,0.00556632,0.000404386,0.00020723656,0.00020299008,0.00010127947,0.55044806,0.017328095,0.08417922,0.001572489,0.33965293],"study_design_scores_gemma":[0.000030475592,0.00038515154,0.0027288892,0.00006322577,0.00009597086,0.00064223,0.000024880665,0.9155816,0.010640914,0.06507258,0.0046513113,0.00008283477],"about_ca_topic_score_codex":0.0009992827,"about_ca_topic_score_gemma":0.0010512647,"teacher_disagreement_score":0.005706183,"about_ca_system_score_codex":0.0015992656,"about_ca_system_score_gemma":0.00073330867,"threshold_uncertainty_score":0.020355284},"labels":[],"label_agreement":null},{"id":"W2162632189","doi":"10.1109/dbt.2005.1531296","title":"On the test quality evaluation of current testing techniques","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Current (fluid); Yield (engineering); Quality (philosophy); Computer science; Reliability engineering; Test (biology); Data mining; Engineering; Electrical engineering; Materials science","score_opus":0.2566055290372551,"score_gpt":0.40140840230724023,"score_spread":0.14480287326998514,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162632189","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22345601,0.003812615,0.76491535,0.00029748582,0.00006123513,0.00014706321,0.00028384672,0.0014137181,0.005612616],"genre_scores_gemma":[0.88576823,0.00073657016,0.111749016,0.0001105193,0.000055277385,0.000060610946,0.0004486802,0.00023659076,0.0008344293],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99001837,0.0019054521,0.0003890523,0.00064854044,0.0067527094,0.0002858133],"domain_scores_gemma":[0.9665554,0.019916596,0.0035370165,0.001829194,0.007884112,0.00027768212],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005836905,0.00081986526,0.00072343764,0.0041986876,0.00033814364,0.001715631,0.0010385632,0.00079028495,0.0011307693],"category_scores_gemma":[0.02738712,0.00020463408,0.0005621253,0.0015132646,0.0013484065,0.0021136054,0.0008375396,0.0005107618,0.00037487547],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013661864,0.00031334668,0.05817659,0.00063786615,0.00034487667,0.00035596438,0.00047973206,0.23755129,0.09658048,0.015079393,0.0016039287,0.5875103],"study_design_scores_gemma":[0.000118311174,0.0024103792,0.059697907,0.0002303021,0.00031106695,0.0017473705,0.0003292278,0.7922007,0.12409881,0.010458813,0.008218131,0.00017898799],"about_ca_topic_score_codex":0.0018841667,"about_ca_topic_score_gemma":0.0010244191,"teacher_disagreement_score":0.005836905,"about_ca_system_score_codex":0.0011193282,"about_ca_system_score_gemma":0.00035338805,"threshold_uncertainty_score":0.030868888},"labels":[],"label_agreement":null},{"id":"W2162972716","doi":"10.1109/test.2001.966702","title":"Identifying redundant gate replacements in verification by error modeling","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Redundancy (engineering); Combinational logic; Computer science; Algorithm; Fault detection and isolation; Identification (biology); Reliability engineering; Automatic test pattern generation; Electronic circuit; Computer engineering; Logic gate; Engineering; Artificial intelligence","score_opus":0.0903996351668785,"score_gpt":0.2747055919965391,"score_spread":0.1843059568296606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162972716","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.065356866,0.0002529913,0.9331847,0.00007919985,0.000008717331,0.000018388044,0.000022842294,0.00034012433,0.00073617726],"genre_scores_gemma":[0.7859547,0.00030979127,0.21248347,0.00004665081,0.000018563986,0.000043017168,0.00007378847,0.00006155277,0.0010084824],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984459,0.0005618049,0.000072530696,0.00016587407,0.0006522918,0.00010172754],"domain_scores_gemma":[0.9968829,0.0021241908,0.00025662457,0.00056325994,0.00015393326,0.000019195497],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015609879,0.0005515011,0.00062922406,0.0007434499,0.000290975,0.0007160512,0.0008486749,0.00078006304,0.0005700513],"category_scores_gemma":[0.007300493,0.00034253942,0.0005540179,0.0005853187,0.0013750907,0.0024103092,0.0006850117,0.0005168907,0.0001512062],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002046398,0.000026690328,0.0016169078,0.00010679726,0.000036980764,0.00022541208,0.00018282927,0.8170319,0.018149592,0.09099977,0.00021381717,0.07120461],"study_design_scores_gemma":[0.000007783976,0.00006989483,0.00015665549,0.000012877068,0.0000148178115,0.00015682021,0.000019458224,0.95725256,0.013548098,0.027887112,0.0008610417,0.000012902378],"about_ca_topic_score_codex":0.001139212,"about_ca_topic_score_gemma":0.000983396,"teacher_disagreement_score":0.0015609879,"about_ca_system_score_codex":0.00048478483,"about_ca_system_score_gemma":0.0004495813,"threshold_uncertainty_score":0.0082553625},"labels":[],"label_agreement":null},{"id":"W2162979607","doi":"10.1109/date.2007.364595","title":"Low Cost Debug Architecture using Lossy Compression for Silicon Debug","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":74,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Background debug mode interface; Computer science; Lossy compression; Embedded system; Field-programmable gate array; TRACE (psycholinguistics); Computer architecture; Operating system","score_opus":0.03580331556783997,"score_gpt":0.29525375587941305,"score_spread":0.25945044031157305,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162979607","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07774392,0.00091951835,0.9027566,0.00041213768,0.00013467718,0.00029320188,0.00018184826,0.010440886,0.007117265],"genre_scores_gemma":[0.63560873,0.0004069239,0.35035488,0.00047663326,0.00012428944,0.00030649718,0.00042016397,0.00029384694,0.0120080905],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996431,0.000052818632,0.000019244664,0.00005773892,0.00018246869,0.000044681048],"domain_scores_gemma":[0.99948895,0.00016419518,0.00005080198,0.00015890742,0.0001151377,0.000022114386],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033960014,0.0005927512,0.00037002115,0.0010357477,0.00037176444,0.0007547595,0.0016526568,0.00055793085,0.0075580534],"category_scores_gemma":[0.00090468244,0.00026254554,0.00017389099,0.0007101639,0.0003624361,0.001582455,0.00083581987,0.0006609213,0.0013585176],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010859162,0.00031090426,0.0023759636,0.00029434505,0.00006325988,0.00035035942,0.00020210195,0.015081954,0.26797122,0.012394907,0.008941286,0.6909278],"study_design_scores_gemma":[0.00029944922,0.0018030792,0.0028977804,0.00007560418,0.000118096505,0.0018794187,0.000110569395,0.40114033,0.5441802,0.008239914,0.039138656,0.000116959985],"about_ca_topic_score_codex":0.00063952623,"about_ca_topic_score_gemma":0.0013507484,"teacher_disagreement_score":0.0075580534,"about_ca_system_score_codex":0.00048442892,"about_ca_system_score_gemma":0.00049437606,"threshold_uncertainty_score":0.025284171},"labels":[],"label_agreement":null},{"id":"W2163210470","doi":"10.1109/etc.1993.246565","title":"A deductive method for simulating transistor stuck-open faults in CMOS circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"CMOS; Computer science; Transistor; Electronic circuit; Electronic engineering; Electrical engineering; Engineering","score_opus":0.09269249974085134,"score_gpt":0.33426922519591395,"score_spread":0.24157672545506262,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163210470","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0021964062,0.00004233746,0.9959602,0.00002755261,0.000014971482,0.000035504665,0.00004239617,0.00096665375,0.0007141263],"genre_scores_gemma":[0.10712993,0.00015152615,0.89101183,0.00007410581,0.000022716475,0.00015388563,0.0001772294,0.00021842147,0.00106042],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99928856,0.00022494156,0.000050412393,0.00009739072,0.00029808382,0.000040593346],"domain_scores_gemma":[0.9982937,0.0012145448,0.000072266404,0.00022761144,0.00016583722,0.000026014191],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009142669,0.0006591239,0.00043505643,0.0007790676,0.0004886674,0.0008673614,0.0017096692,0.00082009577,0.00373915],"category_scores_gemma":[0.003723162,0.0005331869,0.0009362556,0.000372882,0.0012179485,0.0013674541,0.0006573406,0.0009135111,0.000739513],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002113224,0.00016621247,0.0010536822,0.0008045281,0.000097173346,0.00066656974,0.0005924417,0.4107358,0.057106655,0.19454217,0.0037621362,0.3302613],"study_design_scores_gemma":[0.000114760165,0.00017331491,0.00013423759,0.00006166746,0.000057740264,0.00044347972,0.00003253374,0.86034894,0.040630113,0.078189105,0.019771451,0.000042594904],"about_ca_topic_score_codex":0.0011143538,"about_ca_topic_score_gemma":0.0012315025,"teacher_disagreement_score":0.00373915,"about_ca_system_score_codex":0.00059084274,"about_ca_system_score_gemma":0.00069504266,"threshold_uncertainty_score":0.01250869},"labels":[],"label_agreement":null},{"id":"W2163383575","doi":"10.1109/ats.1998.741610","title":"Non-intrusive testing of high-speed CML circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Electronic circuit; Computer science; Fault (geology); Spice; Synchronous optical networking; Electronic engineering; Fault coverage; Automatic test pattern generation; Logic gate; Reliability engineering; Embedded system; Engineering; Electrical engineering; Telecommunications","score_opus":0.03859716480584348,"score_gpt":0.2226265975479907,"score_spread":0.18402943274214723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163383575","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35069862,0.0013933274,0.6411129,0.0002840556,0.00010813337,0.00028618876,0.00010927183,0.0014567315,0.0045506274],"genre_scores_gemma":[0.908132,0.00027202893,0.09022549,0.000106154665,0.00003252407,0.0000963445,0.000082278566,0.00002669055,0.0010264787],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989832,0.0002118535,0.00003067642,0.0001162511,0.0006008094,0.00005714922],"domain_scores_gemma":[0.9983272,0.00059408,0.00043955262,0.00027523295,0.0002889923,0.00007502195],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041944813,0.0004574025,0.00027242408,0.0006669966,0.00021279542,0.00041042027,0.0010964401,0.00041209883,0.0008532124],"category_scores_gemma":[0.002072195,0.00019050486,0.00021136679,0.00033788808,0.00090668537,0.0009586077,0.0006343688,0.00043944395,0.00013297421],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002385394,0.000091267204,0.0040806634,0.0002556634,0.00004587501,0.0005423276,0.00015023343,0.010556099,0.8076526,0.0116867535,0.00073063467,0.1639694],"study_design_scores_gemma":[0.00012081145,0.0030852638,0.0062076445,0.00003265792,0.000060854672,0.00455099,0.00006886774,0.14832237,0.8209153,0.0076248324,0.008962328,0.000048002934],"about_ca_topic_score_codex":0.00016411627,"about_ca_topic_score_gemma":0.00032316986,"teacher_disagreement_score":0.0010964401,"about_ca_system_score_codex":0.0003096065,"about_ca_system_score_gemma":0.00033973553,"threshold_uncertainty_score":0.0028542876},"labels":[],"label_agreement":null},{"id":"W2163437963","doi":"10.1109/ccece.1999.807228","title":"A comparative analysis of high-speed digital test techniques","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Computer science; Task (project management); Computer architecture; Integrated circuit; Electronic circuit; Digital electronics; Embedded system; Electronic engineering; Engineering; Electrical engineering; Systems engineering; Operating system","score_opus":0.027094831241379812,"score_gpt":0.2670710050480893,"score_spread":0.23997617380670946,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163437963","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.56166536,0.037491594,0.35916382,0.00052246393,0.0002361016,0.00033192922,0.00048856926,0.0012626344,0.038837634],"genre_scores_gemma":[0.90899897,0.00580549,0.08077772,0.0000927379,0.000130181,0.0001232684,0.0004813696,0.00007585154,0.0035143879],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99769646,0.00068074395,0.000116364965,0.00010911021,0.001252445,0.00014484009],"domain_scores_gemma":[0.9839114,0.011895271,0.0008967926,0.0008678462,0.0023050262,0.00012364997],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017279054,0.00048211616,0.0002625846,0.003828388,0.00024865245,0.00076412555,0.0008189302,0.0005983636,0.0044309795],"category_scores_gemma":[0.012762545,0.00011957462,0.00047398146,0.0026722662,0.00026943444,0.0011665563,0.00035509773,0.00023978605,0.0005352173],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015905853,0.00016536891,0.006495876,0.0009509856,0.00014071855,0.00015990394,0.000120752025,0.045511294,0.02451042,0.026615059,0.0012898218,0.89244914],"study_design_scores_gemma":[0.0008384258,0.015525379,0.08101388,0.00084894674,0.0014372112,0.0071910713,0.0008300523,0.63883895,0.13361897,0.042132992,0.0775248,0.00019938512],"about_ca_topic_score_codex":0.00040384516,"about_ca_topic_score_gemma":0.0004939411,"teacher_disagreement_score":0.0044309795,"about_ca_system_score_codex":0.00056598196,"about_ca_system_score_gemma":0.00037176925,"threshold_uncertainty_score":0.014823079},"labels":[],"label_agreement":null},{"id":"W2163610678","doi":"10.1109/imtc.2001.928815","title":"On using twisted-ring counters for testing embedded cores in system-on-a-chip designs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Test compression; Automatic test pattern generation; Computer science; Benchmark (surveying); Code coverage; Test set; Design for testing; Built-in self-test; Test (biology); Automatic test equipment; Embedded system; Electronic circuit; Reliability engineering; Engineering; Testability; Artificial intelligence; Software","score_opus":0.17080298124248505,"score_gpt":0.28677495057445257,"score_spread":0.11597196933196752,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163610678","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15805185,0.0006735247,0.83612144,0.00015196124,0.000054755215,0.00012151277,0.00005728264,0.001555135,0.0032126291],"genre_scores_gemma":[0.5619073,0.00055021164,0.43566686,0.00014033828,0.00004009941,0.0001092122,0.00011211975,0.00010887714,0.0013649189],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993624,0.00025963664,0.00004399847,0.000069478694,0.00022077987,0.000043778145],"domain_scores_gemma":[0.9971027,0.0017111896,0.00037461123,0.0004184973,0.0003373175,0.00005559723],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00059321575,0.0006279049,0.00029692397,0.00070407614,0.00021111904,0.0004981253,0.0010421432,0.00038681383,0.0009624482],"category_scores_gemma":[0.003730024,0.00017619558,0.00016211087,0.0008607854,0.00062865246,0.0016857795,0.0004433949,0.00047649952,0.0003483528],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011157908,0.00014107775,0.0046548336,0.00031812335,0.00005751297,0.00044436584,0.0002447799,0.044288244,0.29676884,0.025145562,0.00093049806,0.6258904],"study_design_scores_gemma":[0.00008005189,0.002537302,0.0018623428,0.00006332028,0.00010338512,0.0020142721,0.000076002165,0.36759955,0.6052117,0.009996929,0.010373772,0.00008127501],"about_ca_topic_score_codex":0.00026364523,"about_ca_topic_score_gemma":0.00047361522,"teacher_disagreement_score":0.0010421432,"about_ca_system_score_codex":0.0002590429,"about_ca_system_score_gemma":0.00025076565,"threshold_uncertainty_score":0.003219664},"labels":[],"label_agreement":null},{"id":"W2163733344","doi":"10.5555/882452.874405","title":"Incremental Diagnosis and Correction of Multiple Faults and Errors","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Heuristics; Computer science; Debugging; Algorithm; Simple (philosophy); Fault (geology); Fault coverage; Computer engineering; Electronic circuit; Programming language","score_opus":0.032301530620038474,"score_gpt":0.22792174758432585,"score_spread":0.19562021696428739,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163733344","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024032954,0.00022502044,0.9714722,0.00015341872,0.00005344072,0.000057571644,0.000023466031,0.0023945868,0.0015873485],"genre_scores_gemma":[0.54838735,0.0002321844,0.4488158,0.0001502844,0.000041588846,0.00008144168,0.000103945196,0.00013720557,0.0020502575],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988325,0.00023109678,0.000052065225,0.00020807052,0.00054654223,0.00012978025],"domain_scores_gemma":[0.9958949,0.002094715,0.00028619182,0.0010022866,0.0006032511,0.0001186812],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00088083453,0.0006716932,0.0007647728,0.0010088278,0.00041187284,0.00077415694,0.0022961611,0.0009805752,0.0022325655],"category_scores_gemma":[0.0066671846,0.00045061597,0.000605316,0.00060188153,0.00087158487,0.0016301947,0.0015978097,0.0010761269,0.0004370954],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005653786,0.0002006056,0.0035621696,0.00024606832,0.00007915252,0.00086512615,0.00045651416,0.25981414,0.048790306,0.040935796,0.0027667142,0.641718],"study_design_scores_gemma":[0.00006469536,0.00025005935,0.00054512115,0.000032131218,0.00006797898,0.00074328855,0.000051884337,0.92898375,0.034468904,0.029467573,0.0052853827,0.00003928473],"about_ca_topic_score_codex":0.0017881553,"about_ca_topic_score_gemma":0.0025490096,"teacher_disagreement_score":0.0022961611,"about_ca_system_score_codex":0.0006330316,"about_ca_system_score_gemma":0.0011407412,"threshold_uncertainty_score":0.007468641},"labels":[],"label_agreement":null},{"id":"W2163956547","doi":"10.1109/mt.1993.263148","title":"An optimal march test for locating faults in DRAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Dram; Megabit; Fault (geology); Test (biology); Fault coverage; Computer science; Upper and lower bounds; Siemens; Algorithm; Embedded system; Computer hardware; Mathematics; Engineering; Electronic circuit; Electrical engineering; Telecommunications; Geology","score_opus":0.04028003981434004,"score_gpt":0.27348276643900266,"score_spread":0.23320272662466263,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163956547","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11530176,0.00043076446,0.87889665,0.0007551771,0.000071340335,0.00010925908,0.00014433867,0.0013420583,0.0029485947],"genre_scores_gemma":[0.7171227,0.00020096095,0.28041363,0.00020326582,0.000052262258,0.00011287409,0.00032597178,0.000104771076,0.0014636604],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990158,0.00036928258,0.00005780833,0.00014233773,0.00025224875,0.00016253232],"domain_scores_gemma":[0.9970824,0.0019471914,0.00024238562,0.00036327206,0.00025283586,0.00011190736],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009433653,0.00073359977,0.00087536254,0.0011217411,0.0005076605,0.0009000063,0.0012023344,0.0009798645,0.0025240758],"category_scores_gemma":[0.007344495,0.0004112796,0.0009427318,0.00086084654,0.0013545757,0.0017972438,0.0009960348,0.0009340113,0.00030865395],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012388575,0.00019834246,0.0029215005,0.00016873192,0.00011354278,0.0003685233,0.00011631276,0.75928074,0.025655655,0.067700125,0.0039264793,0.13831125],"study_design_scores_gemma":[0.00008483594,0.00024230813,0.00016426126,0.00000951204,0.000019589139,0.00008128242,0.000022816044,0.9657759,0.0084291985,0.023947919,0.0012091052,0.00001330739],"about_ca_topic_score_codex":0.00318316,"about_ca_topic_score_gemma":0.0020858392,"teacher_disagreement_score":0.00318316,"about_ca_system_score_codex":0.0014644559,"about_ca_system_score_gemma":0.001440056,"threshold_uncertainty_score":0.010625422},"labels":[],"label_agreement":null},{"id":"W2164105859","doi":"10.1109/iwv.2000.844545","title":"On-line error detection in multiplexor based FPGAs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Computer science; Multiplexer; Field-programmable gate array; Line (geometry); Fault detection and isolation; Fault (geology); Fault coverage; Error detection and correction; Stuck-at fault; Automatic test pattern generation; Computer hardware; Embedded system; Electronic engineering; Algorithm; Electronic circuit; Engineering; Electrical engineering; Multiplexing; Artificial intelligence; Mathematics","score_opus":0.06968966263047428,"score_gpt":0.25996111973854813,"score_spread":0.19027145710807386,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164105859","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5094678,0.0008541438,0.4805168,0.0001543666,0.00013608523,0.000102429534,0.00015827904,0.0032884346,0.0053216987],"genre_scores_gemma":[0.9189741,0.00024325376,0.07780339,0.00006944153,0.00003608524,0.000027643591,0.000059171805,0.000047058686,0.00273995],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993266,0.0001571344,0.000030462912,0.0000802917,0.0003352605,0.00007032869],"domain_scores_gemma":[0.9988412,0.00053392444,0.00021549076,0.00019486359,0.00018089726,0.000033630367],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037083513,0.00037901042,0.0002733388,0.0006830456,0.00016876342,0.0004394672,0.0006574569,0.00029299382,0.0014339145],"category_scores_gemma":[0.001451455,0.00015553027,0.00013397407,0.00030829222,0.00032687365,0.0008740212,0.00023287904,0.00024103439,0.00021088365],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014676636,0.00027304803,0.008499461,0.00026898095,0.000091253234,0.0014093043,0.0002795682,0.038448133,0.45851988,0.017795783,0.0017792592,0.47116762],"study_design_scores_gemma":[0.00009403344,0.0014011601,0.004177676,0.000054977838,0.000068776586,0.001886362,0.000050369254,0.3642802,0.6125401,0.004353261,0.011031132,0.000061991],"about_ca_topic_score_codex":0.00074455235,"about_ca_topic_score_gemma":0.0010518563,"teacher_disagreement_score":0.0014339145,"about_ca_system_score_codex":0.00039291318,"about_ca_system_score_gemma":0.00016637603,"threshold_uncertainty_score":0.004796922},"labels":[],"label_agreement":null},{"id":"W2164135279","doi":"10.1145/2206781.2206827","title":"Lazy suspect-set computation","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; University of Toronto","funders":"","keywords":"Debugging; Computer science; Suspect; Automatic test pattern generation; Iddq testing; Test set; Set (abstract data type); Test vector; Fault detection and isolation; Computation; Software bug; Chip; Computer engineering; Algorithm; Reliability engineering; Embedded system; Software; Artificial intelligence; Programming language; Electronic circuit; Engineering; Electronic engineering; CMOS","score_opus":0.042057996257040486,"score_gpt":0.27713120051302376,"score_spread":0.23507320425598327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164135279","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07356736,0.0005244126,0.90963465,0.0010531708,0.00014539355,0.0002849392,0.00086867943,0.008533479,0.0053878925],"genre_scores_gemma":[0.47875217,0.00020126333,0.5117861,0.00045389988,0.00016741494,0.0003693865,0.0022739212,0.0008348508,0.005160977],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99748397,0.00050317444,0.00025013828,0.0006055705,0.0007434514,0.00041369558],"domain_scores_gemma":[0.9896215,0.00572162,0.00057013717,0.0028815889,0.00092301506,0.00028214548],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0026225245,0.001258854,0.0020083762,0.0027469245,0.001681599,0.0028036225,0.004120731,0.0016988898,0.009130641],"category_scores_gemma":[0.014999622,0.00081152597,0.002099555,0.0023518428,0.0024880676,0.0054862895,0.003930569,0.0021077893,0.0016152967],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0025349588,0.00052766886,0.0095246555,0.0010564177,0.00034775998,0.00077356637,0.0008424392,0.34308398,0.017607221,0.14497463,0.02453274,0.45419395],"study_design_scores_gemma":[0.00014947132,0.00012349643,0.00041021456,0.00003933092,0.00010901672,0.00017396317,0.000094725394,0.7946233,0.006813789,0.19447066,0.0029544577,0.00003762788],"about_ca_topic_score_codex":0.003499675,"about_ca_topic_score_gemma":0.007324269,"teacher_disagreement_score":0.009130641,"about_ca_system_score_codex":0.0015428233,"about_ca_system_score_gemma":0.002869544,"threshold_uncertainty_score":0.030544996},"labels":[],"label_agreement":null},{"id":"W2164251057","doi":"10.1109/ats.1994.367226","title":"Design of random pattern testable floating point adders","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Adder; Testability; Point (geometry); Design for testing; Computer science; Test (biology); Arithmetic; Engineering; Reliability engineering; Mathematics; Telecommunications","score_opus":0.044649835615354856,"score_gpt":0.21152342858259093,"score_spread":0.16687359296723608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164251057","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17906222,0.0016622962,0.79553473,0.0004501718,0.00034487637,0.00037158394,0.00036014034,0.0032596297,0.018954307],"genre_scores_gemma":[0.77944404,0.00044736374,0.2111065,0.0002363197,0.00006110042,0.00019955607,0.0002295497,0.000103522005,0.008172071],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997003,0.000053449447,0.000020666033,0.0000633542,0.00011474907,0.000047591133],"domain_scores_gemma":[0.9997209,0.00006508725,0.00007884486,0.000031876843,0.00008462128,0.000018688597],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023361827,0.00038830496,0.00028151076,0.00040156237,0.00024587908,0.000643222,0.0013854714,0.00042130932,0.003065599],"category_scores_gemma":[0.00061888975,0.00023435424,0.00025399507,0.00021215927,0.0002403033,0.0006177503,0.00026869026,0.00027214008,0.0005556873],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00068833434,0.00017209441,0.0010406879,0.00077279925,0.00021248717,0.0012546425,0.0002258782,0.11981739,0.40164194,0.08920525,0.0052442336,0.37972426],"study_design_scores_gemma":[0.00030040002,0.0019960054,0.0017351671,0.000116991665,0.00022807712,0.0018581146,0.000060472146,0.5413746,0.37375718,0.020093424,0.058377095,0.000102415535],"about_ca_topic_score_codex":0.00042739243,"about_ca_topic_score_gemma":0.0009848165,"teacher_disagreement_score":0.003065599,"about_ca_system_score_codex":0.0004583127,"about_ca_system_score_gemma":0.0003837892,"threshold_uncertainty_score":0.010255396},"labels":[],"label_agreement":null},{"id":"W2164475427","doi":"10.1109/ccece.1999.807263","title":"On testing of static neighborhood pattern sensitive faults","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science","score_opus":0.025946520587235372,"score_gpt":0.2353595404767464,"score_spread":0.20941301988951103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164475427","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27794006,0.0014822001,0.70701575,0.00027179293,0.000115927935,0.00022143566,0.00017812042,0.0014991233,0.0112756295],"genre_scores_gemma":[0.7933112,0.00095892046,0.20033383,0.00018851802,0.00012477106,0.00012508943,0.0002321172,0.00010675614,0.004618759],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99868995,0.0002531788,0.000049498405,0.00020965713,0.0006851517,0.00011253356],"domain_scores_gemma":[0.9983878,0.00076777436,0.00016235223,0.00037798856,0.00025434347,0.00004976606],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054630276,0.00044965392,0.00064581697,0.0008707618,0.00043392676,0.00049788743,0.001317348,0.0006148384,0.0014821542],"category_scores_gemma":[0.0025567294,0.00019219745,0.0002493176,0.00087922957,0.0011973457,0.0019981177,0.00093681196,0.0003912999,0.00046263443],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009813852,0.00012180919,0.003425977,0.00043137633,0.000045422545,0.00059111346,0.00024537358,0.02860463,0.258132,0.05629443,0.0015534998,0.64957297],"study_design_scores_gemma":[0.00013469356,0.0026436762,0.004746824,0.00013746154,0.0001100113,0.0039021978,0.0001385254,0.39278722,0.50677526,0.06373388,0.024774319,0.00011600907],"about_ca_topic_score_codex":0.0005583554,"about_ca_topic_score_gemma":0.00055676163,"teacher_disagreement_score":0.0014821542,"about_ca_system_score_codex":0.0005250976,"about_ca_system_score_gemma":0.00042919457,"threshold_uncertainty_score":0.0049583316},"labels":[],"label_agreement":null},{"id":"W2164533451","doi":"10.1109/test.2001.966723","title":"Shadow write and read for at-speed BIST of TDM SRAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Static random-access memory; Computer science; Embedded system; Computer hardware; Engineering","score_opus":0.0492268083468164,"score_gpt":0.23032014841616485,"score_spread":0.18109334006934846,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164533451","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5363547,0.0016112413,0.43896362,0.000605238,0.00040046044,0.0001212905,0.00020792571,0.0030445212,0.01869102],"genre_scores_gemma":[0.9593012,0.00013421728,0.036922574,0.00016733937,0.000051140472,0.00003570936,0.00008844273,0.000073906966,0.0032254937],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99974245,0.000041133357,0.000017197784,0.00004659744,0.000121921425,0.000030759344],"domain_scores_gemma":[0.99935156,0.00023172217,0.00008379041,0.0001769202,0.00012980212,0.000026181757],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024358724,0.00021386758,0.00026428496,0.00028422268,0.00025220308,0.00042817843,0.0005285892,0.00035567523,0.0026658527],"category_scores_gemma":[0.0010987368,0.00012745692,0.00016549711,0.00017392548,0.0002792458,0.0008802585,0.00038828093,0.00026498613,0.0004236125],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008019724,0.00009333839,0.0032263363,0.00021979326,0.000024855355,0.00067230756,0.00026043682,0.0073733204,0.6795924,0.022103531,0.0027753632,0.28285646],"study_design_scores_gemma":[0.00014319443,0.0008733992,0.0025870423,0.000028260696,0.00005750186,0.001614859,0.00009616351,0.16850953,0.79980063,0.010172911,0.016078765,0.000037765814],"about_ca_topic_score_codex":0.00014330017,"about_ca_topic_score_gemma":0.0003529157,"teacher_disagreement_score":0.0026658527,"about_ca_system_score_codex":0.00023001252,"about_ca_system_score_gemma":0.00025682518,"threshold_uncertainty_score":0.008918166},"labels":[],"label_agreement":null},{"id":"W2164564825","doi":"10.1109/ftcs.1991.146656","title":"Multiple fault analysis using a fault dropping technique","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Benchmark (surveying); Fault (geology); Set (abstract data type); Combinational logic; Stuck-at fault; Computer science; Automatic test pattern generation; Algorithm; Speedup; Electronic circuit; Fault coverage; Parallel computing; Fault detection and isolation; Logic gate; Engineering; Artificial intelligence; Electrical engineering","score_opus":0.04839260053106336,"score_gpt":0.25941214695175835,"score_spread":0.21101954642069498,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164564825","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010849882,0.00007408879,0.98668,0.000037024845,0.000023106888,0.000041715746,0.000053085794,0.0014738195,0.00076728174],"genre_scores_gemma":[0.21151552,0.00017528073,0.7834527,0.00009370897,0.00003907094,0.000089672125,0.00037363652,0.00052286615,0.0037374827],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99916744,0.000099427,0.00004234244,0.00012213878,0.0004695961,0.000099077166],"domain_scores_gemma":[0.9986871,0.0004411362,0.00013665996,0.0003036161,0.00038176862,0.000049739647],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00066490466,0.0010663297,0.00097200205,0.0026891641,0.000664655,0.00092072494,0.0014610015,0.0005167809,0.0034174547],"category_scores_gemma":[0.001851625,0.00039873045,0.0014034937,0.0015728478,0.0006691081,0.0014663592,0.0010488979,0.0014186024,0.0007670442],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030708936,0.00020145731,0.004268186,0.0002927354,0.00018723599,0.0008953078,0.00026075315,0.20109215,0.15082051,0.0677486,0.0043600914,0.56956583],"study_design_scores_gemma":[0.000026674716,0.00012068815,0.00069870596,0.000022633529,0.000082030805,0.00043598967,0.000031563563,0.8947776,0.07062795,0.025902197,0.0072415895,0.000032354194],"about_ca_topic_score_codex":0.00259421,"about_ca_topic_score_gemma":0.0029677872,"teacher_disagreement_score":0.0034174547,"about_ca_system_score_codex":0.00083786005,"about_ca_system_score_gemma":0.0013591064,"threshold_uncertainty_score":0.0114325285},"labels":[],"label_agreement":null},{"id":"W2164937564","doi":"10.1109/ccece.2005.1557272","title":"HDL2GDS: a fully automated ASIC digital design flow","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Alberta","funders":"CMC Microsystems","keywords":"Application-specific integrated circuit; Computer science; Design flow; Floorplan; Embedded system; Standard cell; Compiler; Verilog; Netlist; Computer hardware; Design layout record; Electronic design automation; Physical design; IC layout editor; Place and route; Routing (electronic design automation); Integrated circuit layout; Toolchain; Computer architecture; Integrated circuit; Field-programmable gate array; Circuit design; Software; Operating system; Engineering; Circuit extraction; Electrical engineering","score_opus":0.014727668879677578,"score_gpt":0.20522710234388486,"score_spread":0.19049943346420728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164937564","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010125518,0.00017620683,0.9113194,0.00018891708,0.00011389372,0.0005198873,0.003904666,0.05267073,0.02098089],"genre_scores_gemma":[0.1755885,0.0003177009,0.77959245,0.000641738,0.00010400865,0.0010600275,0.012667507,0.007038927,0.022989105],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99936455,0.00013573168,0.000045593068,0.000076910765,0.00029833856,0.00007892439],"domain_scores_gemma":[0.9991346,0.00027539118,0.000054594133,0.0001935305,0.00031361825,0.000028371942],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00086569885,0.0009485323,0.00039277817,0.0011465247,0.0002701199,0.001182886,0.0012573315,0.00033765525,0.024566425],"category_scores_gemma":[0.0017189819,0.00050011673,0.0005153003,0.00047556317,0.00029995447,0.00063369743,0.00048957305,0.0006599032,0.006633118],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007332043,0.00022332378,0.0021390058,0.00080714346,0.00013646107,0.00054660067,0.00038938815,0.065549135,0.09437289,0.043293912,0.15917632,0.63263255],"study_design_scores_gemma":[0.00068133,0.0006180326,0.0017368945,0.00018461033,0.000106943044,0.0012549371,0.000094239294,0.37087768,0.15521006,0.022621155,0.446496,0.00011814689],"about_ca_topic_score_codex":0.0024785872,"about_ca_topic_score_gemma":0.0024893284,"teacher_disagreement_score":0.024566425,"about_ca_system_score_codex":0.00074799807,"about_ca_system_score_gemma":0.001750066,"threshold_uncertainty_score":0.082182825},"labels":[],"label_agreement":null},{"id":"W2165139922","doi":"10.1109/tc.2010.122","title":"On Using Lossy Compression for Repeatable Experiments during Silicon Debug","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Background debug mode interface; Lossy compression; Computer science; Embedded system; Field-programmable gate array; Window (computing); Computer hardware; Artificial intelligence; Operating system","score_opus":0.03219631837285147,"score_gpt":0.2810674653508984,"score_spread":0.2488711469780469,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165139922","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29863793,0.0018488922,0.693468,0.00053452165,0.00006887974,0.00022724213,0.00008911584,0.0022715277,0.0028539116],"genre_scores_gemma":[0.79618466,0.0008100638,0.20109716,0.00018153117,0.00007479375,0.00014650918,0.00011851647,0.00013556243,0.0012512326],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99941194,0.00016239112,0.000026974325,0.000100077945,0.00023835347,0.000060306822],"domain_scores_gemma":[0.9973316,0.0013441626,0.00030009146,0.0006673824,0.0002944494,0.00006228452],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009079129,0.00063491554,0.000404721,0.00067943713,0.0004080357,0.000617056,0.0009973956,0.0004970668,0.0015151658],"category_scores_gemma":[0.0034213772,0.00024151584,0.00018280988,0.0006850068,0.00077716156,0.0023944483,0.0007874472,0.0006809595,0.00034474325],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022234644,0.00027167125,0.005799383,0.0003457005,0.000060057413,0.0003918675,0.00045249815,0.04442199,0.5106934,0.013114303,0.0011014298,0.42112437],"study_design_scores_gemma":[0.0001557039,0.00147323,0.004561819,0.00009582993,0.000087422726,0.00076072855,0.00012451207,0.39868551,0.576794,0.008199482,0.008972618,0.00008914691],"about_ca_topic_score_codex":0.00059362326,"about_ca_topic_score_gemma":0.0009283985,"teacher_disagreement_score":0.0015151658,"about_ca_system_score_codex":0.0005139327,"about_ca_system_score_gemma":0.00043013477,"threshold_uncertainty_score":0.005068779},"labels":[],"label_agreement":null},{"id":"W2166163625","doi":"10.1109/tcad.2004.829797","title":"Scan Architecture With Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":194,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Engineering and Physical Sciences Research Council","keywords":"Reduction (mathematics); Architecture; Power (physics); Computer science; History; Mathematics; Physics; Geometry","score_opus":0.021146672964793136,"score_gpt":0.21950877927494936,"score_spread":0.19836210631015622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166163625","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38762763,0.0008033211,0.5938424,0.00031067815,0.00004457852,0.00017254303,0.00018811352,0.0036359509,0.013374823],"genre_scores_gemma":[0.863816,0.0002708862,0.13005376,0.00014083485,0.000029152186,0.00014363283,0.00026076575,0.00013680835,0.0051481677],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997223,0.0000698691,0.000024342227,0.000042432184,0.00010190831,0.000039214963],"domain_scores_gemma":[0.99938715,0.00019856502,0.00010405288,0.00012967335,0.00015667094,0.000023985218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019376277,0.0003528168,0.0002145755,0.0005821569,0.00021482074,0.00028027323,0.00087165384,0.0003712833,0.0034690748],"category_scores_gemma":[0.00048635041,0.000192543,0.00030953094,0.00044062725,0.00025801724,0.0005864084,0.00042688713,0.00034073717,0.000728579],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071287534,0.0001885191,0.00416459,0.00036038033,0.000112217305,0.0005153086,0.00020610259,0.043788824,0.51624966,0.013228207,0.0026007772,0.4178725],"study_design_scores_gemma":[0.00018057095,0.0033749528,0.010621851,0.00006967382,0.0003729387,0.0036093392,0.00015739468,0.3250184,0.61160845,0.011279413,0.033619557,0.00008748461],"about_ca_topic_score_codex":0.0004250505,"about_ca_topic_score_gemma":0.0017058916,"teacher_disagreement_score":0.0034690748,"about_ca_system_score_codex":0.00019979349,"about_ca_system_score_gemma":0.00039701548,"threshold_uncertainty_score":0.011605203},"labels":[],"label_agreement":null},{"id":"W2166352417","doi":"10.1109/mwscas.2005.1594306","title":"LUT error modeling based on implicit cube-distance errors","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Redundancy (engineering); Emulation; Lookup table; Cube (algebra); Field-programmable gate array; Software; Algorithm; Computer engineering; Parallel computing; Embedded system; Programming language; Mathematics; Operating system","score_opus":0.032721772923473065,"score_gpt":0.2664006001612135,"score_spread":0.23367882723774042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166352417","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028493786,0.00016373475,0.9683994,0.00006768354,0.000043690106,0.00002447607,0.00010294959,0.0005978027,0.0021064098],"genre_scores_gemma":[0.7850252,0.0005473988,0.20970649,0.00006447625,0.000038489623,0.0000624298,0.00017590493,0.00015437795,0.004225289],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993716,0.000104499166,0.000043335203,0.000069284535,0.00036262188,0.00004869711],"domain_scores_gemma":[0.9985765,0.00043397237,0.00021757811,0.00044539472,0.00029718308,0.000029293344],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004572257,0.0007853957,0.0005663934,0.0007865907,0.00021383596,0.0009237296,0.0016170624,0.0006388717,0.0011818154],"category_scores_gemma":[0.0023358737,0.00030388756,0.00049467233,0.00068866485,0.0006262527,0.0019803077,0.00078065717,0.00088961114,0.0004335007],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008018643,0.000014629266,0.0005168885,0.000052132495,0.000015321768,0.000095199764,0.000057134162,0.94098306,0.007210591,0.024689527,0.00031465804,0.025970696],"study_design_scores_gemma":[0.0000031490333,0.000027646756,0.00007730828,0.000004117063,0.000004797665,0.000049110662,0.000003062282,0.99232215,0.0037953942,0.0031429867,0.0005620021,0.000008257974],"about_ca_topic_score_codex":0.002630523,"about_ca_topic_score_gemma":0.002287923,"teacher_disagreement_score":0.002630523,"about_ca_system_score_codex":0.000581418,"about_ca_system_score_gemma":0.0006729458,"threshold_uncertainty_score":0.005230427},"labels":[],"label_agreement":null},{"id":"W2166376289","doi":"10.1109/hldvt.2009.5340159","title":"Design-for-debug for post-silicon validation: Can high-level descriptions help?","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; Computer science; Controllability; Design flow; Embedded system; Register-transfer level; Background debug mode interface; Computer architecture; Software bug; Logic synthesis; Computer engineering; Software engineering; Logic gate; Software; Programming language","score_opus":0.10184407083213767,"score_gpt":0.2757146356338883,"score_spread":0.17387056480175064,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166376289","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007537166,0.0030315956,0.95867056,0.013646416,0.00035190425,0.00027486973,0.0002443008,0.005788725,0.010454433],"genre_scores_gemma":[0.086210646,0.00314026,0.9016027,0.0021857165,0.00017100763,0.00026808924,0.0004395646,0.0009688386,0.0050131087],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9937896,0.003747074,0.000334009,0.00025998117,0.0015759867,0.0002933539],"domain_scores_gemma":[0.95776325,0.02682751,0.0021646356,0.009058904,0.003571051,0.0006146463],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.016482407,0.0020537337,0.0013272004,0.0017757423,0.00074606447,0.0056773704,0.0041045947,0.0025866688,0.012847445],"category_scores_gemma":[0.044459317,0.0014540988,0.0012267698,0.0013695909,0.0034949358,0.01933696,0.0025514476,0.004419924,0.005369079],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000390346,0.0003636659,0.001955403,0.001842897,0.00008656212,0.00063396274,0.0013676081,0.031079423,0.0069796788,0.44542933,0.02576258,0.48410845],"study_design_scores_gemma":[0.00038077089,0.0004393522,0.00088973535,0.002699327,0.00013756863,0.0012643898,0.0014071959,0.2582831,0.024256071,0.46771908,0.24221063,0.00031278402],"about_ca_topic_score_codex":0.0020774978,"about_ca_topic_score_gemma":0.0027701752,"teacher_disagreement_score":0.016482407,"about_ca_system_score_codex":0.0015045939,"about_ca_system_score_gemma":0.0039258916,"threshold_uncertainty_score":0.087168396},"labels":[],"label_agreement":null},{"id":"W2166789195","doi":"10.5555/968878.969064","title":"Wrapper design for testing IP cores with multiple clock domains","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Computer science; Overhead (engineering); Design for testing; Clock rate; Embedded system; System on a chip; Dissipation; Chip; Computer hardware; Engineering; Reliability engineering","score_opus":0.060267965686032175,"score_gpt":0.24314043937520616,"score_spread":0.18287247368917398,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166789195","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14370948,0.0005078348,0.8494202,0.000081898535,0.00007770728,0.000119347846,0.000068517336,0.0032813929,0.0027335451],"genre_scores_gemma":[0.7780324,0.00013935276,0.21904328,0.00014715426,0.000044666533,0.00011130246,0.00012750087,0.00012262727,0.002231633],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995278,0.000111315705,0.000036247195,0.00009448439,0.00017708664,0.000053170337],"domain_scores_gemma":[0.9992046,0.00022073554,0.00018975676,0.00019006683,0.00015521653,0.000039632545],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003331857,0.00054597796,0.0003383492,0.00043521362,0.00016771701,0.00041112065,0.0010375491,0.0003346408,0.0013324592],"category_scores_gemma":[0.00083624886,0.00020164337,0.00021110858,0.00021077912,0.0002429304,0.00070595165,0.00034663823,0.0004235087,0.00042022558],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00084161723,0.00022976859,0.0030396837,0.0005488031,0.0001356846,0.0007828073,0.00014760216,0.036625545,0.59591424,0.010953589,0.0024143732,0.34836635],"study_design_scores_gemma":[0.00013640305,0.002289979,0.0019945772,0.000043280947,0.00017348542,0.0016745803,0.000031627744,0.3406776,0.633847,0.0034603633,0.015635852,0.000035362023],"about_ca_topic_score_codex":0.00023860812,"about_ca_topic_score_gemma":0.0004607873,"teacher_disagreement_score":0.0013324592,"about_ca_system_score_codex":0.0003486192,"about_ca_system_score_gemma":0.0002805478,"threshold_uncertainty_score":0.0044575334},"labels":[],"label_agreement":null},{"id":"W2167138995","doi":"10.1109/test.1990.113997","title":"A method to calculate necessary assignments in algorithmic test pattern generation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":80,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Test (biology); Reliability engineering; Engineering; Geology","score_opus":0.05087255836574261,"score_gpt":0.2814902490136559,"score_spread":0.23061769064791326,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167138995","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0008901245,0.000027119795,0.99731785,0.000033716802,0.000022723643,0.00005725595,0.00001814185,0.0007407351,0.0008922893],"genre_scores_gemma":[0.022648636,0.000037039295,0.97543144,0.000061385705,0.000024582901,0.00025380804,0.00011348723,0.00024373004,0.0011859523],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979522,0.0005012056,0.00015836017,0.0003419657,0.0009082675,0.00013789927],"domain_scores_gemma":[0.9971294,0.0015481389,0.00017178872,0.0004953919,0.00058946485,0.00006585997],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012478735,0.0012850637,0.000869367,0.002150584,0.00090659724,0.0015331162,0.0021880525,0.0012105561,0.009363362],"category_scores_gemma":[0.007918683,0.0007057112,0.0009556376,0.0015806848,0.0013395809,0.0021234308,0.0014118818,0.0017082846,0.002686991],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018558028,0.00019239247,0.000673836,0.00032439225,0.000054982338,0.00016997012,0.0001754845,0.05584896,0.017798783,0.13226789,0.008531281,0.78377646],"study_design_scores_gemma":[0.00021082775,0.0002875501,0.0003108439,0.00009831826,0.00006920642,0.0005523479,0.00005319662,0.7426048,0.03662682,0.18407775,0.035034593,0.00007371053],"about_ca_topic_score_codex":0.001145299,"about_ca_topic_score_gemma":0.0010823234,"teacher_disagreement_score":0.009363362,"about_ca_system_score_codex":0.0008377024,"about_ca_system_score_gemma":0.0014649287,"threshold_uncertainty_score":0.031323552},"labels":[],"label_agreement":null},{"id":"W2167504993","doi":"10.1109/pccc.1995.472505","title":"Recognizing nonseries-parallel structures in multilevel logic minimization","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Literal (mathematical logic); Computer science; Minification; Factorization; Series (stratigraphy); Reduction (mathematics); Logic synthesis; Function (biology); Theoretical computer science; Logic gate; Algorithm; Artificial intelligence; Parallel computing; Arithmetic; Mathematics; Programming language","score_opus":0.07034774578179535,"score_gpt":0.24823004612571584,"score_spread":0.1778823003439205,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167504993","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039493218,0.00013284248,0.9529311,0.00017956231,0.000019689423,0.000060946004,0.000057859725,0.00032140815,0.0068033836],"genre_scores_gemma":[0.24107566,0.00021090842,0.751704,0.00012165849,0.000034765577,0.0001220798,0.00018829525,0.00015005708,0.0063926396],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996544,0.00006393358,0.000025374551,0.00006545409,0.00016048686,0.000030247327],"domain_scores_gemma":[0.99967086,0.00012870273,0.0000483941,0.00007032858,0.00007126386,0.000010465438],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003736232,0.00039286897,0.00032388236,0.0005600007,0.00050164503,0.0006568703,0.0007211514,0.00043006116,0.003600697],"category_scores_gemma":[0.0011555507,0.00030737917,0.00045223953,0.00054153317,0.00068550213,0.0015265986,0.00064604473,0.0007181684,0.0007749157],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030028803,0.0001084339,0.0012987836,0.00031453324,0.000046404763,0.0004484172,0.00025171493,0.1859078,0.09392192,0.22361499,0.004481725,0.48930496],"study_design_scores_gemma":[0.00002814538,0.00015069096,0.0004977454,0.000033612574,0.0000356988,0.00033820048,0.00007587174,0.7122151,0.0634953,0.21435232,0.008751981,0.000025322594],"about_ca_topic_score_codex":0.0008653542,"about_ca_topic_score_gemma":0.0027796638,"teacher_disagreement_score":0.003600697,"about_ca_system_score_codex":0.00048521085,"about_ca_system_score_gemma":0.00042909212,"threshold_uncertainty_score":0.012045503},"labels":[],"label_agreement":null},{"id":"W2167899625","doi":"10.1109/dftvs.2003.1250102","title":"3DSDM: A 3 data-source diagnostic method","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Bridging (networking); Probabilistic logic; Computer science; Process (computing); Fault (geology); Algorithm; Reliability engineering; Fault coverage; Data mining; Test data; Artificial intelligence; Electronic circuit; Engineering; Electrical engineering","score_opus":0.05264227359103899,"score_gpt":0.30646706982030913,"score_spread":0.2538247962292701,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167899625","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0025954896,0.0001235264,0.99254394,0.000099264784,0.00003922067,0.000047094123,0.00017701549,0.0030617695,0.0013126691],"genre_scores_gemma":[0.11075357,0.00017183502,0.88403356,0.00032678884,0.000049602975,0.00019297191,0.000617794,0.0004554109,0.0033984846],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999215,0.00016156072,0.00004581209,0.00014339146,0.0003818313,0.000052225576],"domain_scores_gemma":[0.9989054,0.00050171115,0.00007734969,0.0002132319,0.0002692141,0.000033014618],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00062447414,0.00071952067,0.0006519802,0.0022456504,0.0004163476,0.000996004,0.0013607441,0.0009097643,0.006606659],"category_scores_gemma":[0.0026054867,0.00036987194,0.00069043325,0.0011732052,0.00054388115,0.0013139391,0.0017855272,0.0007054405,0.0020995003],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032119235,0.00008588461,0.0018787722,0.0003448028,0.00007801455,0.00034139756,0.00016223353,0.024093272,0.041778337,0.027134428,0.008681623,0.8951001],"study_design_scores_gemma":[0.00011524431,0.00017249743,0.00065822515,0.00008010759,0.00007829355,0.0011366019,0.000086101725,0.8083174,0.10297766,0.03839906,0.047907423,0.000071372335],"about_ca_topic_score_codex":0.0007874247,"about_ca_topic_score_gemma":0.0011745313,"teacher_disagreement_score":0.006606659,"about_ca_system_score_codex":0.0005653468,"about_ca_system_score_gemma":0.0008048644,"threshold_uncertainty_score":0.022101521},"labels":[],"label_agreement":null},{"id":"W2168197708","doi":"10.1109/tcsii.2005.852531","title":"System-level test and yield improvement for optoelectronic-VLSI chips","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Very-large-scale integration; Yield (engineering); Optoelectronics; Test (biology); Materials science; Computer science; Embedded system; Composite material; Geology","score_opus":0.032081332939690455,"score_gpt":0.23095887523590905,"score_spread":0.1988775422962186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168197708","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25585595,0.013705686,0.7093787,0.0011381203,0.00018109607,0.00015496262,0.00027549054,0.0025633473,0.016746597],"genre_scores_gemma":[0.87901103,0.002674087,0.11470844,0.00025569758,0.000047242676,0.00006573374,0.0001562689,0.00008886365,0.0029926042],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994104,0.0001700769,0.00003204895,0.000058747362,0.00027895442,0.000049840553],"domain_scores_gemma":[0.99916434,0.00043583923,0.00010225338,0.00010575743,0.00017537583,0.000016573566],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005341399,0.0003161682,0.0002880671,0.00023544698,0.00016186913,0.0004386475,0.00047746618,0.00038576912,0.0018114875],"category_scores_gemma":[0.0018330109,0.00011422646,0.00015843757,0.00037425934,0.0003704203,0.0006344438,0.00032360767,0.00037066653,0.00042963788],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025296924,0.000101297424,0.00973367,0.0011615492,0.00006938156,0.00080190005,0.00022877178,0.08324898,0.49305198,0.047803193,0.003157323,0.360389],"study_design_scores_gemma":[0.000037618127,0.0018757465,0.005523304,0.000109358065,0.00012477023,0.0019835653,0.00011158421,0.14876002,0.7841541,0.01507282,0.042214133,0.000032945125],"about_ca_topic_score_codex":0.00022140899,"about_ca_topic_score_gemma":0.0004611159,"teacher_disagreement_score":0.0018114875,"about_ca_system_score_codex":0.00034733754,"about_ca_system_score_gemma":0.00028473773,"threshold_uncertainty_score":0.0060600042},"labels":[],"label_agreement":null},{"id":"W2168644860","doi":"10.32920/21493938.v1","title":"Signature Testing of Analog-To-Digital Converters","year":2024,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Converters; Signature (topology); Computer science; Electronic engineering; Analog-to-digital converter; Electrical engineering; Engineering; Mathematics; Voltage","score_opus":0.02910308491445521,"score_gpt":0.24820324476141867,"score_spread":0.21910015984696346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168644860","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2908503,0.001097434,0.69826853,0.00016861176,0.00005768782,0.00006117252,0.00012635857,0.0015215419,0.007848332],"genre_scores_gemma":[0.95115995,0.00026611573,0.04648555,0.000047469966,0.000018772076,0.000022710403,0.00009674439,0.00006185809,0.0018408572],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985116,0.00034162248,0.000084784435,0.00013058438,0.0008182383,0.00011322831],"domain_scores_gemma":[0.9978865,0.00094709324,0.00034967705,0.0003523697,0.0003718814,0.00009240732],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047777416,0.0005000681,0.00044656752,0.000975401,0.00025327055,0.00083482655,0.00066850515,0.00044090525,0.0012788445],"category_scores_gemma":[0.0038214761,0.00018848215,0.00023075256,0.0010913834,0.0005921885,0.0008647219,0.0005968619,0.0003723898,0.00034670794],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010228778,0.0001331408,0.004549155,0.00038100235,0.00004914446,0.00086746656,0.00028294278,0.11973666,0.45019037,0.040183574,0.0009769205,0.38162667],"study_design_scores_gemma":[0.000047547102,0.00046131306,0.0027978078,0.00004664129,0.000032802764,0.0011321378,0.00007394959,0.50517434,0.4541571,0.031427603,0.004613461,0.000035261193],"about_ca_topic_score_codex":0.0004981886,"about_ca_topic_score_gemma":0.00033988178,"teacher_disagreement_score":0.0012788445,"about_ca_system_score_codex":0.00062953774,"about_ca_system_score_gemma":0.00045247003,"threshold_uncertainty_score":0.0045676827},"labels":[],"label_agreement":null},{"id":"W2168874986","doi":"10.1145/2347655.2347667","title":"Analysis of post-placement length estimation","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Routing (electronic design automation); Placement; Equal-cost multi-path routing; Static routing; Multipath routing; Grid; Link-state routing protocol; Distributed computing; Dynamic Source Routing; Mathematical optimization; Computer network; Routing protocol; Mathematics; Physical design; Circuit design; Embedded system","score_opus":0.02116709243553384,"score_gpt":0.2626615688600442,"score_spread":0.24149447642451038,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168874986","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.070170365,0.00043423442,0.92414814,0.00022719787,0.000047336907,0.000058221394,0.0001699538,0.0010831336,0.0036614328],"genre_scores_gemma":[0.79037577,0.0003473223,0.19891597,0.00009330796,0.000108272485,0.00015313315,0.0008400952,0.0004090352,0.008757104],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982039,0.0003189859,0.000060414513,0.00016006474,0.0010806436,0.00017604485],"domain_scores_gemma":[0.9841876,0.010571536,0.0013517905,0.0012882821,0.0024056938,0.00019501857],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0021954158,0.000812504,0.0006150485,0.0019248722,0.00048682027,0.0009102967,0.0010316176,0.0007926014,0.004954672],"category_scores_gemma":[0.0164957,0.00051432604,0.0005101823,0.0011738881,0.00054905436,0.0015583906,0.0008442815,0.00084478845,0.0011207868],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029895484,0.00007589627,0.008300734,0.00012366218,0.00004444169,0.00025778843,0.000080220176,0.80413526,0.011416602,0.014058279,0.0013248385,0.15988329],"study_design_scores_gemma":[0.0000029787686,0.000039954277,0.001664945,0.000005758254,0.000007736513,0.000045674537,0.000009150767,0.99133307,0.0044088853,0.0018640632,0.0006106677,0.0000070938463],"about_ca_topic_score_codex":0.0023864736,"about_ca_topic_score_gemma":0.0036810979,"teacher_disagreement_score":0.004954672,"about_ca_system_score_codex":0.0013380884,"about_ca_system_score_gemma":0.0011864173,"threshold_uncertainty_score":0.016575038},"labels":[],"label_agreement":null},{"id":"W2169375167","doi":"10.1109/test.1988.207853","title":"Stuck-open and transition fault testing in CMOS complex gates","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":72,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Computer science; Logic gate; Transition (genetics); Fault (geology); Embedded system; Electronic engineering; Engineering; Algorithm; Chemistry","score_opus":0.08930063950557257,"score_gpt":0.2817644205198935,"score_spread":0.1924637810143209,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169375167","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22853161,0.0010998996,0.762128,0.00013658812,0.000049423485,0.0000970926,0.00038780415,0.0010318923,0.0065377518],"genre_scores_gemma":[0.87337494,0.00033575,0.12354572,0.00007657545,0.000019631012,0.000060935923,0.00030153996,0.00006887018,0.0022159247],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994609,0.00015769029,0.000035147666,0.00008986867,0.00020946309,0.000046988116],"domain_scores_gemma":[0.99917525,0.0005237475,0.00010917996,0.00010164393,0.00006814315,0.00002193126],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036304022,0.0006448409,0.0003958334,0.0010312432,0.00022928166,0.00066492084,0.00060580194,0.00042388978,0.0023554617],"category_scores_gemma":[0.0018355874,0.00015761996,0.0004016332,0.000981899,0.000835109,0.001209894,0.00054417073,0.0002688217,0.00016739125],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010232142,0.00010919761,0.0034670294,0.00043942052,0.000067090434,0.0008941884,0.00027056105,0.42482018,0.13546538,0.121741876,0.0017909362,0.3099109],"study_design_scores_gemma":[0.0000793217,0.0008472366,0.0018378252,0.000045328095,0.000033086453,0.0008385256,0.000047724578,0.8521583,0.07529141,0.061914437,0.006866341,0.00004050927],"about_ca_topic_score_codex":0.0011750074,"about_ca_topic_score_gemma":0.0011987808,"teacher_disagreement_score":0.0023554617,"about_ca_system_score_codex":0.0005600597,"about_ca_system_score_gemma":0.00026022142,"threshold_uncertainty_score":0.007879794},"labels":[],"label_agreement":null},{"id":"W2169402337","doi":"10.1155/2014/465907","title":"On the Use of an Algebraic Signature Analyzer for Mixed-Signal Systems Testing","year":2014,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Computer science; Logic analyzer; Radix (gastropod); Algebraic number; SIGNAL (programming language); Computer engineering; Cryptography; Algorithm; Coding (social sciences); Theoretical computer science; Arithmetic; Computer hardware; Mathematics","score_opus":0.10859457373587268,"score_gpt":0.24466832101335767,"score_spread":0.136073747277485,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169402337","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011260043,0.00018710918,0.9842094,0.000112827656,0.00003914518,0.000071464805,0.000016882213,0.00045830628,0.0036447118],"genre_scores_gemma":[0.3794104,0.0005258911,0.617038,0.00020953463,0.00008744504,0.000099410885,0.000074498144,0.00008108698,0.0024737425],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99923253,0.00016523365,0.00005013705,0.0001179908,0.0003711423,0.00006292974],"domain_scores_gemma":[0.99932075,0.00019832964,0.00007894638,0.0001345156,0.00023636427,0.00003113153],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051913067,0.00059025205,0.0003908173,0.0009415286,0.00039101814,0.0011043478,0.0010354912,0.0005132217,0.0015264963],"category_scores_gemma":[0.000907149,0.0002156854,0.00039123476,0.0006716701,0.0009095164,0.0016397155,0.00067552633,0.0006460112,0.00063297333],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003972835,0.00017970617,0.0017502527,0.00034707075,0.00008371588,0.00064682006,0.00023881128,0.028804552,0.31467643,0.26435053,0.0017259462,0.3867989],"study_design_scores_gemma":[0.00008980896,0.0011647902,0.00070519734,0.000086203036,0.00014686765,0.0023595518,0.00008091811,0.50303185,0.3965645,0.06555622,0.030098299,0.00011579482],"about_ca_topic_score_codex":0.00027185454,"about_ca_topic_score_gemma":0.00037454077,"teacher_disagreement_score":0.0015264963,"about_ca_system_score_codex":0.00038089103,"about_ca_system_score_gemma":0.0005388485,"threshold_uncertainty_score":0.0051066875},"labels":[],"label_agreement":null},{"id":"W2169723483","doi":"10.1109/jlt.2003.822234","title":"On the design of large receiver and transmitter arrays for OE-VLSI applications","year":2003,"lang":"en","type":"article","venue":"Journal of Lightwave Technology","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Very-large-scale integration; Transmitter; Electronic engineering; Testability; Electronic circuit; Computer science; Chip; Differential (mechanical device); Engineering; Electrical engineering; Telecommunications; Channel (broadcasting)","score_opus":0.021602419787718246,"score_gpt":0.24601819442959047,"score_spread":0.22441577464187223,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169723483","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03798485,0.0012506277,0.9467441,0.00029531753,0.00007541064,0.00020770257,0.000063058564,0.00084900914,0.012529868],"genre_scores_gemma":[0.3997471,0.0021932556,0.59046817,0.0004272163,0.00009820269,0.00027115655,0.00016090587,0.00015568575,0.006478273],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99954295,0.00009756112,0.000021028824,0.000047620328,0.0002470761,0.00004376259],"domain_scores_gemma":[0.9990646,0.00041150476,0.00014125256,0.00009100863,0.00026221448,0.000029432165],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054239715,0.00049700687,0.00028795452,0.00027561132,0.00033845118,0.00063510047,0.0010116507,0.00048037714,0.0017056811],"category_scores_gemma":[0.0013236557,0.00028528637,0.0001898897,0.00033032589,0.0005939872,0.00088213466,0.00050646864,0.00060666434,0.00080354547],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001427914,0.00008690431,0.0013248816,0.00060066645,0.000043619784,0.00045523225,0.00024112313,0.060855273,0.6556799,0.0649809,0.0024451348,0.21314354],"study_design_scores_gemma":[0.000107422384,0.0018669205,0.002109069,0.00016790496,0.00013824439,0.0023761492,0.00014200933,0.2847283,0.5968395,0.027442027,0.084008306,0.000074147494],"about_ca_topic_score_codex":0.00035574895,"about_ca_topic_score_gemma":0.0007530543,"teacher_disagreement_score":0.0017056811,"about_ca_system_score_codex":0.00040926732,"about_ca_system_score_gemma":0.00050292147,"threshold_uncertainty_score":0.005706072},"labels":[],"label_agreement":null},{"id":"W2170254026","doi":"10.1109/isqed.2007.122","title":"Power, Delay and Yield Analysis of BIST/BISR PLAs Using Column Redundancy","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Redundancy (engineering); Logic block; Spare part; Built-in self-test; Application-specific integrated circuit; Engineering; Logic synthesis; Embedded system; Field-programmable gate array; Logic gate; Computer science; Reliability engineering; Electronic engineering","score_opus":0.030932461454159184,"score_gpt":0.2721048720963056,"score_spread":0.2411724106421464,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170254026","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95096785,0.00046609686,0.043928217,0.00010593726,0.000008408246,0.000020845368,0.00029547347,0.00037899005,0.0038281824],"genre_scores_gemma":[0.9945062,0.000103393126,0.0045369905,0.000009051829,0.000004611016,0.000009273188,0.0001289522,0.000024276285,0.0006772454],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999696,0.00007749046,0.000014076334,0.00004281654,0.000119682954,0.00004999382],"domain_scores_gemma":[0.9986481,0.000825051,0.0002284217,0.000112487425,0.00016294498,0.000022900374],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038795092,0.00044058484,0.00022241232,0.00050064595,0.0001351575,0.00028068663,0.00036010548,0.00020704043,0.0014649002],"category_scores_gemma":[0.001558237,0.00013175473,0.000227849,0.0005090794,0.0003069317,0.00048977963,0.00016440477,0.00015621158,0.00019592395],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008738945,0.00009352892,0.005947261,0.00022434242,0.000075554024,0.00064004934,0.00008307583,0.73343974,0.2117683,0.009412258,0.0008654831,0.03657649],"study_design_scores_gemma":[0.000022626731,0.0012856154,0.00361301,0.000008970163,0.00007781038,0.00040551214,0.00004229581,0.8749968,0.117092654,0.0016353318,0.0008036821,0.000015780857],"about_ca_topic_score_codex":0.00054672395,"about_ca_topic_score_gemma":0.0005971361,"teacher_disagreement_score":0.0014649002,"about_ca_system_score_codex":0.000659657,"about_ca_system_score_gemma":0.00017687664,"threshold_uncertainty_score":0.0049005747},"labels":[],"label_agreement":null},{"id":"W2170319776","doi":"10.1109/pacrim.1995.519571","title":"A unified on-line and off-line BIST scheme for ROMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Scheme (mathematics); Built-in self-test; Computer science; Testability; Line (geometry); Signature (topology); Design for testing; Embedded system; Computer hardware; Reliability engineering; Engineering; Mathematics","score_opus":0.09122788927178936,"score_gpt":0.2748672787604442,"score_spread":0.18363938948865483,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170319776","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1644694,0.0008782205,0.81593895,0.00029193363,0.0001546473,0.00031540316,0.00018415278,0.00505288,0.012714483],"genre_scores_gemma":[0.7553938,0.00022280692,0.23652633,0.00023232572,0.00008244368,0.00018438607,0.0003312767,0.00011521014,0.006911442],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965274,0.00006430097,0.00002236612,0.000052451604,0.00015380609,0.00005425219],"domain_scores_gemma":[0.99957746,0.000058918675,0.000058794514,0.00014964888,0.00012674363,0.00002839746],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000189149,0.00040855692,0.00043785397,0.0005214814,0.00022609007,0.0004378903,0.0013514401,0.00043476434,0.0018871184],"category_scores_gemma":[0.00043731814,0.00017524358,0.00021959294,0.000254091,0.00044221614,0.0008941359,0.0006224117,0.00043324145,0.00057257054],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045423428,0.00025130383,0.00088635396,0.00022688929,0.000037411908,0.0002968921,0.00011088028,0.011461908,0.5268746,0.03138079,0.0030972057,0.42492148],"study_design_scores_gemma":[0.00022123665,0.0023677817,0.0022139708,0.000056620564,0.000100538484,0.001921233,0.00004510179,0.21420497,0.7440229,0.009930536,0.024812419,0.0001026676],"about_ca_topic_score_codex":0.0002328919,"about_ca_topic_score_gemma":0.00042450303,"teacher_disagreement_score":0.0018871184,"about_ca_system_score_codex":0.00027780363,"about_ca_system_score_gemma":0.00039604743,"threshold_uncertainty_score":0.006313026},"labels":[],"label_agreement":null},{"id":"W2170504575","doi":"10.1109/tcad.2003.818376","title":"Addressing useless test data in core-based system-on-a-chip test","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Test data; Test compression; Benchmark (surveying); Automatic test pattern generation; Test (biology); Scan chain; Partition (number theory); Algorithm; Volume (thermodynamics); Test method; System on a chip; Data structure; Parallel computing; Electronic circuit; Embedded system; Integrated circuit; Mathematics; Engineering; Statistics; Programming language","score_opus":0.14947956746633065,"score_gpt":0.2856432605805939,"score_spread":0.13616369311426327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170504575","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4398143,0.0016427898,0.5539628,0.0003866066,0.000059996895,0.00013001605,0.00012668596,0.0015708518,0.002305978],"genre_scores_gemma":[0.91292036,0.00030961368,0.0851244,0.00018987773,0.000062998304,0.00012263555,0.00024707164,0.00017022558,0.0008527842],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99817634,0.0006936742,0.00014498287,0.00016617724,0.0006495148,0.000169486],"domain_scores_gemma":[0.9892236,0.0067015258,0.001031352,0.0016217477,0.0012338053,0.0001879276],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001241014,0.0007180616,0.0008958106,0.0015091398,0.00047661265,0.00096417876,0.0015127497,0.00052026677,0.0009396914],"category_scores_gemma":[0.007662183,0.00036047868,0.00031471148,0.0014563425,0.0008196188,0.0024699501,0.00089877227,0.00049856014,0.00024565903],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0027261304,0.00021679427,0.019412918,0.00091668003,0.00016918931,0.0014004789,0.0009596276,0.18403132,0.17441478,0.024585102,0.003750103,0.5874168],"study_design_scores_gemma":[0.00015882212,0.0028308178,0.008282611,0.00013289005,0.00028560622,0.0024351736,0.00040298025,0.6790294,0.26887804,0.024825227,0.012668102,0.000070339505],"about_ca_topic_score_codex":0.00059022306,"about_ca_topic_score_gemma":0.0012384446,"teacher_disagreement_score":0.0015127497,"about_ca_system_score_codex":0.0006009666,"about_ca_system_score_gemma":0.00081667694,"threshold_uncertainty_score":0.0065631866},"labels":[],"label_agreement":null},{"id":"W2170645116","doi":"10.5555/1870926.1871166","title":"Enabling efficient post-silicon debug by clustering of hardware-assertions","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Debugging; Computer science; Background debug mode interface; Assertion; Embedded system; Cluster analysis; Scheduling (production processes); Energy consumption; Software bug; Computer architecture; Parallel computing; Software; Operating system; Programming language; Engineering; Electrical engineering","score_opus":0.010595063233487103,"score_gpt":0.22953792906947457,"score_spread":0.21894286583598746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170645116","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20231274,0.0002139744,0.79061747,0.00013387123,0.00004496046,0.00013658206,0.00005606792,0.004298692,0.0021855528],"genre_scores_gemma":[0.7814491,0.00006592268,0.21661276,0.000047568443,0.000011676441,0.00006297877,0.00013332887,0.00019921684,0.0014175456],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99922,0.00022355745,0.000045987235,0.00018344635,0.00018244522,0.00014454479],"domain_scores_gemma":[0.9971517,0.000902266,0.00040370502,0.0010636242,0.0003715755,0.00010724166],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007707363,0.00058856927,0.00045838475,0.0007705829,0.00052787625,0.00071949663,0.001469175,0.00039940895,0.002119615],"category_scores_gemma":[0.0021627974,0.00038356593,0.00035355688,0.00050060847,0.0005871942,0.001186875,0.0010952287,0.00064701616,0.00049331196],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011833927,0.00061858766,0.008664222,0.00028712486,0.000104542094,0.00048822557,0.0005831385,0.23196837,0.39058724,0.037878063,0.002938569,0.32469845],"study_design_scores_gemma":[0.00006984084,0.0005450247,0.0023442404,0.000030429781,0.00006389219,0.0003001293,0.0001379653,0.6554087,0.32414576,0.010809675,0.0061061787,0.00003817026],"about_ca_topic_score_codex":0.0014038025,"about_ca_topic_score_gemma":0.0021441518,"teacher_disagreement_score":0.002119615,"about_ca_system_score_codex":0.0005925713,"about_ca_system_score_gemma":0.00097301754,"threshold_uncertainty_score":0.0070907474},"labels":[],"label_agreement":null},{"id":"W2170690076","doi":"10.1109/imtc.2007.379056","title":"Promising Complex ASIC Design Verification Methodology","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Application-specific integrated circuit; Computer science; Functional verification; Reuse; Process (computing); Formal verification; Embedded system; Integrated circuit design; Intelligent verification; Computer architecture; Verification; Property (philosophy); Reliability engineering; Programming language; Engineering; Software; Software construction","score_opus":0.35328289554805914,"score_gpt":0.36021849480140455,"score_spread":0.006935599253345415,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170690076","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024907072,0.0001577732,0.9938759,0.000066090324,0.000013058314,0.000053446645,0.000027642922,0.00028840263,0.0030270016],"genre_scores_gemma":[0.12243038,0.00083052175,0.8716824,0.0001640532,0.000026958582,0.00025948434,0.0001842875,0.00013873813,0.004283085],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99873525,0.00045932128,0.00006329183,0.00012883096,0.00055333495,0.000059923615],"domain_scores_gemma":[0.99904555,0.00046025912,0.000085207605,0.0002047952,0.00018697834,0.000017280692],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015577942,0.00069678825,0.00035305502,0.000795573,0.0004458442,0.0009795878,0.00110592,0.00056465564,0.003751067],"category_scores_gemma":[0.0019573625,0.0003246636,0.00080850645,0.0005692689,0.00096128753,0.0012181418,0.0006328784,0.0006475269,0.0007815634],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000683795,0.000065191016,0.0005161243,0.0005723915,0.00006814475,0.00028428057,0.00020736291,0.14669964,0.03258892,0.60597765,0.0024174484,0.21053448],"study_design_scores_gemma":[0.00009812902,0.00029752136,0.00025709585,0.00017783552,0.000058191108,0.0006578368,0.00006153725,0.6373892,0.043302886,0.22941846,0.08823566,0.000045612825],"about_ca_topic_score_codex":0.0008892074,"about_ca_topic_score_gemma":0.00088001275,"teacher_disagreement_score":0.003751067,"about_ca_system_score_codex":0.00051821355,"about_ca_system_score_gemma":0.0011277427,"threshold_uncertainty_score":0.012548566},"labels":[],"label_agreement":null},{"id":"W2170947612","doi":"10.1109/etc.1993.246609","title":"On the diagnosability of DNMR testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Redundancy (engineering); Modular design; Overhead (engineering); Computer science; Sequence (biology); Fault coverage; Reliability engineering; Algorithm; Engineering; Programming language; Operating system","score_opus":0.086834707568053,"score_gpt":0.22171256628987743,"score_spread":0.13487785872182442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170947612","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.074214645,0.0022795494,0.8987971,0.0012677565,0.00013071432,0.000074481904,0.00019545633,0.0007310269,0.02230937],"genre_scores_gemma":[0.89148325,0.0023819949,0.09985254,0.0005423427,0.000540536,0.000260825,0.00047857172,0.00016815799,0.004291741],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9964908,0.0012178563,0.00018662508,0.00062193,0.0012105324,0.00027234288],"domain_scores_gemma":[0.9847401,0.012811531,0.0006522581,0.001069056,0.000548759,0.00017833682],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002262217,0.00082608993,0.0007294633,0.002185699,0.00054460193,0.0013321267,0.0009887604,0.0009371119,0.0034061896],"category_scores_gemma":[0.015834821,0.00042022817,0.0006317213,0.0012238749,0.003062425,0.0026082662,0.0017460603,0.0023053642,0.00036278006],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00057356776,0.00008830078,0.0014638279,0.00044217307,0.000038598864,0.00048941927,0.00028043072,0.187652,0.019063346,0.65962285,0.0019434892,0.12834197],"study_design_scores_gemma":[0.00006646441,0.00020149107,0.00050922116,0.00010048228,0.00003169786,0.0004252353,0.00003230745,0.47005835,0.012190474,0.5125003,0.0038514647,0.00003257509],"about_ca_topic_score_codex":0.0012880592,"about_ca_topic_score_gemma":0.0008226717,"teacher_disagreement_score":0.0034061896,"about_ca_system_score_codex":0.0016693566,"about_ca_system_score_gemma":0.0007033666,"threshold_uncertainty_score":0.012112141},"labels":[],"label_agreement":null},{"id":"W2171368936","doi":"10.1109/mwscas.2009.5235932","title":"Optimal trace compaction with property preservation","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"TRACE (psycholinguistics); Computer science; Debugging; Property (philosophy); Overhead (engineering); Task (project management); Compaction; Representation (politics); Binary number; Computer engineering; Algorithm; Theoretical computer science; Programming language; Arithmetic; Mathematics; Engineering","score_opus":0.029786161081030844,"score_gpt":0.23598461008980734,"score_spread":0.20619844900877649,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171368936","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035302456,0.00014674517,0.9597462,0.00017522476,0.000019291854,0.00009339502,0.00013258445,0.0017200694,0.0026639649],"genre_scores_gemma":[0.5781843,0.0002247322,0.4178209,0.00013024885,0.00002815454,0.00014250693,0.0005245661,0.00039327002,0.002551274],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986796,0.00032609128,0.00008203325,0.0002495702,0.00045003748,0.00021275454],"domain_scores_gemma":[0.9973672,0.0012095196,0.000235594,0.0007863745,0.00034982356,0.000051435272],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007153773,0.0007773082,0.0006061918,0.00083470123,0.00030837982,0.00077633036,0.001231017,0.0005242202,0.0028973443],"category_scores_gemma":[0.0045967475,0.00041271394,0.000745437,0.0010825064,0.0009022403,0.0015291731,0.0010735011,0.00093843834,0.0005086089],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047235153,0.00028248603,0.0016770865,0.00035715476,0.0000735051,0.00045470722,0.00021384952,0.548437,0.06084035,0.06327229,0.0038976495,0.32002157],"study_design_scores_gemma":[0.00006365893,0.00021457471,0.00039824258,0.00002921475,0.000051924504,0.0002534727,0.0000720745,0.8912721,0.048210885,0.05524961,0.004165598,0.000018546927],"about_ca_topic_score_codex":0.0013669723,"about_ca_topic_score_gemma":0.002322675,"teacher_disagreement_score":0.0028973443,"about_ca_system_score_codex":0.0006200496,"about_ca_system_score_gemma":0.0011844734,"threshold_uncertainty_score":0.009692609},"labels":[],"label_agreement":null},{"id":"W2171383332","doi":"10.1145/1687399.1687439","title":"PSTA-based branch and bound approach to the silicon speedpath isolation problem","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Silicon; Hyperplane; Computer science; Debugging; Set (abstract data type); Path (computing); Process (computing); Algorithm; Mathematics; Materials science; Computer network; Optoelectronics","score_opus":0.021249922610617963,"score_gpt":0.22906623006349258,"score_spread":0.2078163074528746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171383332","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006036093,0.00023054851,0.9910977,0.00026767392,0.000023214507,0.000037180973,0.0000649389,0.00033745405,0.0019051705],"genre_scores_gemma":[0.35633096,0.00055595423,0.6338855,0.00036549385,0.00022011307,0.0005186023,0.00049927586,0.00052697415,0.0070971926],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990865,0.00038586505,0.00003525812,0.00013783723,0.00024693407,0.00010762378],"domain_scores_gemma":[0.9943094,0.0047918735,0.00019012963,0.00018268134,0.00038022967,0.0001456146],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0027969861,0.0013757809,0.0019974113,0.0019485182,0.00081479,0.0014163555,0.0018957703,0.0019387151,0.008123321],"category_scores_gemma":[0.008419249,0.0011432617,0.0012668939,0.0018686417,0.0016586534,0.002037591,0.0016661548,0.0030051142,0.0011502008],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007131773,0.000047247144,0.0003712018,0.00006872335,0.000041380805,0.00005345839,0.000045961027,0.92855185,0.000537977,0.028271642,0.0016624201,0.040276885],"study_design_scores_gemma":[0.000007647446,0.000008499712,0.000023625265,0.000003153393,0.0000033244585,0.000005581732,0.0000021717083,0.9875853,0.00007344627,0.012097844,0.00018737747,0.0000020518657],"about_ca_topic_score_codex":0.005947389,"about_ca_topic_score_gemma":0.0048395935,"teacher_disagreement_score":0.008123321,"about_ca_system_score_codex":0.0016886612,"about_ca_system_score_gemma":0.002769448,"threshold_uncertainty_score":0.027175188},"labels":[],"label_agreement":null},{"id":"W2171392035","doi":"10.1109/ipdps.2001.924956","title":"Efficient comparison-based fault diagnosis of multiprocessor systems using an evolutionary approach","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Computer science; Genetic algorithm; Mutation; Series (stratigraphy); Fault (geology); Reliability (semiconductor); Evolutionary algorithm; Artificial intelligence; Algorithm; Mathematical optimization; Machine learning; Mathematics","score_opus":0.08758003138767523,"score_gpt":0.2721250387384502,"score_spread":0.18454500735077495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171392035","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.067428924,0.0002034954,0.9300535,0.00015320246,0.000016213326,0.000068633046,0.000017257282,0.00049118896,0.0015675676],"genre_scores_gemma":[0.742865,0.00008957875,0.2557304,0.00005657738,0.000010106396,0.000096881005,0.00004201676,0.00003478392,0.0010746313],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99948645,0.000195945,0.000019754916,0.000073603645,0.00016731636,0.000056883382],"domain_scores_gemma":[0.99878305,0.00087179383,0.00011281925,0.00008474587,0.000117911964,0.000029621999],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010387136,0.0005525645,0.000809923,0.00074587547,0.00037419688,0.00048601997,0.0013144378,0.0010351889,0.0011882122],"category_scores_gemma":[0.0028829281,0.00035744178,0.00047800512,0.0005715349,0.0005407226,0.0009509773,0.0005412834,0.00046645882,0.00011602041],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011436869,0.00007231292,0.0010750581,0.000049344457,0.00004456774,0.000111268404,0.000052188465,0.8778434,0.00538325,0.008114462,0.00020850773,0.10693126],"study_design_scores_gemma":[0.000008207183,0.000030685806,0.00015013636,0.0000019018873,0.0000050604667,0.000025248797,0.000003584967,0.9969795,0.00084563036,0.0018059256,0.00014138035,0.0000027039803],"about_ca_topic_score_codex":0.0024295072,"about_ca_topic_score_gemma":0.00213324,"teacher_disagreement_score":0.0024295072,"about_ca_system_score_codex":0.00077094015,"about_ca_system_score_gemma":0.0006604446,"threshold_uncertainty_score":0.005593598},"labels":[],"label_agreement":null},{"id":"W2171556993","doi":"10.5555/1870926.1871239","title":"Correlation controlled sampling for efficient variability analysis of analog circuits","year":2010,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Ring oscillator; Comparator; Electronic circuit; Monte Carlo method; Analogue electronics; Electronic engineering; Sampling (signal processing); Sensitivity (control systems); Transconductance; Offset (computer science); Amplifier; Operational amplifier; Computer science; Voltage; Mathematics; Statistics; CMOS; Engineering; Electrical engineering; Telecommunications","score_opus":0.025154124648187025,"score_gpt":0.2583665957412171,"score_spread":0.2332124710930301,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171556993","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007572052,0.00008710443,0.9914955,0.00001690551,0.000006217896,0.000022914963,0.000023476818,0.00049237197,0.0002833467],"genre_scores_gemma":[0.49920556,0.00018940044,0.49946633,0.000067422385,0.000047911773,0.00021679887,0.00019643227,0.00018322586,0.00042691248],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986229,0.00064768916,0.000052222764,0.00013494314,0.00048181813,0.00006047683],"domain_scores_gemma":[0.99544275,0.0033949818,0.0002443163,0.0004926231,0.00037599867,0.000049263035],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020247705,0.00053278886,0.0004952172,0.001060098,0.00032710275,0.0006117996,0.00065466855,0.00043791783,0.0011195153],"category_scores_gemma":[0.009937211,0.0003222745,0.00044540456,0.0009791693,0.00047006676,0.0006595735,0.00059766363,0.0009564338,0.00023115863],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045473274,0.00011126963,0.0031795031,0.00019541488,0.00013326519,0.00028090004,0.00021778766,0.6087749,0.05115077,0.061144985,0.0018944235,0.27246204],"study_design_scores_gemma":[0.0000070299793,0.000021585862,0.00022234624,0.0000040208593,0.0000045080515,0.000035472305,0.0000023816806,0.99213773,0.004686423,0.0024943443,0.00037866688,0.0000055766686],"about_ca_topic_score_codex":0.0017407353,"about_ca_topic_score_gemma":0.0015799173,"teacher_disagreement_score":0.0020247705,"about_ca_system_score_codex":0.00055227964,"about_ca_system_score_gemma":0.0007717086,"threshold_uncertainty_score":0.010708153},"labels":[],"label_agreement":null},{"id":"W2171847376","doi":"10.1109/ccece.2004.1347590","title":"A reconfigurable digital IC tester implemented using the ARM Integrator rapid prototyping system","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Field-programmable gate array; Embedded system; Computer hardware; Computer science; Interface (matter); Integrator; Host (biology); Upload; Engineering; Operating system; Electrical engineering; Voltage","score_opus":0.03570179569087273,"score_gpt":0.25111273966034253,"score_spread":0.2154109439694698,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171847376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.075537264,0.0006334649,0.87010497,0.0001867187,0.00020777102,0.00081392785,0.0006309811,0.029768113,0.022116816],"genre_scores_gemma":[0.4110202,0.0004119985,0.5694662,0.0001945708,0.0000793694,0.0005121569,0.00085221615,0.00080404186,0.016659241],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991862,0.00014486584,0.000049896524,0.00012012642,0.00042803097,0.00007076105],"domain_scores_gemma":[0.99896693,0.0003302136,0.00014077454,0.00019483439,0.0002957524,0.00007150952],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064189587,0.00065718027,0.0003611961,0.00071995653,0.00015980889,0.0005439594,0.0013656607,0.00041817134,0.011102897],"category_scores_gemma":[0.0014550657,0.00037323442,0.00020694747,0.00039229917,0.00017047294,0.00043366995,0.0002668422,0.00061894016,0.0029021793],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046584292,0.00015787031,0.0024276935,0.00039038004,0.000052419255,0.0009025448,0.00015528705,0.010057468,0.6411527,0.0043717306,0.010006365,0.32985964],"study_design_scores_gemma":[0.00021586726,0.0038920199,0.008344551,0.00006873905,0.00016087563,0.0056318464,0.0000593832,0.11605783,0.7554688,0.0007824471,0.1091818,0.00013589606],"about_ca_topic_score_codex":0.0004401042,"about_ca_topic_score_gemma":0.0005294194,"teacher_disagreement_score":0.011102897,"about_ca_system_score_codex":0.00025612974,"about_ca_system_score_gemma":0.0004743214,"threshold_uncertainty_score":0.037142873},"labels":[],"label_agreement":null},{"id":"W2171884398","doi":"10.1109/test.2008.4700653","title":"Hardware-based Error Rate Testing of Digital Baseband Communication Systems","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Baseband; Computer science; Bit error rate; Communications system; Electronic engineering; Digital radio; Computer hardware; Embedded system; Real-time computing; Channel (broadcasting); Bandwidth (computing); Engineering; Telecommunications","score_opus":0.07903545220135168,"score_gpt":0.24626136616467892,"score_spread":0.16722591396332726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171884398","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7662205,0.00058515515,0.22826786,0.000049424263,0.0000468701,0.00018866778,0.00017320148,0.0014188163,0.0030494977],"genre_scores_gemma":[0.95664567,0.00014840787,0.041943915,0.000024133684,0.000011245147,0.00005065094,0.00011410795,0.00004584252,0.001015972],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988655,0.0002657004,0.000069500464,0.00015162212,0.00056922564,0.000078450146],"domain_scores_gemma":[0.99775946,0.00096777093,0.0003719786,0.0003930466,0.0004191975,0.000088614],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008390501,0.00054534577,0.00027614026,0.00079104403,0.00018723993,0.00045192064,0.0011333681,0.00043064225,0.0014881677],"category_scores_gemma":[0.0039482825,0.0001506148,0.00014298105,0.00035261133,0.00034823274,0.00081790984,0.00047083205,0.00027040258,0.00030157084],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012243114,0.00028878817,0.009151594,0.00029562518,0.000055445922,0.00028651528,0.00017794124,0.030148434,0.8348025,0.0024997303,0.00037544582,0.12069364],"study_design_scores_gemma":[0.00009744563,0.003836899,0.009194649,0.000029359611,0.000051773415,0.001050139,0.000043402943,0.14822471,0.8351231,0.0006471897,0.0016495108,0.00005184002],"about_ca_topic_score_codex":0.00035285414,"about_ca_topic_score_gemma":0.000397465,"teacher_disagreement_score":0.0014881677,"about_ca_system_score_codex":0.00025490602,"about_ca_system_score_gemma":0.00017740397,"threshold_uncertainty_score":0.004978478},"labels":[],"label_agreement":null},{"id":"W2178815085","doi":"10.1109/pacrim.2015.7334853","title":"Improved language support for Verilog elaboration in Odin II and FPGA architecture benchmarking in the VTR CAD tool","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Verilog; Field-programmable gate array; Computer science; Netlist; Hardware description language; VHDL; Computer architecture; Embedded system; Set (abstract data type); Computer hardware; Programmable Array Logic; Logic synthesis; Programming language; Logic gate; Logic family","score_opus":0.020178116472904396,"score_gpt":0.25814444645700346,"score_spread":0.23796632998409906,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2178815085","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016216176,0.0003792033,0.91215265,0.00021169765,0.00012979517,0.00030134164,0.0022871091,0.056504674,0.011817348],"genre_scores_gemma":[0.1729687,0.00059711555,0.7911602,0.0006620806,0.00008624271,0.00058260065,0.008623572,0.014301145,0.011018352],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99699426,0.0006806022,0.0004839166,0.00041717614,0.0011338255,0.00029012316],"domain_scores_gemma":[0.994666,0.002710612,0.00034744886,0.0011081615,0.0011028794,0.000065022585],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0025431763,0.0012012743,0.0005962879,0.001369529,0.00025370318,0.001749842,0.0021924814,0.00051946676,0.011924468],"category_scores_gemma":[0.008012813,0.0007324991,0.00092670135,0.00076348905,0.0004970365,0.0021297794,0.0011054208,0.0017742764,0.0033595418],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018808942,0.00045510134,0.0039900127,0.0026948373,0.0001402516,0.0015256283,0.0010033195,0.06943803,0.16868591,0.08350445,0.038332734,0.62834877],"study_design_scores_gemma":[0.00069861126,0.0005311499,0.0024828156,0.00095533015,0.00023573231,0.0024658376,0.00016052567,0.2765916,0.2888883,0.01908275,0.4076319,0.00027541572],"about_ca_topic_score_codex":0.0016489107,"about_ca_topic_score_gemma":0.001919116,"teacher_disagreement_score":0.011924468,"about_ca_system_score_codex":0.0010260815,"about_ca_system_score_gemma":0.00169498,"threshold_uncertainty_score":0.039891362},"labels":[],"label_agreement":null},{"id":"W2199628510","doi":"10.1109/asic.1995.580720","title":"Maximal multiple fault coverage using single fault test sets","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Fault coverage; Fault (geology); Set (abstract data type); Stuck-at fault; Automatic test pattern generation; Combinational logic; Test set; Algorithm; Computer science; Fault model; Fault detection and isolation; Mathematics; Electronic circuit; Logic gate; Engineering; Artificial intelligence","score_opus":0.059193558885156455,"score_gpt":0.24346988648473097,"score_spread":0.18427632759957452,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2199628510","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2885146,0.0005575742,0.70572346,0.0001438889,0.000012762015,0.00008655234,0.00015646499,0.0009951298,0.0038095252],"genre_scores_gemma":[0.8964602,0.00019869402,0.10230981,0.00004321079,0.000019469813,0.000103374376,0.00024098836,0.00009171169,0.0005326623],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988475,0.00033475753,0.00004085523,0.00022989672,0.00042938444,0.000117641575],"domain_scores_gemma":[0.9950252,0.003802131,0.00034870568,0.0005168903,0.00023726157,0.00006978717],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00081780064,0.00063696806,0.00085697585,0.0011177405,0.00032498286,0.0004942257,0.00063753873,0.00044199175,0.001360121],"category_scores_gemma":[0.003988863,0.00029366807,0.0009565495,0.0005822051,0.0008619916,0.0013273464,0.00074358954,0.00052465586,0.00016588243],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041599548,0.00009187663,0.0032561962,0.0002520794,0.00008654815,0.00032838338,0.00011299865,0.760111,0.06317212,0.016924638,0.00048167421,0.15476651],"study_design_scores_gemma":[0.000041426545,0.0005854391,0.0024240843,0.00003773894,0.000076498836,0.0003809943,0.000030599374,0.912947,0.051422734,0.030075798,0.0019530948,0.000024617602],"about_ca_topic_score_codex":0.00050848746,"about_ca_topic_score_gemma":0.00067083206,"teacher_disagreement_score":0.001360121,"about_ca_system_score_codex":0.0008333351,"about_ca_system_score_gemma":0.00039717258,"threshold_uncertainty_score":0.006046295},"labels":[],"label_agreement":null},{"id":"W2208700254","doi":"10.1007/978-1-4757-3281-8_8","title":"Improved Design Verification by Random Simulation Guided by Genetic Algorithms","year":2001,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Verilog; Computer science; Algorithm; Property (philosophy); Function (biology); Genetic algorithm; Random number generation; Computer hardware","score_opus":0.04316845898109959,"score_gpt":0.25357322249170117,"score_spread":0.21040476351060158,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2208700254","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011564804,0.00020346057,0.98131025,0.000073663454,0.00003642643,0.00005072602,0.000025126721,0.001679771,0.0050557856],"genre_scores_gemma":[0.27633092,0.00021655053,0.7185135,0.00012744573,0.000026443218,0.00017686833,0.000144203,0.0004829546,0.0039810673],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984536,0.0006317519,0.00004979203,0.00017189616,0.0005699122,0.00012308883],"domain_scores_gemma":[0.9978173,0.0013752782,0.000120720215,0.00046094132,0.00019784099,0.0000279561],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014787645,0.0011600953,0.0012069524,0.0008629013,0.00034620988,0.0007305539,0.001789648,0.00096888747,0.004333213],"category_scores_gemma":[0.0039317473,0.0006297631,0.0009224601,0.0005880856,0.0011705328,0.0012786704,0.0008849744,0.0013527857,0.0010033819],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027803727,0.00016573463,0.0005209104,0.00019224765,0.00007508335,0.00014685262,0.00010102846,0.7033996,0.0268926,0.068402424,0.002380321,0.19744508],"study_design_scores_gemma":[0.00005245714,0.00006890155,0.000093084316,0.000019817244,0.000020003019,0.000058835947,0.0000068043864,0.9708619,0.008030869,0.019088699,0.0016873534,0.000011313946],"about_ca_topic_score_codex":0.0014979509,"about_ca_topic_score_gemma":0.0020338169,"teacher_disagreement_score":0.004333213,"about_ca_system_score_codex":0.0007832906,"about_ca_system_score_gemma":0.00096761854,"threshold_uncertainty_score":0.014496088},"labels":[],"label_agreement":null},{"id":"W2218379410","doi":"10.1109/iccd.2015.7357083","title":"Emulation-based selection and assessment of assertion checkers for post-silicon validation","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Illinois at Urbana-Champaign","keywords":"Assertion; Emulation; Computer science; Hardware emulation; Selection (genetic algorithm); Crash; Software bug; Embedded system; Reliability engineering; Computer engineering; Software; Programming language; Artificial intelligence; Engineering; Field-programmable gate array","score_opus":0.05666402753882063,"score_gpt":0.3257038350045994,"score_spread":0.2690398074657787,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2218379410","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34888676,0.0005094414,0.6367797,0.00018494259,0.00010394314,0.00085191755,0.00035748453,0.010528967,0.0017968904],"genre_scores_gemma":[0.800111,0.000110758796,0.19768763,0.0001193718,0.000026141803,0.00050001754,0.00036535642,0.0004779307,0.00060176366],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.993046,0.003837549,0.00066371425,0.0006823958,0.0013268079,0.0004435176],"domain_scores_gemma":[0.9530956,0.027698582,0.004808961,0.0068909456,0.006826902,0.0006789412],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00717537,0.0016067497,0.0006633505,0.001402837,0.0003202375,0.00081280136,0.0016593846,0.0008586784,0.002721648],"category_scores_gemma":[0.033312324,0.0004944981,0.00040604902,0.00036832882,0.00061466964,0.0012489348,0.0008656865,0.00082196994,0.0006608155],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0024923945,0.0016330667,0.024539545,0.0011782623,0.00025269284,0.00055799715,0.0004330536,0.12249814,0.580638,0.003915652,0.0019764933,0.25988472],"study_design_scores_gemma":[0.00026583925,0.0022496427,0.0050782566,0.000097258504,0.00018329007,0.00038479676,0.00009369024,0.43537018,0.55152094,0.0015751304,0.0031118507,0.00006913348],"about_ca_topic_score_codex":0.00041645797,"about_ca_topic_score_gemma":0.0008430407,"teacher_disagreement_score":0.00717537,"about_ca_system_score_codex":0.00057633454,"about_ca_system_score_gemma":0.0011015886,"threshold_uncertainty_score":0.037947416},"labels":[],"label_agreement":null},{"id":"W2243181957","doi":"10.1109/cjece.2015.2408373","title":"Hardware Acceleration of Online Error Detection in Many-Core Processors","year":2015,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Scalability; Fault coverage; Overhead (engineering); Automatic test pattern generation; Control reconfiguration; Embedded system; Reliability (semiconductor); Multi-core processor; Code coverage; Fault tolerance; Software; Reliability engineering; Distributed computing; Parallel computing; Engineering; Operating system; Power (physics)","score_opus":0.032271071469203313,"score_gpt":0.220952733176151,"score_spread":0.18868166170694767,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2243181957","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42540082,0.00073969003,0.56372434,0.0001621637,0.00007135186,0.00009843158,0.00005205886,0.006462425,0.0032887594],"genre_scores_gemma":[0.92515725,0.000046615347,0.074018516,0.00003717311,0.0000101940805,0.000025269577,0.00004471967,0.0000424527,0.00061787316],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993026,0.00014971121,0.000032963177,0.00009916998,0.0003360888,0.000079391226],"domain_scores_gemma":[0.9984394,0.0006312701,0.00023482676,0.0003293214,0.00030985958,0.000055444194],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044584463,0.00043250015,0.00034168424,0.00071132527,0.00021352606,0.00031738862,0.0009850308,0.0003314385,0.0011372603],"category_scores_gemma":[0.0020271933,0.00017562263,0.00019334273,0.00030468736,0.00027628877,0.0006379073,0.00052298245,0.0003609847,0.000200147],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013636426,0.0003437657,0.007871176,0.00022168254,0.00005328795,0.00054272695,0.00015650688,0.23009153,0.22207107,0.007825979,0.0021509982,0.5273076],"study_design_scores_gemma":[0.00004033841,0.00045877456,0.0016495265,0.000010119691,0.000014974073,0.00020652408,0.000009689052,0.9354631,0.05985503,0.001348083,0.0009327987,0.000011083134],"about_ca_topic_score_codex":0.0009889124,"about_ca_topic_score_gemma":0.0017370939,"teacher_disagreement_score":0.0011372603,"about_ca_system_score_codex":0.00036142275,"about_ca_system_score_gemma":0.00064004,"threshold_uncertainty_score":0.0038045049},"labels":[],"label_agreement":null},{"id":"W2251263179","doi":"","title":"Fault tolerant systems design in VLSI using data compression under constraints of failure probabilities: overview and status","year":2007,"lang":"en","type":"article","venue":"Computational intelligence","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Very-large-scale integration; Computer science; Combinational logic; Aliasing; System on a chip; Computer engineering; Integration testing; Fault coverage; Automatic test pattern generation; Built-in self-test; Parallel computing; Algorithm; Embedded system; Electronic circuit; Engineering; Logic gate; Software; Filter (signal processing)","score_opus":0.21652874081121004,"score_gpt":0.3622196979004566,"score_spread":0.14569095708924656,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2251263179","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04192493,0.04805071,0.8896507,0.000922175,0.00007289848,0.00011277619,0.00003782219,0.0005435009,0.018684538],"genre_scores_gemma":[0.6447428,0.058831196,0.29031414,0.0003431841,0.0005069722,0.00023513549,0.00016271259,0.000094140116,0.004769706],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99971,0.00006806813,0.000023329394,0.000038360104,0.00013843428,0.00002166036],"domain_scores_gemma":[0.9994573,0.000335305,0.000050297956,0.000046636873,0.00009609944,0.000014283769],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00072180625,0.00043138902,0.00047186608,0.0007623211,0.00017384457,0.0011906123,0.00072095206,0.0006547437,0.0011080619],"category_scores_gemma":[0.00089849514,0.00029216756,0.00030599968,0.0010060775,0.0006729449,0.0018981175,0.00042179742,0.0005343321,0.00024724915],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011815094,0.00009856763,0.0013213168,0.0013946745,0.000071494585,0.00013197797,0.0002189922,0.10950621,0.026644439,0.216701,0.001069985,0.64272314],"study_design_scores_gemma":[0.00008032737,0.0010622074,0.0017631303,0.0003647216,0.0001081125,0.0006706219,0.00019996104,0.7410134,0.045736503,0.13707255,0.0718584,0.00007004962],"about_ca_topic_score_codex":0.00032428,"about_ca_topic_score_gemma":0.00025354768,"teacher_disagreement_score":0.0011906123,"about_ca_system_score_codex":0.0005500155,"about_ca_system_score_gemma":0.0005003409,"threshold_uncertainty_score":0.00399065},"labels":[],"label_agreement":null},{"id":"W2263718227","doi":"10.4271/2006-01-1556","title":"In-house Testing of Highly Hardware-dependent Software","year":2006,"lang":"en","type":"article","venue":"SAE technical papers on CD-ROM/SAE technical paper series","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Computer science; Software; Computer hardware; Embedded system; Operating system","score_opus":0.016196640706031298,"score_gpt":0.23523814608224647,"score_spread":0.21904150537621517,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2263718227","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3375195,0.0003421406,0.5780721,0.00016144587,0.00024331379,0.0006073463,0.001393867,0.030440003,0.051220346],"genre_scores_gemma":[0.8618892,0.00021523926,0.091297954,0.00018967627,0.0000764982,0.00032978732,0.0018771086,0.003437833,0.04068656],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99854386,0.00041021168,0.00006405653,0.00021500669,0.00060523365,0.00016170429],"domain_scores_gemma":[0.9958633,0.0014901302,0.00021687582,0.0014222678,0.00086212845,0.00014525639],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008197653,0.00081308687,0.00040525495,0.00061253743,0.00024636014,0.0005377626,0.0012655472,0.00034648986,0.019359319],"category_scores_gemma":[0.0026092478,0.00028937406,0.00030166196,0.00037277534,0.00034750148,0.0009637282,0.0005404014,0.0003861383,0.005987049],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006573861,0.0007125277,0.005466144,0.0006126124,0.00010111857,0.0008714231,0.000688852,0.01437954,0.6603227,0.003839573,0.015773077,0.296575],"study_design_scores_gemma":[0.000088092085,0.0018383998,0.0063814432,0.000048560814,0.000063143816,0.0007972834,0.00012032289,0.046116367,0.90792984,0.0008592159,0.03571787,0.00003943481],"about_ca_topic_score_codex":0.0006482571,"about_ca_topic_score_gemma":0.0010578335,"teacher_disagreement_score":0.019359319,"about_ca_system_score_codex":0.00046929132,"about_ca_system_score_gemma":0.00033787522,"threshold_uncertainty_score":0.06476337},"labels":[],"label_agreement":null},{"id":"W2296792506","doi":"10.14288/1.0074092","title":"Harnessing FPGA technology for rapid circuit debug","year":2013,"lang":"en","type":"article","venue":"cIRcle (University of British Columbia)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; Field-programmable gate array; Embedded system; Computer hardware; Computer architecture; Operating system","score_opus":0.013710677797817199,"score_gpt":0.17589358252217485,"score_spread":0.16218290472435765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2296792506","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17917039,0.006010716,0.7631726,0.00087882264,0.0005504571,0.00037935402,0.0006083146,0.013705268,0.035524108],"genre_scores_gemma":[0.72350013,0.0015865065,0.266582,0.00029737767,0.00006271255,0.00011513063,0.00045763602,0.00029273386,0.007105704],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995376,0.000083325365,0.000031203657,0.00008111363,0.00019283425,0.00007396686],"domain_scores_gemma":[0.9991798,0.0002924034,0.00011844951,0.00026211067,0.00011455388,0.000032695367],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041172447,0.0006244027,0.0002323009,0.00090900226,0.00024060134,0.0010026346,0.0008569762,0.00036828654,0.004986848],"category_scores_gemma":[0.0018326114,0.00024562227,0.00021699048,0.00045472884,0.00036015885,0.001358896,0.00066139636,0.0006951185,0.0010548407],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005962156,0.000105952386,0.007864948,0.00066721323,0.00006691038,0.0007394511,0.00048347472,0.039156675,0.21736321,0.04106984,0.0119640045,0.67992216],"study_design_scores_gemma":[0.00020218475,0.0025290153,0.008172093,0.0004843555,0.00015413137,0.003665953,0.0004128059,0.21739462,0.5006095,0.01929949,0.24689193,0.00018393161],"about_ca_topic_score_codex":0.00095236365,"about_ca_topic_score_gemma":0.0014657974,"teacher_disagreement_score":0.004986848,"about_ca_system_score_codex":0.0005899151,"about_ca_system_score_gemma":0.00043667745,"threshold_uncertainty_score":0.016682684},"labels":[],"label_agreement":null},{"id":"W2330272319","doi":"10.1097/01206501-200706000-00033","title":"Patch Testing with Computerized Charting","year":2007,"lang":"en","type":"article","venue":"Dermatitis","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Medicine; Patch testing; Medical physics; Contact dermatitis; Immunology","score_opus":0.02215751855835877,"score_gpt":0.22436526735510032,"score_spread":0.20220774879674155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2330272319","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40762183,0.008607481,0.4581907,0.0018066117,0.0021753844,0.008626365,0.010100403,0.023144905,0.07972631],"genre_scores_gemma":[0.6753945,0.0035132454,0.28350097,0.0009989538,0.00073419965,0.0026559827,0.003503454,0.0007013088,0.028997464],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99618345,0.0012152721,0.0002943411,0.00069729623,0.0014579607,0.00015158346],"domain_scores_gemma":[0.9930589,0.0034509944,0.00051304774,0.001368466,0.0014713657,0.00013720516],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019682297,0.0008893158,0.00083856174,0.0033096767,0.00028814923,0.000928972,0.00151031,0.0010417412,0.022596886],"category_scores_gemma":[0.008568059,0.0004746891,0.0008024895,0.0016595126,0.00038083547,0.0012338661,0.00084245886,0.0008463713,0.004950595],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0064775813,0.0028874378,0.050536837,0.001411927,0.0002479294,0.0005716331,0.00032864764,0.006843164,0.10527399,0.0016692055,0.02140164,0.80235004],"study_design_scores_gemma":[0.0034136132,0.023254812,0.3073373,0.0012937625,0.0010376447,0.019358652,0.0005403882,0.20913605,0.31664,0.0058152,0.11151518,0.0006573354],"about_ca_topic_score_codex":0.0033333788,"about_ca_topic_score_gemma":0.0024637626,"teacher_disagreement_score":0.022596886,"about_ca_system_score_codex":0.00035818305,"about_ca_system_score_gemma":0.00047500004,"threshold_uncertainty_score":0.07559413},"labels":[],"label_agreement":null},{"id":"W2331856596","doi":"10.1109/tcad.2016.2538087","title":"Automated Selection of Assertions for Bit-Flip Detection During Post-Silicon Validation","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Illinois at Urbana-Champaign; McGill University","keywords":"Computer science; Metric (unit); Reliability engineering; Computer engineering; Algorithm; Engineering","score_opus":0.030424653436380858,"score_gpt":0.2413277926657911,"score_spread":0.21090313922941023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2331856596","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14419352,0.0006406681,0.83348256,0.00021221132,0.0001087435,0.00045006353,0.00072262983,0.017902438,0.0022871944],"genre_scores_gemma":[0.6346884,0.00019021455,0.3597146,0.00015838095,0.000050119947,0.00027184736,0.002176859,0.001007025,0.0017425704],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9952826,0.0012178179,0.00040090914,0.00057467574,0.0020913188,0.00043276945],"domain_scores_gemma":[0.9746626,0.01376846,0.0026247047,0.0030924357,0.0053073717,0.0005444355],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00417091,0.0012251944,0.0008556475,0.0025231913,0.00042117282,0.0013856686,0.001552192,0.00070027355,0.0035929778],"category_scores_gemma":[0.0193488,0.00033238143,0.00092493754,0.0005295272,0.00059119903,0.0015059995,0.0009866984,0.0007065308,0.0016599164],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002078802,0.00052670535,0.037473697,0.0014054654,0.00021144451,0.0013498537,0.00094204367,0.048304208,0.2824399,0.013332078,0.006869091,0.60506666],"study_design_scores_gemma":[0.00015459424,0.00089273264,0.009796545,0.00029832686,0.00017702102,0.00072788715,0.00034915513,0.60571057,0.3631305,0.009589126,0.009068448,0.00010511209],"about_ca_topic_score_codex":0.001229974,"about_ca_topic_score_gemma":0.002086553,"teacher_disagreement_score":0.00417091,"about_ca_system_score_codex":0.00054541125,"about_ca_system_score_gemma":0.0016325396,"threshold_uncertainty_score":0.02205813},"labels":[],"label_agreement":null},{"id":"W2344568791","doi":"10.1109/tc.2016.2560840","title":"Generating Cyclic-Random Sequences in a Constrained Space for In-System Validation","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Porting; Software; Feature (linguistics); Random access; Theoretical computer science; Algorithm; Computer engineering; Programming language","score_opus":0.026074815892228424,"score_gpt":0.2467978038511961,"score_spread":0.22072298795896766,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2344568791","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051697195,0.000071416696,0.9449148,0.00006611002,0.00003014747,0.00015225988,0.00008172284,0.0011226385,0.0018636645],"genre_scores_gemma":[0.6535022,0.00008759798,0.34386164,0.00015149049,0.000016232487,0.0004143979,0.00023038818,0.00033592584,0.0014002251],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998569,0.0005978502,0.00008033717,0.00016924232,0.0004920437,0.000091549446],"domain_scores_gemma":[0.9955069,0.0024924222,0.00036952458,0.001041372,0.0005007875,0.000088927576],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016136534,0.0005393601,0.0003703352,0.00047941695,0.0002724441,0.0004283687,0.0008794834,0.0004050203,0.0026728534],"category_scores_gemma":[0.0076798815,0.00021043615,0.00026790035,0.00036457216,0.0007538796,0.0007615743,0.00083882705,0.00060048176,0.00043757944],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00096384366,0.000361834,0.003916269,0.0004472163,0.00009364602,0.0004269139,0.00046441267,0.5665589,0.16395661,0.081104696,0.0022509752,0.17945468],"study_design_scores_gemma":[0.000060714876,0.00040142372,0.00048466612,0.000026157059,0.000017756758,0.00016880837,0.000030052119,0.880059,0.09975943,0.014572593,0.00438555,0.00003380523],"about_ca_topic_score_codex":0.00043399126,"about_ca_topic_score_gemma":0.0008765912,"teacher_disagreement_score":0.0026728534,"about_ca_system_score_codex":0.00037333873,"about_ca_system_score_gemma":0.000758327,"threshold_uncertainty_score":0.008941591},"labels":[],"label_agreement":null},{"id":"W2345908052","doi":"10.1109/tcad.2016.2565204","title":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Tracing; Field-programmable gate array; Computer science; SIGNAL (programming language); Electronic circuit; Embedded system; Computer hardware; Programming language; Engineering; Electrical engineering","score_opus":0.050554701927112346,"score_gpt":0.2394350009629695,"score_spread":0.18888029903585715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2345908052","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027335487,0.00012726118,0.9630167,0.00005832062,0.000018328712,0.00004571796,0.000065860055,0.007844714,0.0014876588],"genre_scores_gemma":[0.4877437,0.00021111417,0.5086397,0.000070908674,0.000018018753,0.00007515801,0.00017395847,0.0006501819,0.0024172124],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99932015,0.00022526596,0.000053297113,0.00008013604,0.00026204326,0.0000591009],"domain_scores_gemma":[0.99729985,0.0011814027,0.0002923806,0.0008795458,0.00030142133,0.000045488203],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006637005,0.00058861217,0.0002137534,0.0010367493,0.00029707458,0.0006327707,0.00087609893,0.0003804762,0.0037252023],"category_scores_gemma":[0.003498817,0.00028773933,0.00021980033,0.00057433796,0.00039227167,0.00077985344,0.00043219142,0.0006424326,0.0005295471],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006470815,0.00022235762,0.0049757157,0.00034768836,0.00006130267,0.00035538696,0.00085876865,0.065067135,0.23105769,0.018179597,0.0034970038,0.6747303],"study_design_scores_gemma":[0.00008728606,0.00047202915,0.0024679464,0.00006665333,0.000053948846,0.00049291446,0.00010194551,0.48898888,0.48240656,0.0090767555,0.015743,0.00004206544],"about_ca_topic_score_codex":0.0015757655,"about_ca_topic_score_gemma":0.0028245568,"teacher_disagreement_score":0.0037252023,"about_ca_system_score_codex":0.00066905544,"about_ca_system_score_gemma":0.00076055207,"threshold_uncertainty_score":0.01246202},"labels":[],"label_agreement":null},{"id":"W2350357546","doi":"","title":"Application of constraint setting and logic synthesis in SoC design","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"CAE (Canada)","funders":"","keywords":"Computer science; Logic synthesis; Constraint (computer-aided design); Constraint logic programming; Computer architecture; Logic optimization; Constraint satisfaction; Logic gate; Algorithm; Artificial intelligence; Mathematics","score_opus":0.021518129049818653,"score_gpt":0.2382147712776071,"score_spread":0.21669664222778845,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2350357546","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0047940584,0.00069597294,0.9824415,0.00032781664,0.00004581552,0.00015176681,0.000039317314,0.00022285803,0.011280956],"genre_scores_gemma":[0.18971968,0.0016960937,0.80515224,0.00029198758,0.0000653217,0.00026814095,0.00008702026,0.00014247285,0.0025770518],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9956109,0.0022477896,0.00029354694,0.0004248739,0.0012612331,0.00016171549],"domain_scores_gemma":[0.99397177,0.0048371213,0.00025909708,0.000419259,0.00043856204,0.00007413599],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0031740447,0.00093281775,0.00059170806,0.001391344,0.0007885645,0.0020773595,0.0016934323,0.0009344483,0.005373282],"category_scores_gemma":[0.011869221,0.00063463516,0.0010329718,0.0017332499,0.0025012314,0.0019786288,0.0015770677,0.0014048357,0.0006614232],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015506646,0.00009160712,0.000562181,0.0010579102,0.00011007227,0.0006286148,0.000533969,0.21963766,0.014467275,0.42891777,0.001415747,0.33242208],"study_design_scores_gemma":[0.000116622534,0.0002875687,0.00028570168,0.00037863402,0.00008087148,0.0006204616,0.00026556297,0.4379309,0.037346274,0.4781773,0.044410255,0.00009984429],"about_ca_topic_score_codex":0.0028393704,"about_ca_topic_score_gemma":0.0024275698,"teacher_disagreement_score":0.005373282,"about_ca_system_score_codex":0.0012396424,"about_ca_system_score_gemma":0.0019693146,"threshold_uncertainty_score":0.01797539},"labels":[],"label_agreement":null},{"id":"W2386437332","doi":"","title":"Sneak Circuit Analysis Method Based on Adjacency List for Power Electronic Converters","year":2011,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Adjacency list; Correctness; Converters; Electronic circuit; Adjacency matrix; Power (physics); Network analysis; Topology (electrical circuits); Algorithm; Electrical engineering; Theoretical computer science; Physics","score_opus":0.02583216599390363,"score_gpt":0.25727815549406363,"score_spread":0.23144598950016,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2386437332","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015174281,0.00014306554,0.97901034,0.00004319898,0.000027842403,0.00006507908,0.000114362076,0.0016513031,0.003770501],"genre_scores_gemma":[0.33542934,0.0002820078,0.65641147,0.000064944485,0.000032855467,0.00017844913,0.0005652225,0.00026808938,0.0067676036],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996755,0.00005451992,0.000022494314,0.00006248897,0.0001513228,0.000033614],"domain_scores_gemma":[0.99964666,0.00011065689,0.000024492858,0.000038159666,0.00016926815,0.000010718735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020285229,0.0006401339,0.00035903684,0.0030726006,0.0009062657,0.00071080314,0.00065460673,0.00032993342,0.006828746],"category_scores_gemma":[0.00087213854,0.00021457141,0.00059342134,0.0015410578,0.0003687703,0.0013786737,0.00037242976,0.0004446079,0.00091120787],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027261287,0.0000830431,0.001985947,0.0003583825,0.00010102967,0.00049635203,0.0005007218,0.13080396,0.09955389,0.10598266,0.007117289,0.6527441],"study_design_scores_gemma":[0.000030015008,0.00012459232,0.0011655255,0.000040954466,0.000089302,0.00050267193,0.00017824402,0.867328,0.05678643,0.056132037,0.017544623,0.00007765917],"about_ca_topic_score_codex":0.0047997683,"about_ca_topic_score_gemma":0.0046631084,"teacher_disagreement_score":0.006828746,"about_ca_system_score_codex":0.0005588615,"about_ca_system_score_gemma":0.00069252553,"threshold_uncertainty_score":0.022844434},"labels":[],"label_agreement":null},{"id":"W2387034794","doi":"","title":"Analysis and Avoidance of the Risk in FPGA Design with Verilog HDL","year":2005,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Verilog; Computer science; Field-programmable gate array; Combinational logic; Electronic circuit; Sequential logic; Logic gate; Embedded system; Computer engineering; Computer architecture; Electronic engineering; Algorithm; Electrical engineering; Engineering","score_opus":0.00813544226279205,"score_gpt":0.2053733670617083,"score_spread":0.19723792479891625,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2387034794","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07536535,0.00056159945,0.91913885,0.00019621609,0.000038832837,0.000046724097,0.000051499148,0.0012690726,0.0033318154],"genre_scores_gemma":[0.8490114,0.0004574884,0.14875467,0.00006755494,0.000036870555,0.0000498989,0.00007115714,0.00012261281,0.0014283656],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9982564,0.00048401288,0.00011224831,0.00013941151,0.00086867285,0.00013925367],"domain_scores_gemma":[0.9968599,0.0019475992,0.0003566989,0.00048407848,0.0003252591,0.00002642055],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012804295,0.0004274656,0.0002608991,0.0008212336,0.0002811634,0.0008766735,0.00053936784,0.00035337103,0.0018239946],"category_scores_gemma":[0.005983449,0.00032793242,0.00048095215,0.00032334647,0.00046059646,0.0012219668,0.00043296316,0.00068320084,0.0002058674],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013876805,0.00014001642,0.01273314,0.00084511563,0.0002517262,0.0023610813,0.0008415435,0.2878328,0.09508074,0.14192656,0.0021086445,0.45449102],"study_design_scores_gemma":[0.00014862085,0.0006760655,0.0026016484,0.0001787276,0.0003173131,0.002448608,0.00011824794,0.79072165,0.1423351,0.05113446,0.009240901,0.00007865848],"about_ca_topic_score_codex":0.00060501293,"about_ca_topic_score_gemma":0.0005165452,"teacher_disagreement_score":0.0018239946,"about_ca_system_score_codex":0.00037043812,"about_ca_system_score_gemma":0.00068881613,"threshold_uncertainty_score":0.006771624},"labels":[],"label_agreement":null},{"id":"W2402745140","doi":"10.1109/vts.2016.7477266","title":"WeSPer: A flexible small delay defect quality metric","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Metric (unit); Computer science; Benchmark (surveying); Electronic circuit; Algorithm; Quality (philosophy); Flexibility (engineering); Performance metric; Reliability engineering; Mathematics; Statistics; Engineering","score_opus":0.06344026248087196,"score_gpt":0.28740436564809885,"score_spread":0.22396410316722687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2402745140","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19563276,0.0019423596,0.7913522,0.00023245759,0.00018640161,0.00027952672,0.0014172272,0.0028335068,0.006123504],"genre_scores_gemma":[0.87387186,0.00029544067,0.12279572,0.000100128935,0.000044378972,0.0001725841,0.001227438,0.00019513436,0.0012972578],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99600863,0.0007586929,0.00047133773,0.00040652935,0.002182725,0.00017202427],"domain_scores_gemma":[0.9850847,0.0069994726,0.0034240275,0.00094323163,0.0031844426,0.00036403647],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0032081709,0.0015616257,0.00061823893,0.005617559,0.00028695338,0.0009648307,0.0011279543,0.0007865248,0.0017966469],"category_scores_gemma":[0.017166553,0.00021288695,0.00056690647,0.002009949,0.00079401355,0.0017416651,0.0012560083,0.00051338656,0.00035685053],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010655267,0.00024526822,0.05994663,0.000859527,0.00036740553,0.00069128955,0.00026571602,0.28773698,0.0739764,0.015421858,0.005545823,0.55387753],"study_design_scores_gemma":[0.00012685834,0.0024436861,0.030635415,0.00019157468,0.00023644767,0.0019177282,0.00023631398,0.83841544,0.09382054,0.018285284,0.013492777,0.00019789563],"about_ca_topic_score_codex":0.0009052029,"about_ca_topic_score_gemma":0.0009440099,"teacher_disagreement_score":0.005617559,"about_ca_system_score_codex":0.000773022,"about_ca_system_score_gemma":0.00063398585,"threshold_uncertainty_score":0.016966641},"labels":[],"label_agreement":null},{"id":"W2403319193","doi":"10.1109/tcad.2015.2481874","title":"On-Chip Cube-Based Constrained-Random Stimuli Generation for Post-Silicon Validation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Intel Corporation","keywords":"Computer science; Chip; Cube (algebra); Volume (thermodynamics); Representation (politics); Embedded system; Mathematics","score_opus":0.09274722704112391,"score_gpt":0.26872572905390013,"score_spread":0.1759785020127762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2403319193","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.085781164,0.0001772135,0.9059257,0.00013428148,0.000056190784,0.00023720281,0.0001675545,0.002641233,0.0048794546],"genre_scores_gemma":[0.6205144,0.00011256332,0.37595114,0.0001806622,0.000019464684,0.00027571456,0.0002650472,0.00031580063,0.0023652252],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995074,0.000111001034,0.000022912562,0.00006231762,0.00025449594,0.000041810308],"domain_scores_gemma":[0.99878293,0.00051574764,0.00017971969,0.00029562096,0.00018633842,0.000039666895],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004881309,0.0005287003,0.00032024487,0.00029444997,0.00017268745,0.0003333544,0.000981912,0.00034400044,0.0032200925],"category_scores_gemma":[0.0016765672,0.00017421893,0.00019950075,0.00026196794,0.00051262934,0.0006206858,0.00072721654,0.000422222,0.0004864151],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052109774,0.00015903666,0.0009102652,0.0003405694,0.000049105754,0.00044748478,0.00024594358,0.22179875,0.5680782,0.026560407,0.0034163115,0.1774728],"study_design_scores_gemma":[0.000043879732,0.0005560893,0.00041781244,0.00001900885,0.000017983646,0.00033098145,0.00003248316,0.5958511,0.39018366,0.005522827,0.006983622,0.000040486597],"about_ca_topic_score_codex":0.00036916442,"about_ca_topic_score_gemma":0.0007234194,"teacher_disagreement_score":0.0032200925,"about_ca_system_score_codex":0.00043340772,"about_ca_system_score_gemma":0.0005433368,"threshold_uncertainty_score":0.010772228},"labels":[],"label_agreement":null},{"id":"W2403894018","doi":"10.1109/access.2016.2571278","title":"Signature and Residue Testing of Microprogrammable Control Units","year":2016,"lang":"en","type":"article","venue":"IEEE Access","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Residue number system; Computer science; Arithmetic; Error detection and correction; Arithmetic logic unit; Digital signature; Combinational logic; Algebraic number; Coding (social sciences); Residue (chemistry); Digital electronics; Electronic circuit; Computer hardware; Algorithm; Logic gate; Mathematics; Programming language","score_opus":0.0419733886194943,"score_gpt":0.2612396240441754,"score_spread":0.2192662354246811,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2403894018","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45044935,0.00036910432,0.5413005,0.00021652036,0.00007517168,0.00008142606,0.00008044127,0.0009943238,0.006433044],"genre_scores_gemma":[0.9545695,0.00006699882,0.043992355,0.00003252926,0.000016250266,0.000023062188,0.000048692087,0.000031161624,0.0012193745],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991861,0.00020641196,0.000048542955,0.000121028745,0.0003592549,0.00007866986],"domain_scores_gemma":[0.99863535,0.0005864353,0.0002117143,0.0002810982,0.00022251463,0.00006296295],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00059604866,0.00028993798,0.00024627088,0.0005088981,0.00025020895,0.0005738187,0.00070388656,0.00045001158,0.0011848069],"category_scores_gemma":[0.0034976634,0.000110173794,0.00019767841,0.00030981703,0.0010358153,0.0009848197,0.00046161798,0.00033443258,0.00019429094],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014817909,0.00018874824,0.00499532,0.00030920646,0.000035850877,0.0008190012,0.000413085,0.060420077,0.38993597,0.23745532,0.0011608315,0.3027848],"study_design_scores_gemma":[0.00007799553,0.0008350229,0.00097446685,0.000036056153,0.000031062435,0.00077248947,0.00006191841,0.40955108,0.5289556,0.05479154,0.0038727364,0.0000399961],"about_ca_topic_score_codex":0.00030157168,"about_ca_topic_score_gemma":0.00024142445,"teacher_disagreement_score":0.0011848069,"about_ca_system_score_codex":0.0004644576,"about_ca_system_score_gemma":0.00064013514,"threshold_uncertainty_score":0.0039636493},"labels":[],"label_agreement":null},{"id":"W2416121487","doi":"","title":"Academic Clustering and Placement Tools for Modern Field-Programmable Gate Array Architectures","year":2008,"lang":"en","type":"dissertation","venue":"TSpace (University of Toronto)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Cluster analysis; Field-programmable gate array; Field (mathematics); Gate array; Computer science; Computer architecture; Programmable logic array; Engineering; Embedded system; Artificial intelligence; Mathematics","score_opus":0.02779326417349546,"score_gpt":0.2620019538550025,"score_spread":0.23420868968150707,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2416121487","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0042867423,0.00023324724,0.9791747,0.000111144254,0.000048349106,0.000110461944,0.0002087366,0.006684153,0.009142574],"genre_scores_gemma":[0.036788236,0.000648568,0.94668925,0.000057664558,0.00002788484,0.00021649725,0.00077250187,0.0010224271,0.013777004],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991013,0.00011659706,0.00007084011,0.000096696844,0.0005627898,0.00005183283],"domain_scores_gemma":[0.99895406,0.00042479395,0.00009382782,0.00022287815,0.00027156013,0.00003287014],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085816113,0.0010333739,0.0003733944,0.0016426531,0.0006994698,0.0011336434,0.0015282327,0.0005992162,0.014666017],"category_scores_gemma":[0.0027630592,0.0005632924,0.00057907,0.0017395829,0.00047583506,0.0013561317,0.00064654247,0.0012255465,0.0033899476],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000816208,0.00011298377,0.0006598527,0.00044623643,0.000027999147,0.00024981584,0.00065406895,0.1006866,0.030604037,0.11550248,0.030819384,0.7201549],"study_design_scores_gemma":[0.00017362979,0.00027826754,0.0014655652,0.00021492231,0.000057456844,0.001075699,0.00038090203,0.43476933,0.07826696,0.06205683,0.421153,0.000107474225],"about_ca_topic_score_codex":0.002816739,"about_ca_topic_score_gemma":0.0070115533,"teacher_disagreement_score":0.014666017,"about_ca_system_score_codex":0.0014102055,"about_ca_system_score_gemma":0.0019562338,"threshold_uncertainty_score":0.04906273},"labels":[],"label_agreement":null},{"id":"W2419174344","doi":"","title":"Designing zero-aliasing space compressors: graph theory approach","year":2007,"lang":"en","type":"article","venue":"International Conference on Modelling, Identification and Control","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Aliasing; Computer science; Algorithm; Built-in self-test; Very-large-scale integration; Automatic test pattern generation; Electronic circuit; Computer engineering; Theoretical computer science; Parallel computing; Embedded system; Engineering; Artificial intelligence","score_opus":0.05654964536433049,"score_gpt":0.2758362441692557,"score_spread":0.21928659880492518,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2419174344","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023029692,0.00015227206,0.9743258,0.00011426227,0.000009782877,0.000044286615,0.000031175725,0.00025771977,0.0020350765],"genre_scores_gemma":[0.51509994,0.0005153812,0.48185304,0.00015417923,0.0000405988,0.00012938005,0.00014197698,0.00008734311,0.0019781485],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99980956,0.000050687206,0.000010971634,0.000036257763,0.000072405135,0.00002018483],"domain_scores_gemma":[0.9994844,0.00030928507,0.000058461803,0.00006510936,0.00006702193,0.000015557474],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023091564,0.00035811198,0.0002677571,0.0008894726,0.00024124591,0.0005344911,0.0005790427,0.00035557794,0.001734251],"category_scores_gemma":[0.0010010565,0.0002199517,0.00028698018,0.0006933127,0.0006089572,0.000906014,0.00032620682,0.00038007816,0.00018616061],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002658415,0.0000990336,0.00093364407,0.00040817697,0.00006545091,0.000259935,0.00024105077,0.25368345,0.11834635,0.23594898,0.0016334384,0.38811466],"study_design_scores_gemma":[0.000067880275,0.00033034076,0.00062448747,0.0000346846,0.000057046447,0.0002851874,0.00007579209,0.8215677,0.07099175,0.09757376,0.008360001,0.000031326916],"about_ca_topic_score_codex":0.00057794957,"about_ca_topic_score_gemma":0.0009250975,"teacher_disagreement_score":0.001734251,"about_ca_system_score_codex":0.00038137368,"about_ca_system_score_gemma":0.00039528473,"threshold_uncertainty_score":0.0058016777},"labels":[],"label_agreement":null},{"id":"W2485348461","doi":"10.1109/ets.2016.7519315","title":"Bit-flip detection-driven selection of trace signals","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"TRACE (psycholinguistics); Debugging; Computer science; Selection (genetic algorithm); Identification (biology); Extension (predicate logic); Focus (optics); Bit (key); Algorithm; Computer engineering; Theoretical computer science; Artificial intelligence; Programming language; Computer network","score_opus":0.01862510025546617,"score_gpt":0.22922822481587163,"score_spread":0.21060312456040545,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2485348461","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12297252,0.00016403207,0.8716433,0.000099220815,0.000049623966,0.00011810168,0.00010162434,0.0036933364,0.0011583026],"genre_scores_gemma":[0.64513004,0.00010920721,0.35110718,0.00013385709,0.00003828324,0.00014187886,0.00030594144,0.00034323157,0.002690415],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99906594,0.00016262976,0.000057897967,0.0001940363,0.0004308202,0.000088806904],"domain_scores_gemma":[0.9971757,0.0011316178,0.00036116628,0.0004314436,0.000762236,0.00013791067],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007165478,0.00069386495,0.00053442613,0.0012337575,0.0002980988,0.00079071807,0.001026586,0.000520922,0.0015625375],"category_scores_gemma":[0.003986022,0.0002042709,0.00020648762,0.00065850787,0.0004336474,0.00071770244,0.0006630572,0.00059881544,0.00071957207],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009178269,0.00024249587,0.00871066,0.00014401232,0.00005274455,0.00033579036,0.00024859095,0.018477663,0.44257352,0.006483145,0.0016912261,0.5201223],"study_design_scores_gemma":[0.00005163882,0.00042165557,0.0039060768,0.000017356077,0.00002832182,0.00054586533,0.0000652405,0.5161983,0.47034192,0.004628217,0.0037562384,0.000039215156],"about_ca_topic_score_codex":0.0003730306,"about_ca_topic_score_gemma":0.00093398103,"teacher_disagreement_score":0.0015625375,"about_ca_system_score_codex":0.00031366668,"about_ca_system_score_gemma":0.0005780807,"threshold_uncertainty_score":0.005227208},"labels":[],"label_agreement":null},{"id":"W2485783832","doi":"10.1142/9781783266975_0012","title":"On-Chip FPGA Debugging and Validation: From Academia to Industry, and Back Again","year":2015,"lang":"en","type":"book-chapter","venue":"IMPERIAL COLLEGE PRESS eBooks","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Field-programmable gate array; Chip; Embedded system; Computer science; Engineering; Software engineering; Operating system; Telecommunications","score_opus":0.07691891602391544,"score_gpt":0.27808629883127856,"score_spread":0.20116738280736313,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2485783832","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010276323,0.3602409,0.21062456,0.01831571,0.006149307,0.0001443917,0.00048965035,0.0050705327,0.38868862],"genre_scores_gemma":[0.091501094,0.22679164,0.124518566,0.0059473934,0.002383223,0.00008777958,0.0010862579,0.0025181791,0.5451659],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984195,0.00025091667,0.000060715698,0.00014025666,0.0010350012,0.00009358195],"domain_scores_gemma":[0.9966131,0.0014657903,0.000096713564,0.00043689177,0.0012434926,0.00014397588],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016950187,0.00087741605,0.0005625249,0.0019454373,0.00038396253,0.0035359669,0.0014095784,0.0014458149,0.020304965],"category_scores_gemma":[0.004517858,0.0006885047,0.0003414296,0.0019096187,0.001709683,0.0039878744,0.0011261576,0.0022215692,0.007533153],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036881047,0.00003520812,0.00032226392,0.0004163125,0.0000106606185,0.00006598099,0.00024791234,0.0012968183,0.0023880443,0.031279474,0.087240405,0.87666],"study_design_scores_gemma":[0.0000148698855,0.00012326727,0.0008947776,0.0013850394,0.00001656974,0.0008284025,0.00024772866,0.003834356,0.00590055,0.037563056,0.94915897,0.000032483957],"about_ca_topic_score_codex":0.002901702,"about_ca_topic_score_gemma":0.0050535067,"teacher_disagreement_score":0.020304965,"about_ca_system_score_codex":0.0014500638,"about_ca_system_score_gemma":0.0016846907,"threshold_uncertainty_score":0.06792694},"labels":[],"label_agreement":null},{"id":"W2495387564","doi":"10.4018/978-1-61520-701-5.ch005","title":"Infrastructure for Testing Nodes of a Wireless Sensor Network","year":2010,"lang":"en","type":"book-chapter","venue":"IGI Global eBooks","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Wireless sensor network; Microcontroller; Computer science; Node (physics); Key distribution in wireless sensor networks; Wireless; Embedded system; Energy (signal processing); Energy consumption; Computer network; Wireless network; Field (mathematics); Real-time computing; Engineering; Operating system; Electrical engineering","score_opus":0.02162082540962077,"score_gpt":0.23519537777929708,"score_spread":0.21357455236967632,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2495387564","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017971782,0.010161465,0.6826534,0.0010492776,0.0007129058,0.0006666279,0.0007214431,0.006106699,0.27995643],"genre_scores_gemma":[0.19236124,0.019057436,0.5703342,0.00071191177,0.0003527356,0.0012724103,0.0026016745,0.0011824906,0.21212603],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997775,0.000021035,0.000010112281,0.000035740544,0.00013758926,0.000018024186],"domain_scores_gemma":[0.99979264,0.00006027344,0.000017030114,0.00006108217,0.000049203976,0.000019774048],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017620549,0.00073583575,0.00026783702,0.0007482155,0.00028779448,0.0007138331,0.0011672131,0.00051077595,0.015418674],"category_scores_gemma":[0.00051285635,0.00039746554,0.0003342802,0.0006260501,0.00036255983,0.0012661623,0.0007871482,0.00083817786,0.005823879],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000082094884,0.00015383064,0.0006184582,0.0013206307,0.000027565668,0.00041784724,0.0003701233,0.01081349,0.07773995,0.18916264,0.038621016,0.68067247],"study_design_scores_gemma":[0.000032399068,0.00039556835,0.001608902,0.00060411287,0.00004960242,0.0019018116,0.00015697368,0.017502151,0.041220166,0.040620685,0.89586735,0.00004024795],"about_ca_topic_score_codex":0.0004853089,"about_ca_topic_score_gemma":0.0009490602,"teacher_disagreement_score":0.015418674,"about_ca_system_score_codex":0.00039937755,"about_ca_system_score_gemma":0.0005562757,"threshold_uncertainty_score":0.051580608},"labels":[],"label_agreement":null},{"id":"W2512791684","doi":"10.1149/07508.0091ecst","title":"(Invited) SiGe Applications in Automotive Radars","year":2016,"lang":"en","type":"article","venue":"ECS Transactions","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"European Commission","keywords":"Heterojunction bipolar transistor; BiCMOS; Bipolar junction transistor; Radar; Ball grid array; CMOS; Electrical engineering; Transistor; Engineering; Electronic engineering; Materials science; Telecommunications","score_opus":0.012648619161383308,"score_gpt":0.22358606096806322,"score_spread":0.21093744180667992,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2512791684","genre_codex":"review","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010396652,0.39474815,0.010974227,0.032036606,0.21062195,0.00022994653,0.00050494465,0.0005217201,0.33996582],"genre_scores_gemma":[0.036588404,0.1326793,0.004067926,0.008172538,0.05780894,0.00012809633,0.00052892003,0.00020953166,0.75981635],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995239,0.000064327156,0.00002646661,0.00009716241,0.00020088351,0.000087319626],"domain_scores_gemma":[0.99946624,0.0000751438,0.000024072066,0.00002216724,0.0002774598,0.00013486957],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085985207,0.0011722523,0.0003866949,0.0011837977,0.00082001806,0.001997761,0.0005611818,0.0021216928,0.036385816],"category_scores_gemma":[0.0007705927,0.00029761693,0.00048387118,0.00090879574,0.00043581997,0.001606073,0.0009115404,0.0015907397,0.02498007],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014922733,0.000083364794,0.00066493975,0.00092167093,0.000027130896,0.0006542972,0.00022973763,0.0005958117,0.009662871,0.007114247,0.6646105,0.31528625],"study_design_scores_gemma":[0.0000057783404,0.00005790154,0.00049936987,0.000093979084,0.0000086499385,0.00038237273,0.00008648632,0.00015657677,0.0013229157,0.0011874208,0.99618953,0.000009153319],"about_ca_topic_score_codex":0.00047052043,"about_ca_topic_score_gemma":0.0018162566,"teacher_disagreement_score":0.036385816,"about_ca_system_score_codex":0.000635342,"about_ca_system_score_gemma":0.00055877573,"threshold_uncertainty_score":0.12172264},"labels":[],"label_agreement":null},{"id":"W2515420815","doi":"10.1109/iscas.2016.7527485","title":"Cross recurrence verification technique for process variation-resilient analog circuits","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Robustness (evolution); Electronic circuit; Analogue electronics; Computer science; Process variation; Ideal (ethics); Ring oscillator; Process (computing); Flexibility (engineering); Algorithm; Electronic engineering; Mathematics; CMOS; Engineering; Electrical engineering; Statistics","score_opus":0.0304361774766095,"score_gpt":0.3045989195875144,"score_spread":0.2741627421109049,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2515420815","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.068575,0.00036767763,0.9284715,0.00006445811,0.000026061794,0.000065305816,0.000050867005,0.0011900413,0.00118909],"genre_scores_gemma":[0.77892554,0.00015958385,0.2196383,0.000061878825,0.000025295312,0.00006585867,0.00013727775,0.000095173986,0.00089108484],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981048,0.00042331932,0.000143422,0.00035552133,0.00084853376,0.00012437662],"domain_scores_gemma":[0.99727565,0.0011932825,0.00057486794,0.0004885802,0.00042815265,0.000039437575],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011456552,0.0005076661,0.00048214674,0.0015776136,0.0004001935,0.0004753015,0.00091091444,0.00047601925,0.0014392006],"category_scores_gemma":[0.004794919,0.00022001295,0.0006802466,0.00080098526,0.0005691913,0.0011558281,0.0006791438,0.0005047363,0.00021894569],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005787799,0.00010678361,0.006013904,0.00038455005,0.00017107853,0.00085302204,0.0003905498,0.1356109,0.2996983,0.03290946,0.00092016585,0.5223626],"study_design_scores_gemma":[0.000033922115,0.0007054926,0.0025574812,0.000031896674,0.00010886084,0.001521249,0.000050789262,0.80472773,0.17653845,0.009917046,0.0037492646,0.000057783644],"about_ca_topic_score_codex":0.0011230862,"about_ca_topic_score_gemma":0.0013083958,"teacher_disagreement_score":0.0015776136,"about_ca_system_score_codex":0.00055019796,"about_ca_system_score_gemma":0.00071236154,"threshold_uncertainty_score":0.0060589314},"labels":[],"label_agreement":null},{"id":"W2516580931","doi":"10.1109/iscas.2016.7527477","title":"Advanced nanometer technology analog layout retargeting for lithography friendly design","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Retargeting; CMOS; Lithography; Integrated circuit layout; Electronic engineering; Computer science; Process (computing); Nanometre; Engineering; Electrical engineering; Artificial intelligence; Integrated circuit; Materials science; Optoelectronics","score_opus":0.01925525752648105,"score_gpt":0.23827550258699182,"score_spread":0.21902024506051077,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2516580931","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.044505417,0.0005295641,0.9473416,0.000099124336,0.00007388887,0.000077925506,0.00008047177,0.0027296366,0.0045622075],"genre_scores_gemma":[0.59861296,0.00031358848,0.39597425,0.00013829886,0.000046962905,0.0000805819,0.00014239369,0.00024120027,0.0044497014],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99959856,0.000050784587,0.00001812247,0.00006529066,0.00023397655,0.000033220236],"domain_scores_gemma":[0.9994228,0.00014103609,0.00012050751,0.00022030377,0.00007943676,0.000016033455],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020476426,0.000362588,0.00022277226,0.00025821265,0.00014941566,0.00036307485,0.00071833126,0.00028075624,0.0023528815],"category_scores_gemma":[0.00082623283,0.0001259961,0.00026932915,0.00018275758,0.0002440822,0.00041549694,0.00039528625,0.00036657017,0.0005864794],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010609432,0.00003942617,0.0009569501,0.00027802162,0.000047734655,0.00035950867,0.0001379359,0.037020165,0.68390775,0.015904533,0.0017151929,0.25952676],"study_design_scores_gemma":[0.00004086872,0.0009346703,0.0030508102,0.000039232767,0.00008507072,0.001512284,0.00004627845,0.26423332,0.6740273,0.012681456,0.04329769,0.000050955445],"about_ca_topic_score_codex":0.0003156547,"about_ca_topic_score_gemma":0.0005614991,"teacher_disagreement_score":0.0023528815,"about_ca_system_score_codex":0.0003723053,"about_ca_system_score_gemma":0.0002857159,"threshold_uncertainty_score":0.007871211},"labels":[],"label_agreement":null},{"id":"W2528910556","doi":"10.1109/async.2016.12","title":"Finding Glitches Using Formal Methods","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Glitch; Computer science; Formal verification; Formal equivalence checking; Boolean satisfiability problem; Satisfiability; Statement (logic); Domain (mathematical analysis); Combinational logic; Logic simulation; Property (philosophy); Computer engineering; Algorithm; Formal methods; Electronic circuit; Theoretical computer science; Logic gate; Programming language; Mathematics; Detector; Electrical engineering; Engineering","score_opus":0.11160569760636485,"score_gpt":0.36683683603922107,"score_spread":0.2552311384328562,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2528910556","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0019115879,0.000098807046,0.9948833,0.00015611116,0.000018607125,0.00009823354,0.00007768193,0.00096507184,0.0017906778],"genre_scores_gemma":[0.056476742,0.0004400722,0.9402629,0.00015558087,0.000036693687,0.00028936868,0.00034048915,0.00032791318,0.0016702197],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99497,0.0017744268,0.0004662049,0.0006495051,0.0018087392,0.00033101675],"domain_scores_gemma":[0.9838935,0.011806185,0.0008770805,0.0019121835,0.0013692365,0.0001418614],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0062898453,0.0014587255,0.0007150021,0.003106974,0.0012125012,0.00342146,0.0028076288,0.0012208702,0.008842372],"category_scores_gemma":[0.017253496,0.0008841458,0.0026551762,0.0010541726,0.0044853366,0.004892718,0.0026111768,0.0021113318,0.0016243428],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009854348,0.00020451719,0.0020966479,0.0014513951,0.0001456045,0.00072345004,0.0012277667,0.090358555,0.011932073,0.6840063,0.004958985,0.20279624],"study_design_scores_gemma":[0.00014899376,0.00013114601,0.00029304228,0.0006679535,0.000118994976,0.0006755381,0.00045764397,0.33244625,0.021434328,0.5948091,0.04872811,0.00008888156],"about_ca_topic_score_codex":0.002338392,"about_ca_topic_score_gemma":0.0029006412,"teacher_disagreement_score":0.008842372,"about_ca_system_score_codex":0.0014376732,"about_ca_system_score_gemma":0.0030150325,"threshold_uncertainty_score":0.03326422},"labels":[],"label_agreement":null},{"id":"W2533585991","doi":"10.1109/icm-02.2002.1161537","title":"A high-level data path allocation algorithm based on BIST testability metrics","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Testability; Computer science; Metric (unit); Path (computing); Built-in self-test; Design for testing; High-level synthesis; Algorithm; Test data; Register allocation; Reliability engineering; Engineering; Embedded system; Field-programmable gate array","score_opus":0.08724448348443713,"score_gpt":0.27413991589720327,"score_spread":0.18689543241276613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2533585991","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00809784,0.00009046443,0.98883224,0.000050410956,0.000013853802,0.000077781704,0.00003152586,0.0020614397,0.0007444702],"genre_scores_gemma":[0.16164772,0.00005349885,0.8368203,0.00008689512,0.000017898437,0.00018560833,0.00024824328,0.00019424892,0.00074569177],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99932694,0.00016697407,0.000060365965,0.00013060914,0.00025973812,0.000055366774],"domain_scores_gemma":[0.99875224,0.00047192984,0.00014515329,0.00016395964,0.00041971667,0.0000469927],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007613117,0.0007936973,0.00051777164,0.001579998,0.0003238688,0.00078423356,0.001183327,0.0005032938,0.0020795213],"category_scores_gemma":[0.0028519116,0.00024079044,0.00026313696,0.0006902813,0.00035650743,0.0011648218,0.0007739058,0.00069981854,0.0005773112],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017702441,0.00012707447,0.0016953745,0.00013982244,0.00004342189,0.000049464892,0.000051942887,0.072494455,0.064110175,0.011695005,0.0026415568,0.84677476],"study_design_scores_gemma":[0.000063749016,0.00029767034,0.0011890248,0.000019964114,0.000026417552,0.00015246273,0.000019189745,0.9165104,0.069176696,0.008147274,0.004363505,0.000033733446],"about_ca_topic_score_codex":0.0013010721,"about_ca_topic_score_gemma":0.001690326,"teacher_disagreement_score":0.0020795213,"about_ca_system_score_codex":0.000945197,"about_ca_system_score_gemma":0.0007959074,"threshold_uncertainty_score":0.0069566965},"labels":[],"label_agreement":null},{"id":"W2535860792","doi":"10.1145/2966986.2980085","title":"GPlace","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; CONTEST; Routing (electronic design automation); Computer science; Placer mining; Parallel computing; Embedded system; Computer architecture","score_opus":0.012648291608204156,"score_gpt":0.20361846322246624,"score_spread":0.19097017161426208,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2535860792","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015429283,0.0017231852,0.45918977,0.00047468653,0.00053106016,0.00057920575,0.009909875,0.4194603,0.09270264],"genre_scores_gemma":[0.19366178,0.0024925391,0.45330203,0.002034139,0.00021722779,0.0013898442,0.049503896,0.076289155,0.22110936],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99941254,0.000056538734,0.000041613137,0.0001352811,0.00028087222,0.00007319196],"domain_scores_gemma":[0.999246,0.00020716587,0.00007610986,0.00025298368,0.0001782084,0.000039527888],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00062080973,0.0013337617,0.0004943815,0.0011941339,0.0003497779,0.0013706856,0.0024937475,0.00094468746,0.07781787],"category_scores_gemma":[0.0020864417,0.0007516153,0.00075457536,0.00092138664,0.0004890749,0.0024055578,0.0014590318,0.0012726354,0.031758],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011232047,0.00015926565,0.0019770516,0.0014883544,0.00013574664,0.00051915937,0.00037512067,0.012872127,0.028464392,0.029945316,0.40960455,0.5133357],"study_design_scores_gemma":[0.00041916576,0.0004334581,0.0016736004,0.00014939887,0.000068016,0.0010989932,0.00008481924,0.06898861,0.06476392,0.021866523,0.8403296,0.00012388059],"about_ca_topic_score_codex":0.0012635227,"about_ca_topic_score_gemma":0.001906239,"teacher_disagreement_score":0.07781787,"about_ca_system_score_codex":0.0005406994,"about_ca_system_score_gemma":0.0007563633,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2537825141","doi":"10.1109/icccas.2002.1179031","title":"Introducing redundant transformations for built-in self-testable data path allocation","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Computer science; Redundancy (engineering); Built-in self-test; Path (computing); Test data; Parallel computing; Distributed computing; Embedded system; Computer network","score_opus":0.03786352793718899,"score_gpt":0.2704230626873646,"score_spread":0.2325595347501756,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2537825141","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03560733,0.00010066698,0.96033853,0.00007221331,0.000021255028,0.00009368351,0.0000267596,0.001944155,0.0017954054],"genre_scores_gemma":[0.40139282,0.00007945701,0.5963169,0.00011079338,0.000027912363,0.00013290248,0.00010342415,0.0002781007,0.0015577534],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99934584,0.00017571106,0.00005313126,0.000118823584,0.0002192456,0.00008730607],"domain_scores_gemma":[0.99853384,0.0005662149,0.00019656097,0.00045794094,0.00021719151,0.00002822277],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006081203,0.00056939805,0.00033983853,0.0008166692,0.00032388486,0.00050240377,0.0010340476,0.00040007848,0.0016849467],"category_scores_gemma":[0.002108022,0.00028801436,0.00042311102,0.00057233055,0.00072700105,0.0011805079,0.0006191954,0.0006846726,0.00047419048],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004922298,0.000311234,0.0019537145,0.0003344326,0.00007206047,0.00046771907,0.00037258555,0.11171246,0.2506789,0.07563297,0.0023896354,0.55558205],"study_design_scores_gemma":[0.000120738434,0.00069496606,0.0007147975,0.000037388687,0.00009253594,0.00081954524,0.00004972383,0.57844937,0.37572032,0.023170354,0.020077487,0.000052745865],"about_ca_topic_score_codex":0.00035355033,"about_ca_topic_score_gemma":0.0006021512,"teacher_disagreement_score":0.0016849467,"about_ca_system_score_codex":0.00040586985,"about_ca_system_score_gemma":0.0005949666,"threshold_uncertainty_score":0.005636692},"labels":[],"label_agreement":null},{"id":"W2537877307","doi":"10.1109/icmens.2006.348201","title":"SoC - what are our technology futures?","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Moore's law; Emerging technologies; Futures contract; Very-large-scale integration; Telecommunications; Embedded system; Artificial intelligence; Business","score_opus":0.010730376399068282,"score_gpt":0.22300303367516186,"score_spread":0.21227265727609357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2537877307","genre_codex":"commentary","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003425761,0.11350521,0.014416585,0.7679494,0.010839192,0.000030513893,0.00048106146,0.0006325837,0.08871975],"genre_scores_gemma":[0.22250164,0.34805453,0.044777878,0.25750893,0.011144731,0.00026534504,0.0012429198,0.0008478895,0.113656096],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9973037,0.0010736594,0.00008947293,0.00024165414,0.0007580905,0.0005332358],"domain_scores_gemma":[0.9946051,0.0013274824,0.00022483796,0.00043687286,0.0018151301,0.0015906108],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0062511214,0.0010556419,0.0005090592,0.0012531888,0.002147263,0.009808478,0.0011828312,0.0042277053,0.026636146],"category_scores_gemma":[0.0061333785,0.00034497635,0.00059532956,0.0014124715,0.004489772,0.021207765,0.002112819,0.0056599407,0.010262537],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000656596,0.00006489786,0.0009673375,0.0006916711,0.000036366127,0.00016707621,0.00077690656,0.00081789197,0.0010415614,0.4519865,0.34032312,0.20306103],"study_design_scores_gemma":[0.0000061037276,0.000044419736,0.0002502415,0.00043631988,0.000009919023,0.00014509645,0.0015270239,0.00026250706,0.0002514177,0.11555507,0.88149184,0.00001997394],"about_ca_topic_score_codex":0.0021773838,"about_ca_topic_score_gemma":0.0033750434,"teacher_disagreement_score":0.026636146,"about_ca_system_score_codex":0.0029781063,"about_ca_system_score_gemma":0.004909385,"threshold_uncertainty_score":0.0891068},"labels":[],"label_agreement":null},{"id":"W2539033800","doi":"10.1145/2966986.2967072","title":"Scalable, high-quality, SAT-based multi-layer escape routing","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Routing (electronic design automation); Scalability; Computer science; Layer (electronics); Computer network; Equal-cost multi-path routing; Static routing; Distributed computing; Routing protocol; Materials science; Nanotechnology; Operating system","score_opus":0.06486053358668183,"score_gpt":0.29487591805579905,"score_spread":0.23001538446911723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2539033800","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06274208,0.0008654307,0.9095215,0.0004592086,0.00012644312,0.00019423135,0.00042230266,0.006473801,0.019195022],"genre_scores_gemma":[0.5712827,0.00035199773,0.42020813,0.00028467964,0.000055723354,0.00013846236,0.0013545516,0.00056194235,0.0057618865],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99901414,0.00024023358,0.00004175135,0.00019123012,0.00039529896,0.00011731979],"domain_scores_gemma":[0.9979704,0.0007872982,0.0001863071,0.000568881,0.00039271527,0.00009437479],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010316407,0.0010251607,0.0007893619,0.000709985,0.0005418631,0.0013337301,0.001966491,0.0006652986,0.008489866],"category_scores_gemma":[0.0030440136,0.00046617235,0.00067265343,0.0007684958,0.00066298235,0.0020736745,0.0017742376,0.0011824179,0.0019010223],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048143195,0.00025017365,0.0022630682,0.00046497825,0.00013077375,0.00046315815,0.00019714354,0.5348424,0.056655455,0.048543908,0.019720068,0.3359875],"study_design_scores_gemma":[0.00008293781,0.00017562423,0.00032443236,0.00002729584,0.00003546697,0.00014060944,0.000048455924,0.96059024,0.010994415,0.023222068,0.0043406915,0.000017835884],"about_ca_topic_score_codex":0.001378908,"about_ca_topic_score_gemma":0.0055140443,"teacher_disagreement_score":0.008489866,"about_ca_system_score_codex":0.0009531371,"about_ca_system_score_gemma":0.0010446481,"threshold_uncertainty_score":0.028401494},"labels":[],"label_agreement":null},{"id":"W2540953176","doi":"10.1109/icasic.2005.1611422","title":"FBDD: A Folded Logic Synthesis System","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Logic optimization; Logic synthesis; Logic gate; Computer architecture; Logic family; Logic simulation; Class (philosophy); Field-programmable gate array; Computer engineering; Theoretical computer science; Algorithm; Embedded system; Artificial intelligence","score_opus":0.014160290835589177,"score_gpt":0.19511700943253832,"score_spread":0.18095671859694915,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540953176","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0071095345,0.0005184156,0.9548596,0.0001515392,0.000085959684,0.00011768865,0.0009920973,0.03088761,0.0052774935],"genre_scores_gemma":[0.13779183,0.00068819046,0.8494831,0.00032837945,0.00006942474,0.00032798585,0.0027284496,0.0012464098,0.0073363166],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995421,0.00011025317,0.000058609374,0.00010683791,0.00015042955,0.00003183979],"domain_scores_gemma":[0.9994023,0.00024080847,0.00005059688,0.00013253077,0.00015297408,0.000020723986],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007748515,0.00067875686,0.000526151,0.0011551259,0.00047748117,0.0011493596,0.0009630738,0.00076349056,0.011260375],"category_scores_gemma":[0.001560855,0.00045632463,0.0005142419,0.00064305676,0.00053646835,0.0010681999,0.0007603633,0.0004801098,0.003687415],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00073541375,0.00013251652,0.00186204,0.000919024,0.000111176036,0.0005831633,0.0002752636,0.19309466,0.06594129,0.053813465,0.031146398,0.6513856],"study_design_scores_gemma":[0.00023109776,0.00033370653,0.00060314586,0.00015007159,0.00008949706,0.0008552147,0.000050762825,0.7650347,0.06854401,0.052398197,0.11164227,0.000067345834],"about_ca_topic_score_codex":0.0015215918,"about_ca_topic_score_gemma":0.0015012944,"teacher_disagreement_score":0.011260375,"about_ca_system_score_codex":0.00061354676,"about_ca_system_score_gemma":0.0012986957,"threshold_uncertainty_score":0.03766966},"labels":[],"label_agreement":null},{"id":"W2542965048","doi":"10.1109/edtc.1994.326837","title":"M-testability: an approach for data-path testability evaluation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; University of Waterloo","funders":"","keywords":"Testability; Generalization; Path (computing); Computer science; Design for testing; Algorithm; Theoretical computer science; Mathematics; Reliability engineering; Programming language; Engineering","score_opus":0.2862591793783159,"score_gpt":0.33460859388338543,"score_spread":0.04834941450506952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2542965048","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028450426,0.00021865478,0.9932284,0.000075046046,0.000026361988,0.000075045326,0.000064810265,0.0003303724,0.00313628],"genre_scores_gemma":[0.23532365,0.00047137498,0.7599146,0.00022053787,0.00014473328,0.0004838071,0.00047364656,0.00035928132,0.0026083863],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9964825,0.0011278272,0.0002727115,0.00047844584,0.0014486673,0.00018985136],"domain_scores_gemma":[0.9949066,0.003016362,0.0004315003,0.00071294606,0.00081159355,0.00012101493],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0028573775,0.0012869996,0.0007512326,0.0044322438,0.00045537387,0.0023232675,0.0016277421,0.0011420153,0.004348949],"category_scores_gemma":[0.010523697,0.00031984114,0.001039162,0.0018623051,0.0017944254,0.003226564,0.0016126229,0.0016126067,0.0006371685],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020323959,0.00011664168,0.0028240308,0.00054641097,0.0001147313,0.00034681257,0.0002642343,0.06264027,0.01645921,0.46894825,0.003277028,0.44425914],"study_design_scores_gemma":[0.000064904496,0.00045311206,0.0015566573,0.00028708138,0.00010147839,0.00097718,0.0001642755,0.48039535,0.03343642,0.44740015,0.035070688,0.000092682974],"about_ca_topic_score_codex":0.00082631625,"about_ca_topic_score_gemma":0.0006506584,"teacher_disagreement_score":0.0044322438,"about_ca_system_score_codex":0.0014470443,"about_ca_system_score_gemma":0.0009274261,"threshold_uncertainty_score":0.015111387},"labels":[],"label_agreement":null},{"id":"W2546264221","doi":"10.1109/idt.2009.5404084","title":"Formal verification of analog and mixed signal designs","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Correctness; Computer science; Mixed-signal integrated circuit; Formal verification; Functional verification; Intelligent verification; Runtime verification; System on a chip; High-level verification; Electronic system-level design and verification; Software verification; Computer engineering; State (computer science); Formal methods; Formal equivalence checking; Embedded system; Verification; Computer architecture; Software; Integrated circuit; Software engineering; Theoretical computer science; Programming language; Software development; Software construction","score_opus":0.03446539653274024,"score_gpt":0.2411330981745551,"score_spread":0.20666770164181486,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2546264221","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0075165657,0.00065701787,0.9856215,0.00030230475,0.00008530655,0.00007401694,0.00016019405,0.0006757265,0.00490738],"genre_scores_gemma":[0.52002114,0.00187643,0.4723123,0.00038856012,0.00028979423,0.00040509496,0.00069414603,0.00016994339,0.0038426167],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9945891,0.0018457252,0.00047810705,0.0005324765,0.0022193782,0.00033528855],"domain_scores_gemma":[0.98945075,0.007417951,0.0007061119,0.0011705797,0.0011411309,0.00011348478],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0041290103,0.0007969179,0.00052764156,0.0010732261,0.00052536844,0.0019099386,0.0015825018,0.00088072376,0.0025560863],"category_scores_gemma":[0.012967163,0.0004076656,0.0012830017,0.00066239276,0.0030056387,0.0023905777,0.0014873615,0.0011698835,0.0005105043],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013103371,0.000080229496,0.00096403714,0.0006344476,0.00007536727,0.00051514845,0.00046206327,0.11513447,0.010482477,0.7932363,0.002095653,0.07618881],"study_design_scores_gemma":[0.00011923033,0.00013401886,0.0002998508,0.00024329241,0.000075010976,0.0004007105,0.00008444463,0.31607512,0.017335057,0.63762957,0.027557626,0.000046045927],"about_ca_topic_score_codex":0.0014366981,"about_ca_topic_score_gemma":0.0009562352,"teacher_disagreement_score":0.0041290103,"about_ca_system_score_codex":0.0010615652,"about_ca_system_score_gemma":0.0016700983,"threshold_uncertainty_score":0.02183652},"labels":[],"label_agreement":null},{"id":"W2551557195","doi":"10.1109/vlsi-soc.2016.7753556","title":"Automatically comparing analog behavior using Earth Mover's Distance","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Computer science; Task (project management); Earth mover's distance; Reliability (semiconductor); SIGNAL (programming language); Process (computing); Algorithm; Mixed-signal integrated circuit; Artificial intelligence; Pattern recognition (psychology); Data mining; Integrated circuit; Engineering","score_opus":0.041417831672405335,"score_gpt":0.26412491062725224,"score_spread":0.2227070789548469,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2551557195","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12136163,0.000091326016,0.8719529,0.0000435819,0.000024398783,0.000087580134,0.00013314598,0.003955935,0.0023495317],"genre_scores_gemma":[0.6507141,0.00007152633,0.34738672,0.000027072865,0.000008596418,0.0000932649,0.00030443937,0.00037450483,0.0010197494],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983929,0.00035381125,0.00013287694,0.00031978806,0.000707958,0.000092708935],"domain_scores_gemma":[0.9949038,0.00278493,0.00061280583,0.00081340986,0.00077230536,0.0001126735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013689988,0.0008781905,0.0006616854,0.0026387235,0.00032034103,0.0012013059,0.0009050433,0.0006752747,0.0032522562],"category_scores_gemma":[0.008932271,0.00020749614,0.000544727,0.0007267147,0.00066863897,0.001349881,0.001224624,0.00043290126,0.00078781],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011514662,0.00030420456,0.017729275,0.0005626081,0.00021426952,0.0004992393,0.0006891599,0.19814706,0.2295623,0.02367989,0.0014360559,0.5260244],"study_design_scores_gemma":[0.000042027066,0.00063133525,0.006284947,0.000032600652,0.000039625284,0.00050367136,0.00015569017,0.87184995,0.108113624,0.0095998235,0.0026714168,0.000075338125],"about_ca_topic_score_codex":0.0010785793,"about_ca_topic_score_gemma":0.0011045302,"teacher_disagreement_score":0.0032522562,"about_ca_system_score_codex":0.0004855229,"about_ca_system_score_gemma":0.0005846903,"threshold_uncertainty_score":0.010879934},"labels":[],"label_agreement":null},{"id":"W2554693579","doi":"10.1109/nssmic.2006.356003","title":"An FPGA Based Implementation for Real-Time Processing of the LHC Beam Loss Monitoring System's Data","year":2006,"lang":"en","type":"article","venue":"2006 IEEE Nuclear Science Symposium Conference Record","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CERN; TRIUMF","keywords":"Large Hadron Collider; Field-programmable gate array; Computer science; Reliability (semiconductor); Process (computing); Emphasis (telecommunications); Detector; Embedded system; Data processing; Computer hardware; Real-time computing; Physics; Operating system; Particle physics; Telecommunications; Power (physics)","score_opus":0.03069159356471149,"score_gpt":0.2923454198305971,"score_spread":0.2616538262658856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2554693579","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1991633,0.0016050745,0.722839,0.00064111315,0.00091790303,0.0006502405,0.00082572596,0.033043675,0.040313937],"genre_scores_gemma":[0.7813615,0.00050411426,0.20153913,0.0003659205,0.00011359215,0.00024285507,0.00054078974,0.00017699129,0.01515508],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998356,0.000030619438,0.00001148231,0.000030586634,0.000055322205,0.000036453872],"domain_scores_gemma":[0.999846,0.000047176924,0.000016369157,0.000025097279,0.000051405495,0.000014015376],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020078484,0.00052906404,0.00022543955,0.0005860377,0.0001916099,0.0006547013,0.0007114313,0.0002637146,0.008737835],"category_scores_gemma":[0.00044688798,0.00016114888,0.00014839732,0.00031257948,0.00013545644,0.000317323,0.00011568194,0.00031016397,0.0017143396],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019060374,0.00029604245,0.0031666826,0.0006043045,0.00016151072,0.0013296911,0.0003102862,0.017926099,0.24097045,0.010184285,0.026620816,0.6965238],"study_design_scores_gemma":[0.00077020825,0.0039427215,0.010108984,0.00030459394,0.00027279498,0.0047971956,0.00028900214,0.31708938,0.520551,0.002982521,0.13869314,0.000198402],"about_ca_topic_score_codex":0.0012633012,"about_ca_topic_score_gemma":0.0016666434,"teacher_disagreement_score":0.008737835,"about_ca_system_score_codex":0.0003117946,"about_ca_system_score_gemma":0.00043898946,"threshold_uncertainty_score":0.029230952},"labels":[],"label_agreement":null},{"id":"W2562106824","doi":"10.1002/jcd.21553","title":"Asymptotic Size of Covering Arrays: An Application of Entropy Compression","year":2017,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"CARE Canada","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Mathematics; Combinatorics; Alphabet; Row; Lemma (botany); Entropy (arrow of time); Upper and lower bounds; Set (abstract data type); Discrete mathematics; Computer science; Mathematical analysis","score_opus":0.03057987468056145,"score_gpt":0.28325625428563783,"score_spread":0.2526763796050764,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2562106824","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24525622,0.003336294,0.7077196,0.0031471842,0.00022265696,0.0001228009,0.0005412451,0.0011383517,0.03851564],"genre_scores_gemma":[0.9449989,0.0011959103,0.049511537,0.00043187343,0.00040494834,0.00014792822,0.00038760575,0.00023567394,0.002685525],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9981,0.0005921963,0.00006973164,0.00027327248,0.00071545754,0.00024937783],"domain_scores_gemma":[0.9600228,0.034127414,0.0014736942,0.0022840428,0.0014421607,0.0006500185],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002563775,0.00070795126,0.00086794415,0.002037815,0.0006399354,0.0017904361,0.0015326688,0.0012554163,0.0038779946],"category_scores_gemma":[0.03600643,0.0005491912,0.0005087856,0.0014736195,0.0020944334,0.004341273,0.0026354566,0.001938037,0.00037600828],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00061378215,0.0001828924,0.010315642,0.00041389695,0.000100458135,0.0007145584,0.00038737213,0.38506553,0.023878237,0.49739313,0.006813021,0.07412142],"study_design_scores_gemma":[0.000019661156,0.00011029093,0.0013616651,0.00006662069,0.0000304279,0.00045996602,0.000049674487,0.8050611,0.009017863,0.18198305,0.0018086417,0.000031029933],"about_ca_topic_score_codex":0.00040339888,"about_ca_topic_score_gemma":0.00040388945,"teacher_disagreement_score":0.0038779946,"about_ca_system_score_codex":0.0015331022,"about_ca_system_score_gemma":0.0007909694,"threshold_uncertainty_score":0.013558686},"labels":[],"label_agreement":null},{"id":"W2583703757","doi":"10.1145/3020078.3021765","title":"A Machine Learning Framework for FPGA Placement (Abstract Only)","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Field-programmable gate array; Routing (electronic design automation); Key (lock); Placement; Machine learning; Range (aeronautics); Design flow; CAD; Artificial intelligence; Computer engineering; Regression; Flow (mathematics); Embedded system; Physical design; Circuit design; Engineering drawing","score_opus":0.04726978750856374,"score_gpt":0.30581859808218026,"score_spread":0.2585488105736165,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2583703757","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018276671,0.0003437558,0.9956031,0.00019803818,0.000029065854,0.00003986779,0.00008776316,0.0009703437,0.0009004019],"genre_scores_gemma":[0.16984408,0.0005955358,0.82378983,0.00023689159,0.00016788313,0.00042100204,0.00068726606,0.00019174244,0.00406585],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999273,0.00026321458,0.000035157616,0.00016009687,0.00021786196,0.0000507347],"domain_scores_gemma":[0.9987465,0.00068513106,0.000087802044,0.00009867905,0.00033867965,0.000043180295],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018316802,0.00095104385,0.0008336282,0.0012834258,0.00059990765,0.0012339301,0.0020370337,0.0012537566,0.0045884983],"category_scores_gemma":[0.0037625316,0.0004806045,0.00095264264,0.0010618966,0.00071694294,0.00088240375,0.00094070006,0.0017043443,0.0014330039],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033624045,0.00006516153,0.0006116577,0.00007544365,0.000038213147,0.00006285112,0.000026801623,0.8312998,0.00075033546,0.015190946,0.003794269,0.14805086],"study_design_scores_gemma":[0.000002516119,0.000009829542,0.000037855858,0.0000065469253,0.000001975518,0.000008874673,0.0000020479542,0.99432737,0.00016919995,0.0047769845,0.0006543804,0.0000023213734],"about_ca_topic_score_codex":0.010136706,"about_ca_topic_score_gemma":0.011229806,"teacher_disagreement_score":0.010136706,"about_ca_system_score_codex":0.0012394901,"about_ca_system_score_gemma":0.0015759615,"threshold_uncertainty_score":0.02015537},"labels":[],"label_agreement":null},{"id":"W2586876764","doi":"10.1149/ma2011-02/17/1483","title":"A High Precision Coulometry Study of the SEI growth in Li/Graphite cells","year":2011,"lang":"en","type":"article","venue":"ECS Meeting Abstracts","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Coulometry; Graphite; Computer science; Chemistry; Materials science; Metallurgy; Electrochemistry; Physical chemistry","score_opus":0.026215369388658136,"score_gpt":0.22630848184774055,"score_spread":0.2000931124590824,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2586876764","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.991148,0.0008901329,0.0047140373,0.000117352676,0.000033313594,0.000031624986,0.00039202112,0.00015912455,0.0025144625],"genre_scores_gemma":[0.9960556,0.0002654438,0.0023919127,0.000018906829,0.000007733749,0.000008390903,0.00018402546,0.000010313194,0.0010576939],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99989104,0.000012399378,0.000006327084,0.00001552526,0.000058855323,0.000015764244],"domain_scores_gemma":[0.99975365,0.00007754919,0.000019320612,0.000035725923,0.00009858526,0.000015147981],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002217629,0.00020804608,0.00022091092,0.00044682558,0.00045782168,0.0003388397,0.00039736953,0.0003774583,0.0010941562],"category_scores_gemma":[0.00042296867,0.00010832294,0.00016900129,0.00053956447,0.00021626716,0.00022958813,0.00017168348,0.00032462087,0.00021416467],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021757073,0.000029964072,0.0013063878,0.00005245175,0.000006921172,0.0001416527,0.00008981438,0.0004754183,0.99053955,0.00023685468,0.00013797046,0.006765391],"study_design_scores_gemma":[0.000016632974,0.00037581328,0.0124898795,0.000011882879,0.0000144764,0.00022272933,0.0001309066,0.006447681,0.9781255,0.00013934617,0.0020140524,0.000011137602],"about_ca_topic_score_codex":0.00406225,"about_ca_topic_score_gemma":0.0034138497,"teacher_disagreement_score":0.00406225,"about_ca_system_score_codex":0.00030781995,"about_ca_system_score_gemma":0.00025234427,"threshold_uncertainty_score":0.008077204},"labels":[],"label_agreement":null},{"id":"W2589051953","doi":"10.1109/tvlsi.2017.2658564","title":"Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Illinois at Urbana-Champaign","keywords":"Emulation; Assertion; Computer science; Hardware emulation; Crash; Embedded system; FLOPS; Computer engineering; Computer architecture; Parallel computing; Programming language; Field-programmable gate array","score_opus":0.05255866105912986,"score_gpt":0.3211719297732881,"score_spread":0.26861326871415825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2589051953","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013393529,0.0002056626,0.9339742,0.000091624745,0.00007481239,0.0006751196,0.0008149732,0.048410382,0.0023596103],"genre_scores_gemma":[0.32322836,0.00037278575,0.66042745,0.0002618388,0.00008094797,0.002129642,0.004576008,0.0060514705,0.002871493],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99354196,0.0027791148,0.0007718847,0.00077046966,0.0016406962,0.00049582386],"domain_scores_gemma":[0.97836417,0.008988604,0.0022052,0.006849062,0.003194685,0.00039817236],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.007612725,0.0021393236,0.0009405862,0.0019431657,0.0004435832,0.0014151791,0.0034559616,0.0011289862,0.014044844],"category_scores_gemma":[0.022936027,0.0010219086,0.0011625473,0.0006695776,0.0009510874,0.0026853264,0.0024592434,0.0019005627,0.0040663145],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0026020876,0.002032003,0.012823345,0.0031755439,0.00056213024,0.0012935662,0.0010257397,0.15361883,0.32737818,0.051691294,0.021915955,0.42188132],"study_design_scores_gemma":[0.00037738422,0.0015695331,0.0031066327,0.00034182865,0.0002272693,0.00065692345,0.00012695038,0.6307221,0.31110778,0.011459605,0.04017071,0.00013323891],"about_ca_topic_score_codex":0.0010973074,"about_ca_topic_score_gemma":0.0010899953,"teacher_disagreement_score":0.014044844,"about_ca_system_score_codex":0.0012144163,"about_ca_system_score_gemma":0.0023533213,"threshold_uncertainty_score":0.046984732},"labels":[],"label_agreement":null},{"id":"W2593763755","doi":"","title":"Towards a realistic SEU effects emulation on SRAM Based FPGAs","year":2014,"lang":"en","type":"preprint","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Emulation; Field-programmable gate array; Static random-access memory; Computer science; Embedded system; Random access memory; Computer architecture; Parallel computing; Computer hardware; Psychology","score_opus":0.01656026060242551,"score_gpt":0.23658552153894105,"score_spread":0.22002526093651553,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2593763755","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23664443,0.0006883309,0.7436847,0.00036595887,0.00011555965,0.00008328649,0.00039733003,0.0026163233,0.015404099],"genre_scores_gemma":[0.94009155,0.00029789808,0.05538265,0.00012012605,0.000023090235,0.000044587294,0.00023337486,0.00026382768,0.0035429213],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99971765,0.00010301012,0.000014120281,0.000030779676,0.000104982326,0.00002947391],"domain_scores_gemma":[0.999419,0.00029367214,0.000053306805,0.000101541205,0.00011384999,0.000018636154],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030223685,0.000582562,0.00034072498,0.00030164758,0.0001637363,0.00067276816,0.00077214517,0.00079210236,0.0037776001],"category_scores_gemma":[0.0017450416,0.00024332982,0.0003598296,0.00021936717,0.0002099053,0.00083539507,0.00041525584,0.0004851979,0.0005556467],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016941769,0.000043473272,0.0011427022,0.0001535459,0.00005173417,0.0002717476,0.00008386696,0.9337194,0.02528605,0.008919227,0.0011626802,0.02899613],"study_design_scores_gemma":[0.000011206498,0.00010290848,0.00034333885,0.00002033423,0.000015866972,0.00012111008,0.000022802116,0.9802924,0.013941879,0.0030512563,0.002071311,0.000005652538],"about_ca_topic_score_codex":0.00074901915,"about_ca_topic_score_gemma":0.0009491814,"teacher_disagreement_score":0.0037776001,"about_ca_system_score_codex":0.00034656934,"about_ca_system_score_gemma":0.0002399997,"threshold_uncertainty_score":0.012637317},"labels":[],"label_agreement":null},{"id":"W2729884336","doi":"10.1109/ipdpsw.2017.54","title":"Automatic Flow Selection and Quality-of-Result Estimation for FPGA Placement","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; Computer science; Suite; Placement; Routing (electronic design automation); Quality (philosophy); Selection (genetic algorithm); Design flow; Computer engineering; Flow (mathematics); CAD; Machine learning; Computer architecture; Physical design; Embedded system; Circuit design; Engineering; Engineering drawing","score_opus":0.06974533189197224,"score_gpt":0.3388901153219165,"score_spread":0.26914478342994425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2729884336","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022938212,0.00030443422,0.9728467,0.00008955685,0.000019351928,0.000078074896,0.00007645331,0.0028629089,0.0007842979],"genre_scores_gemma":[0.45933303,0.00022528593,0.5384084,0.0000857502,0.0000659754,0.0001225868,0.00043975195,0.00027105576,0.0010480826],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982443,0.0005174282,0.000096433105,0.00025729678,0.00076392875,0.00012058865],"domain_scores_gemma":[0.995817,0.0021170906,0.0008127724,0.00038440095,0.00079632184,0.00007238871],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002336215,0.0011449575,0.0010370185,0.0028633412,0.00043790092,0.0011985959,0.0010973471,0.0008436337,0.0019947486],"category_scores_gemma":[0.010000848,0.00036723368,0.00045857616,0.0010427133,0.00053615525,0.00096732046,0.00054226274,0.0007291794,0.0007577412],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026855452,0.00016505033,0.0051642633,0.0001309169,0.000040193918,0.00007928526,0.00005468849,0.29215315,0.02182191,0.00322538,0.0021811153,0.67471546],"study_design_scores_gemma":[0.000016436215,0.00012274046,0.001368883,0.000011906962,0.000010418639,0.00007366847,0.000011581671,0.9838622,0.01150242,0.002324542,0.0006819508,0.000013157991],"about_ca_topic_score_codex":0.0023591523,"about_ca_topic_score_gemma":0.0032118554,"teacher_disagreement_score":0.0028633412,"about_ca_system_score_codex":0.0009324241,"about_ca_system_score_gemma":0.0013172671,"threshold_uncertainty_score":0.012355268},"labels":[],"label_agreement":null},{"id":"W2734764825","doi":"10.1007/978-3-319-54978-1_86","title":"A Multiobjective Optimization Method for the SOC Test Time, TAM, and Power Optimization Using a Strength Pareto Evolutionary Algorithm","year":2017,"lang":"en","type":"book-chapter","venue":"Advances in intelligent systems and computing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Pareto principle; Multi-objective optimization; Evolutionary algorithm; Mathematical optimization; Computer science; Pareto optimal; Minification; Scheduling (production processes); Power (physics); Job shop scheduling; System on a chip; Algorithm; Mathematics; Embedded system","score_opus":0.02140967196367243,"score_gpt":0.29208153012075655,"score_spread":0.2706718581570841,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2734764825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0029220385,0.0002592313,0.9910886,0.000058439822,0.00006505863,0.00005258724,0.000018616103,0.00012140904,0.005413983],"genre_scores_gemma":[0.099825785,0.00045325438,0.88856953,0.00014016937,0.0000799077,0.00044989336,0.000088245186,0.00018778697,0.01020545],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99969053,0.00008227001,0.000013995941,0.00003089486,0.00015767057,0.000024678413],"domain_scores_gemma":[0.9996393,0.0001773836,0.000022599439,0.00002386314,0.000120408615,0.000016449849],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000927002,0.0011897394,0.0009167613,0.0010402248,0.0005321669,0.0008325886,0.0013916555,0.0014328415,0.004110156],"category_scores_gemma":[0.0013239313,0.00053505355,0.0015961645,0.0010393868,0.00045503536,0.00056506804,0.0008835028,0.0013553526,0.00066385267],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020684663,0.00006414759,0.00017444442,0.000093222996,0.00006237721,0.00006165978,0.0000348224,0.88326955,0.0030016284,0.014160033,0.0011636468,0.09789373],"study_design_scores_gemma":[0.000005629978,0.000023236498,0.000051155388,0.000009287665,0.000008080514,0.000017621229,0.000003354102,0.99718803,0.0002858966,0.0014596635,0.0009443566,0.0000036532672],"about_ca_topic_score_codex":0.002346789,"about_ca_topic_score_gemma":0.0028393175,"teacher_disagreement_score":0.004110156,"about_ca_system_score_codex":0.0006069691,"about_ca_system_score_gemma":0.0011091875,"threshold_uncertainty_score":0.013749838},"labels":[],"label_agreement":null},{"id":"W2738612849","doi":"10.1109/tcad.2017.2729458","title":"Bit-Flip Detection-Driven Selection of Trace Signals","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Debugging; TRACE (psycholinguistics); Computer science; Selection (genetic algorithm); Software; Focus (optics); Identification (biology); Bit (key); Extension (predicate logic); Chip; Embedded system; Computer engineering; Programming language; Artificial intelligence; Telecommunications","score_opus":0.04722724355126078,"score_gpt":0.2527988955484167,"score_spread":0.20557165199715594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2738612849","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.089169376,0.0001483376,0.9059468,0.00008824691,0.00004675401,0.00010267208,0.00007226315,0.0032094226,0.0012161141],"genre_scores_gemma":[0.6400689,0.00010747171,0.3557251,0.00013898472,0.000035561105,0.00014259116,0.0002830467,0.00033578457,0.0031625715],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99883884,0.00022516133,0.000074699485,0.00022817857,0.00051562954,0.00011762081],"domain_scores_gemma":[0.99648213,0.0014413259,0.0004287318,0.00055948633,0.00093452714,0.00015384673],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008880499,0.0007429977,0.0005725818,0.0013518409,0.000339589,0.00084510894,0.0012511231,0.0005937181,0.0018876052],"category_scores_gemma":[0.0049693133,0.00022877417,0.0002838214,0.00064980536,0.00055790105,0.00082447,0.00087017135,0.00063528,0.0007174077],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012890723,0.00031998282,0.008715532,0.00020004355,0.000072648996,0.0004912488,0.00032507206,0.05448904,0.33670884,0.015646996,0.0022845573,0.57945704],"study_design_scores_gemma":[0.00006146874,0.00035631008,0.0013173074,0.000017970788,0.000028474986,0.00041838933,0.00004751005,0.71139395,0.27690852,0.0062274677,0.0031905882,0.000032036543],"about_ca_topic_score_codex":0.0005783301,"about_ca_topic_score_gemma":0.0011919911,"teacher_disagreement_score":0.0018876052,"about_ca_system_score_codex":0.00041542167,"about_ca_system_score_gemma":0.00079904357,"threshold_uncertainty_score":0.006314695},"labels":[],"label_agreement":null},{"id":"W2744017409","doi":"10.1109/qrs-c.2017.34","title":"Circuit Reliability Analysis Using Signal Reliability Correlations","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Reliability (semiconductor); Reliability engineering; Computer science; Reliability theory; Engineering; Physics","score_opus":0.05531894745482752,"score_gpt":0.29121078959469027,"score_spread":0.23589184213986275,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2744017409","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016835285,0.00055485044,0.9808388,0.00004151215,0.000014275983,0.000029968482,0.000055988494,0.00043817254,0.0011911116],"genre_scores_gemma":[0.81281793,0.0015584788,0.1830896,0.00008677322,0.00014039571,0.00017592614,0.00027313744,0.00018924406,0.0016685368],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906784,0.00025289468,0.0000416955,0.00015387921,0.00041903168,0.0000646833],"domain_scores_gemma":[0.99764365,0.0012047186,0.00037028475,0.00026325244,0.00046938955,0.000048607257],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00095377845,0.0008944686,0.000646349,0.0023444302,0.00027610076,0.00057508564,0.00078170124,0.00039704028,0.0013515365],"category_scores_gemma":[0.0050156023,0.0003839495,0.0007983137,0.0012138317,0.00044441002,0.0011832437,0.0005698655,0.00080509065,0.00035555044],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011259127,0.000043379416,0.0031202694,0.00024024374,0.00013290542,0.0003453482,0.00013000544,0.76434004,0.031909455,0.05267818,0.001302798,0.14564487],"study_design_scores_gemma":[0.000003944182,0.000042568987,0.0006448259,0.000011622806,0.0000252786,0.00008923442,0.0000058983132,0.9894162,0.003957349,0.004986456,0.0008047559,0.000011863625],"about_ca_topic_score_codex":0.0011450829,"about_ca_topic_score_gemma":0.001028814,"teacher_disagreement_score":0.0023444302,"about_ca_system_score_codex":0.00054236146,"about_ca_system_score_gemma":0.0007819463,"threshold_uncertainty_score":0.0050441027},"labels":[],"label_agreement":null},{"id":"W2752188301","doi":"10.22215/etd/2017-11936","title":"Covering Arrays from Maximal Sequences over Finite Fields","year":2017,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Finite field; Mathematics; Alphabet; Combinatorics; Focus (optics); Orthogonal array; Combinatorial design; Complementary sequences; Discrete mathematics; Algorithm; Physics","score_opus":0.05015525286706676,"score_gpt":0.2736165631531277,"score_spread":0.22346131028606095,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2752188301","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.116881296,0.00430734,0.82950497,0.0012279956,0.00064044015,0.00010902729,0.0009990487,0.0005548146,0.04577508],"genre_scores_gemma":[0.7599101,0.0066789794,0.20827474,0.0013123363,0.0033476162,0.00044465717,0.0020511358,0.0004278919,0.017552586],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9986994,0.00041805426,0.000086735236,0.00030399827,0.00035028614,0.00014150127],"domain_scores_gemma":[0.99422365,0.003682381,0.00068208703,0.0007853544,0.0003841228,0.00024239908],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010944381,0.00068729976,0.000676969,0.0016419666,0.0005962606,0.0018427225,0.000728321,0.0009186639,0.003934329],"category_scores_gemma":[0.0072111087,0.0006298252,0.000804215,0.0017333274,0.0017261461,0.004021248,0.0015327572,0.0012830378,0.0011249771],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010519665,0.000029538418,0.00061278703,0.0002417303,0.000020327805,0.0001357243,0.00024455873,0.009942485,0.004950615,0.922506,0.0026195545,0.058591433],"study_design_scores_gemma":[0.000016195996,0.00009396494,0.00035000485,0.000062823725,0.000011642375,0.00043268496,0.00007201629,0.018093977,0.0032986056,0.9592687,0.01826635,0.000032971457],"about_ca_topic_score_codex":0.00020718973,"about_ca_topic_score_gemma":0.00013054728,"teacher_disagreement_score":0.003934329,"about_ca_system_score_codex":0.00068817806,"about_ca_system_score_gemma":0.00048724015,"threshold_uncertainty_score":0.0131616},"labels":[],"label_agreement":null},{"id":"W2760260517","doi":"10.1109/iolts.2017.8046199","title":"A generic embedded sequence generator for constrained-random validation with weighted distributions","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Generator (circuit theory); Reuse; Sequence (biology); Silicon; Random number generation; Chip; Volume (thermodynamics); Algorithm; Theoretical computer science; Engineering","score_opus":0.05096142758488939,"score_gpt":0.28348634429212183,"score_spread":0.23252491670723244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2760260517","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024460154,0.000026112371,0.99452883,0.000017693554,0.000020293326,0.000087986584,0.000045752564,0.0022847462,0.0005425048],"genre_scores_gemma":[0.17645271,0.00009465961,0.8175407,0.00011752751,0.000043183496,0.0006110947,0.0003515313,0.001337738,0.0034507713],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881077,0.00025715274,0.00009171677,0.00022932925,0.0005346207,0.00007652203],"domain_scores_gemma":[0.9982917,0.0008070518,0.00016140004,0.0004344266,0.00024346473,0.00006199117],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014880197,0.000804734,0.0005227363,0.0007597574,0.00024490134,0.00059363147,0.0016802825,0.00094903127,0.0056662904],"category_scores_gemma":[0.0052365484,0.0003349153,0.00046938373,0.0004539577,0.0007477033,0.0008764914,0.0011745364,0.000860414,0.0017922967],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007098784,0.00025125037,0.0012592529,0.0005290831,0.00009113685,0.00076963153,0.00019376335,0.19025797,0.20095783,0.09097145,0.0051815673,0.5088272],"study_design_scores_gemma":[0.00012671291,0.0002623635,0.00023528704,0.000034364002,0.000023549816,0.00054102734,0.00000926998,0.8773835,0.08613077,0.024159946,0.01105594,0.000037313155],"about_ca_topic_score_codex":0.00020249769,"about_ca_topic_score_gemma":0.00029862163,"teacher_disagreement_score":0.0056662904,"about_ca_system_score_codex":0.00035794597,"about_ca_system_score_gemma":0.00064297655,"threshold_uncertainty_score":0.018955588},"labels":[],"label_agreement":null},{"id":"W2762572888","doi":"10.23919/fpl.2017.8056819","title":"Find the real speed limit: FPGA CAD for chip-specific application delay measurement","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Static timing analysis; Calibration; Measure (data warehouse); Bitstream; Node (physics); Timing failure; Process variation; Real-time computing; Embedded system; Process (computing); Algorithm; Channel (broadcasting); Mathematics; Decoding methods","score_opus":0.10567159575895146,"score_gpt":0.2808754863671444,"score_spread":0.1752038906081929,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2762572888","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19742104,0.0014381201,0.7724417,0.00037305272,0.000095182244,0.00016552905,0.00085669954,0.017370267,0.009838341],"genre_scores_gemma":[0.73083633,0.00027211072,0.2667989,0.00014088968,0.000016757198,0.00009845605,0.00039043537,0.00028050915,0.0011656753],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993156,0.00011825352,0.000027384192,0.000090392794,0.00040696026,0.000041359268],"domain_scores_gemma":[0.9986117,0.00061412493,0.00020875527,0.00025469984,0.00027634122,0.00003438605],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056268333,0.0005799607,0.00025614584,0.0011552568,0.00023007044,0.00046193248,0.00059342355,0.00042808702,0.002266677],"category_scores_gemma":[0.003386354,0.0002379958,0.0001786833,0.00066069234,0.00022262322,0.00042443303,0.00028753726,0.00028045365,0.00055063394],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031062847,0.00014003526,0.022351198,0.00029666733,0.00008456906,0.0004091585,0.00019932732,0.16586688,0.14770192,0.009853656,0.009517735,0.64326817],"study_design_scores_gemma":[0.00006250567,0.00046285865,0.013098547,0.00007981829,0.000052103558,0.000800629,0.00007634917,0.83996123,0.12684064,0.005437254,0.013043811,0.000084151565],"about_ca_topic_score_codex":0.0020454184,"about_ca_topic_score_gemma":0.0041146358,"teacher_disagreement_score":0.002266677,"about_ca_system_score_codex":0.00053252437,"about_ca_system_score_gemma":0.00069144135,"threshold_uncertainty_score":0.0075827837},"labels":[],"label_agreement":null},{"id":"W2769458067","doi":"","title":"Worst Case Latency Analysis for Hoplite FPGA-based NoC","year":2017,"lang":"en","type":"article","venue":"UWSpace (University of Waterloo)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Field-programmable gate array; Computer science; Latency (audio); Embedded system; Case analysis; Parallel computing; Artificial intelligence; Telecommunications","score_opus":0.026454525644914198,"score_gpt":0.219811907925347,"score_spread":0.1933573822804328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2769458067","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35514876,0.0025257072,0.61372155,0.00037169136,0.00013047128,0.00009876716,0.000492891,0.0016777595,0.025832392],"genre_scores_gemma":[0.9575598,0.0007481638,0.03731564,0.00009717007,0.000033635275,0.00007335579,0.000194767,0.00010826943,0.0038691624],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99922967,0.00010481267,0.0000421989,0.000103404025,0.00031894483,0.00020093644],"domain_scores_gemma":[0.9985404,0.0007814357,0.00018851127,0.00019808012,0.00025074751,0.00004084945],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009733123,0.0006783589,0.00028912476,0.0008253133,0.00033710524,0.00092091446,0.00085912895,0.00039628305,0.0020953494],"category_scores_gemma":[0.0029345904,0.00029620976,0.0003499083,0.0005614541,0.0004580803,0.0011887623,0.0003983262,0.00065792294,0.00027067497],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000099692,0.00002583101,0.0011588304,0.0000684221,0.00002196349,0.00007585331,0.000028677607,0.9607744,0.0069873286,0.014969611,0.0006964134,0.015092861],"study_design_scores_gemma":[0.0000023601713,0.000024983294,0.00019620417,0.000006602639,0.0000055009714,0.000020096211,0.000007811838,0.99497,0.0025179076,0.0017536278,0.00049006834,0.0000048079264],"about_ca_topic_score_codex":0.0068063554,"about_ca_topic_score_gemma":0.007661422,"teacher_disagreement_score":0.0068063554,"about_ca_system_score_codex":0.0024646313,"about_ca_system_score_gemma":0.0009612106,"threshold_uncertainty_score":0.017882288},"labels":[],"label_agreement":null},{"id":"W2772234823","doi":"10.1109/tcad.2017.2783303","title":"Failure Triage in RTL Regression Verification","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Root cause; Ranking (information retrieval); Overhead (engineering); Data mining; Triage; Cluster analysis; Root (linguistics); Root cause analysis; Reliability engineering; Machine learning; Programming language; Engineering","score_opus":0.05604785648069878,"score_gpt":0.26474819069780625,"score_spread":0.20870033421710749,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2772234823","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0077201035,0.00015547157,0.9863187,0.000092621856,0.000013758256,0.00005164793,0.0000696428,0.0052997475,0.0002784501],"genre_scores_gemma":[0.35650292,0.00020736952,0.64069396,0.0001506447,0.000043218344,0.000136874,0.00044159082,0.00055214914,0.0012712183],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9962029,0.0009434961,0.0002879591,0.00081409566,0.0013404803,0.0004109773],"domain_scores_gemma":[0.99258125,0.0029850819,0.0013954393,0.0018045396,0.0010042224,0.00022953964],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029711397,0.001353158,0.0015620772,0.0036142822,0.0009651028,0.0017385879,0.0027065498,0.0015451044,0.0022403488],"category_scores_gemma":[0.011354234,0.00072483305,0.0015183903,0.0017542128,0.0013770406,0.0029919057,0.002051211,0.0021669958,0.0009986107],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039807046,0.00020729151,0.0073017213,0.00028629997,0.00011788541,0.00031949885,0.0005924584,0.4718352,0.018424273,0.030303614,0.004429848,0.46578383],"study_design_scores_gemma":[0.000014072697,0.000072598516,0.00044130653,0.000026676524,0.000021667847,0.00011081814,0.000038228976,0.9725928,0.010785683,0.01399787,0.0018714399,0.00002677082],"about_ca_topic_score_codex":0.0063507003,"about_ca_topic_score_gemma":0.007863352,"teacher_disagreement_score":0.0063507003,"about_ca_system_score_codex":0.0015307385,"about_ca_system_score_gemma":0.002341881,"threshold_uncertainty_score":0.015713096},"labels":[],"label_agreement":null},{"id":"W2773977158","doi":"10.1109/smc.2017.8122883","title":"Analysis of optimization algorithms in automated test pattern generation for sequential circuits","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"King Khalid University","keywords":"Automatic test pattern generation; Algorithm; Particle swarm optimization; Computer science; Differential evolution; Swarm intelligence; Multi-swarm optimization; Genetic algorithm; Fault coverage; Electronic circuit; Machine learning; Engineering","score_opus":0.058688154972186796,"score_gpt":0.3076898949084426,"score_spread":0.24900173993625582,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2773977158","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08446195,0.0014773593,0.90823996,0.00038310228,0.000025804924,0.00010016788,0.00003847912,0.00026057428,0.0050126947],"genre_scores_gemma":[0.79970556,0.000955325,0.19712389,0.00011201613,0.00004620679,0.00022479343,0.0001355186,0.000126633,0.0015701045],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99867034,0.0006514585,0.00007041508,0.00012263253,0.0003970161,0.00008822113],"domain_scores_gemma":[0.99332386,0.00567207,0.00031551535,0.00018004616,0.00047159343,0.000036821213],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020862948,0.000715752,0.0006413932,0.00089071295,0.0003113915,0.00072840886,0.00048810203,0.0007498315,0.0009960458],"category_scores_gemma":[0.009518084,0.00039460082,0.0005774956,0.0009125228,0.0006358975,0.00097146083,0.00028174784,0.0005919512,0.00012261856],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005253475,0.00004176382,0.0010764279,0.00006965195,0.000037987313,0.000029822899,0.000028146602,0.9389032,0.0014310487,0.010100452,0.00025463657,0.04797439],"study_design_scores_gemma":[0.0000046626506,0.000024742883,0.00029388577,0.0000051343623,0.000006681818,0.000011196611,0.0000039107317,0.99669635,0.00054723147,0.002210212,0.00019360211,0.0000023614473],"about_ca_topic_score_codex":0.002671265,"about_ca_topic_score_gemma":0.0013835252,"teacher_disagreement_score":0.002671265,"about_ca_system_score_codex":0.0010124627,"about_ca_system_score_gemma":0.00096896326,"threshold_uncertainty_score":0.011033535},"labels":[],"label_agreement":null},{"id":"W2778924762","doi":"10.1109/tetc.2017.2785126","title":"On the Theory and Design of Polynomial Division Circuits","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Emerging Topics in Computing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Aliasing; Polynomial; Cryptography; Theoretical computer science; Division (mathematics); Digital electronics; Electronic circuit; Arithmetic; Algorithm; Computer engineering; Mathematics; Telecommunications","score_opus":0.043492083536833995,"score_gpt":0.2851929737903331,"score_spread":0.2417008902534991,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2778924762","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032660253,0.0042036776,0.97169805,0.00052163686,0.00016525495,0.000062595405,0.000069806585,0.00025740988,0.019755531],"genre_scores_gemma":[0.293197,0.019607153,0.6670444,0.0012185395,0.00080347754,0.0005632826,0.00038761745,0.00021592293,0.016962506],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9988279,0.00027031175,0.00008160485,0.00016576005,0.00052035373,0.0001341672],"domain_scores_gemma":[0.9987955,0.0007166036,0.0000910929,0.0001791839,0.00018754597,0.000030082827],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000966594,0.0010550095,0.0006762152,0.0012930188,0.0008247851,0.0017245987,0.0012681658,0.0010555997,0.0047577005],"category_scores_gemma":[0.0031096158,0.0006192679,0.00083496334,0.0018701011,0.002339981,0.0024518417,0.0011726643,0.0026166977,0.0018712779],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052170773,0.000042185242,0.00017539793,0.00041242957,0.000023927241,0.00012163546,0.00018006736,0.04442825,0.007197246,0.8481247,0.0034266023,0.09581539],"study_design_scores_gemma":[0.00005687135,0.00018811332,0.00017641671,0.0002604016,0.000035665053,0.0005395639,0.00005126289,0.14037181,0.01039025,0.7634683,0.08440658,0.000054790213],"about_ca_topic_score_codex":0.0007922016,"about_ca_topic_score_gemma":0.0007388657,"teacher_disagreement_score":0.0047577005,"about_ca_system_score_codex":0.0015029015,"about_ca_system_score_gemma":0.0010103518,"threshold_uncertainty_score":0.01591611},"labels":[],"label_agreement":null},{"id":"W2793317393","doi":"10.1007/s10472-018-9578-x","title":"Efficient suspect selection in unreachable state diagnosis","year":2018,"lang":"en","type":"article","venue":"Annals of Mathematics and Artificial Intelligence","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Benchmark (surveying); Suspect; Computer science; Set (abstract data type); Root cause; Root (linguistics); Root cause analysis; Speedup; Selection (genetic algorithm); State (computer science); Process (computing); Algorithm; Mathematical optimization; Reliability engineering; Machine learning; Mathematics; Parallel computing; Programming language; Engineering","score_opus":0.12156842139252379,"score_gpt":0.3374677578527973,"score_spread":0.21589933646027354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2793317393","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.112754375,0.0005429235,0.8783686,0.0011571713,0.00011197056,0.00022189274,0.0004069894,0.0037081663,0.002727892],"genre_scores_gemma":[0.79873216,0.00011505952,0.19729991,0.0002363459,0.00006816259,0.0000859258,0.00065783254,0.0001944718,0.002610141],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99673456,0.0010696459,0.00021297578,0.0004872122,0.0011158985,0.00037967126],"domain_scores_gemma":[0.97986287,0.016507454,0.00063439325,0.0015442235,0.0010975078,0.00035356227],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002407063,0.0009791021,0.0018222558,0.0022850512,0.0008662963,0.002028891,0.0022047907,0.0014190625,0.004410488],"category_scores_gemma":[0.018425487,0.0006076643,0.0008172644,0.0010798816,0.0014343979,0.0025356733,0.0030455652,0.0015940176,0.0007243655],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0044972873,0.00055707776,0.009337553,0.0006316933,0.00017674228,0.0015312417,0.000568077,0.26813775,0.01915941,0.06389286,0.011357897,0.6201524],"study_design_scores_gemma":[0.00011248239,0.00013724681,0.00041380472,0.000021582515,0.000049504506,0.00022546985,0.00007778027,0.9305256,0.008450883,0.05906498,0.000904793,0.00001597087],"about_ca_topic_score_codex":0.0030664515,"about_ca_topic_score_gemma":0.0050770976,"teacher_disagreement_score":0.004410488,"about_ca_system_score_codex":0.000977647,"about_ca_system_score_gemma":0.0026619378,"threshold_uncertainty_score":0.014754534},"labels":[],"label_agreement":null},{"id":"W2794057135","doi":"10.1145/3158229","title":"Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP)","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science; Control reconfiguration; Lookup table; Static timing analysis; Margin (machine learning); Gate array; Field-programmable gate array; Embedded system; Real-time computing; Detector; Telecommunications","score_opus":0.027397413193962633,"score_gpt":0.2632024982781645,"score_spread":0.23580508508420187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794057135","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33081853,0.00081891427,0.63272506,0.00025855078,0.00016844881,0.000105674975,0.0002718459,0.027138961,0.007694004],"genre_scores_gemma":[0.92095673,0.000057366586,0.07710299,0.00012166718,0.000028297707,0.000035440204,0.00011318553,0.00027792744,0.0013063112],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995627,0.000066168686,0.00002314496,0.00009720947,0.00018484943,0.000066031265],"domain_scores_gemma":[0.99782276,0.0004907545,0.00041917773,0.0009481945,0.0002353321,0.00008388609],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038224563,0.0006028512,0.00030762955,0.000753904,0.00025836137,0.0006326371,0.0011832258,0.00029078865,0.0027647046],"category_scores_gemma":[0.001666745,0.00018609068,0.00022731413,0.00039433327,0.00045318072,0.00070050213,0.0005694013,0.0005710628,0.00037633712],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008268007,0.0002936852,0.010413904,0.0002840911,0.000085265616,0.0005005762,0.0003130589,0.073101535,0.36119503,0.010233366,0.0070886426,0.535664],"study_design_scores_gemma":[0.00007695692,0.0014736628,0.009442656,0.0000429607,0.00012749877,0.0010584197,0.00007121997,0.5287403,0.4382098,0.0052461005,0.015417527,0.000092971386],"about_ca_topic_score_codex":0.0011903476,"about_ca_topic_score_gemma":0.0027884752,"teacher_disagreement_score":0.0027647046,"about_ca_system_score_codex":0.00050454127,"about_ca_system_score_gemma":0.00056042575,"threshold_uncertainty_score":0.009248853},"labels":[],"label_agreement":null},{"id":"W2808950187","doi":"10.1142/s1469026818500104","title":"A Strength Pareto Evolutionary Algorithm for Optimizing System-On-Chip Test Schedules","year":2018,"lang":"en","type":"article","venue":"International Journal of Computational Intelligence and Applications","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Pareto principle; Evolutionary algorithm; System on a chip; Chip; Pareto optimal; Scheduling (production processes); Embedded system; Parallel computing; Multi-objective optimization; Mathematical optimization; Artificial intelligence; Machine learning","score_opus":0.03092966379209095,"score_gpt":0.3078852919468777,"score_spread":0.27695562815478675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2808950187","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.046550497,0.00027522942,0.9458425,0.00020729433,0.000045519675,0.00013387426,0.000053039337,0.00026582263,0.0066262707],"genre_scores_gemma":[0.49520043,0.00028452827,0.49688658,0.0002551429,0.000043240747,0.000553881,0.0002285597,0.00014206248,0.0064055263],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995384,0.00019404254,0.00001698621,0.000044963777,0.00014716618,0.000058376823],"domain_scores_gemma":[0.99876094,0.00082609535,0.000075567055,0.000050674716,0.00022488368,0.00006180039],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017047923,0.00096331467,0.0007870507,0.001237496,0.00044122178,0.00049838243,0.0009904183,0.0010035369,0.0022182895],"category_scores_gemma":[0.0038247346,0.00044882123,0.0007006684,0.0008322206,0.0006440915,0.0004973232,0.00075327564,0.0007866327,0.00031893532],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002846896,0.000038489125,0.00044810542,0.000022675842,0.000029775354,0.000031059415,0.000026854525,0.95422095,0.0009464672,0.005982559,0.00058543123,0.037639268],"study_design_scores_gemma":[0.000011228882,0.00002785931,0.000074983,0.000003784072,0.000005571761,0.0000066783,0.00000496399,0.9974607,0.00016388996,0.0019275474,0.00031066345,0.0000020590878],"about_ca_topic_score_codex":0.0026119556,"about_ca_topic_score_gemma":0.0021002744,"teacher_disagreement_score":0.0026119556,"about_ca_system_score_codex":0.0009802833,"about_ca_system_score_gemma":0.0014167582,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2811164028","doi":"10.1109/ets.2018.8400709","title":"Extending post-silicon coverage measurement using time-multiplexed FPGA overlays","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Overlay; Computer science; Embedded system; Debugging; Multiplexing; Visibility; Metric (unit); Computer hardware; Engineering; Operating system; Telecommunications","score_opus":0.048848377355848606,"score_gpt":0.2595586842069789,"score_spread":0.21071030685113032,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2811164028","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87228,0.0005411542,0.12098926,0.000084062835,0.00007414375,0.000055260032,0.0002739341,0.0019238626,0.0037782202],"genre_scores_gemma":[0.98007315,0.00012007074,0.019153671,0.000029260842,0.000011333877,0.000025102396,0.00009603204,0.000034559303,0.0004567869],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99938726,0.0000791795,0.000031437514,0.000100466874,0.00032161665,0.0000799428],"domain_scores_gemma":[0.9981231,0.00065852934,0.00044443485,0.0003062186,0.00038137697,0.00008634558],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00053203834,0.00044660264,0.00023587815,0.0013609502,0.00020894324,0.00060104055,0.0005097067,0.000499297,0.0011406157],"category_scores_gemma":[0.0028243123,0.00013073302,0.00013359824,0.0008043407,0.0002663745,0.000825545,0.0005443427,0.00035982564,0.00017160394],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001019744,0.000290876,0.036879167,0.00027173068,0.00010503502,0.0009127319,0.00061868684,0.05501394,0.7173445,0.005074405,0.0011928964,0.18127632],"study_design_scores_gemma":[0.000046706376,0.0019066982,0.031559117,0.000048332735,0.00011329477,0.00085633056,0.00025172965,0.32431182,0.6320971,0.002201479,0.006532852,0.00007448349],"about_ca_topic_score_codex":0.00094751746,"about_ca_topic_score_gemma":0.0012461571,"teacher_disagreement_score":0.0013609502,"about_ca_system_score_codex":0.0004827929,"about_ca_system_score_gemma":0.0002429334,"threshold_uncertainty_score":0.0038157701},"labels":[],"label_agreement":null},{"id":"W2811303036","doi":"10.1109/ets.2018.8400696","title":"Sense amplifier offset characterisation and test implications for low-voltage SRAMs in 65 nm","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; University of Toronto","funders":"","keywords":"Offset (computer science); Amplifier; Transistor; Input offset voltage; Sense amplifier; Voltage; Electronic engineering; Computer science; Electrical engineering; CMOS; Engineering; Operational amplifier","score_opus":0.026369495788767315,"score_gpt":0.2700723472531954,"score_spread":0.24370285146442808,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2811303036","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9524636,0.00020613745,0.046314403,0.0001240246,0.000006280584,0.000012531428,0.00007891494,0.00010041127,0.00069362647],"genre_scores_gemma":[0.9988054,0.00002198627,0.0010803846,0.000007996788,0.0000016176145,0.0000031871452,0.000016159007,0.0000050495796,0.000058193265],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983,0.000048639413,0.000011189721,0.0000341053,0.000053887212,0.000022094313],"domain_scores_gemma":[0.9988611,0.000753615,0.00017200355,0.000085059866,0.00010133905,0.00002688354],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036346444,0.00028351444,0.00021676364,0.0002430027,0.00016457181,0.00030775747,0.0005435984,0.0005326772,0.0005968866],"category_scores_gemma":[0.0022106974,0.00011617032,0.00022692888,0.00026003242,0.00039689234,0.00052886363,0.00021129847,0.00028451983,0.00007004108],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047369668,0.000088568384,0.046490505,0.00011763858,0.00004259571,0.000894657,0.0002541316,0.7348519,0.19905761,0.004302989,0.00023720785,0.013188436],"study_design_scores_gemma":[0.000009668633,0.00024266767,0.008034479,0.0000086985965,0.000017120869,0.0002851218,0.000050331397,0.9615363,0.027885096,0.0017866975,0.00013013229,0.000013598416],"about_ca_topic_score_codex":0.0017584724,"about_ca_topic_score_gemma":0.0031595146,"teacher_disagreement_score":0.0017584724,"about_ca_system_score_codex":0.0004379765,"about_ca_system_score_gemma":0.00024587204,"threshold_uncertainty_score":0.003496468},"labels":[],"label_agreement":null},{"id":"W2883454845","doi":"10.7939/r33b5wk5x","title":"A hierarchical diagnostic system for STUMPS-based BIST structures","year":2000,"lang":"en","type":"article","venue":"Library and Archives Canada (Government of Canada)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science","score_opus":0.0040339428573031915,"score_gpt":0.14798531893280284,"score_spread":0.14395137607549965,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2883454845","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056302924,0.00046973673,0.86723614,0.00015708468,0.00006892495,0.00050335214,0.0011680552,0.06984627,0.004247583],"genre_scores_gemma":[0.41007698,0.0001506079,0.5813268,0.0003084764,0.00003971955,0.0003075048,0.0018698268,0.0006978366,0.0052222],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999617,0.00005365637,0.00004311888,0.00008801721,0.0001491887,0.000048996615],"domain_scores_gemma":[0.9984255,0.0005289052,0.00013307633,0.00029906046,0.0005261098,0.00008741529],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006583761,0.0006958857,0.0005952158,0.0021497328,0.00055414176,0.0008389702,0.0015289488,0.00060789916,0.009273676],"category_scores_gemma":[0.001789183,0.00038043412,0.0003970132,0.000581844,0.00035816355,0.0009380459,0.00082018843,0.0005025338,0.0019713147],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011765374,0.00031240704,0.0055077844,0.0004249667,0.000100316785,0.00051318685,0.0002628296,0.024008185,0.12766914,0.006887163,0.015507073,0.81763047],"study_design_scores_gemma":[0.00023689198,0.0007452719,0.004218281,0.00009300423,0.00022022445,0.0005896595,0.00008880061,0.83950084,0.13099377,0.0073331925,0.015895404,0.00008465515],"about_ca_topic_score_codex":0.007031731,"about_ca_topic_score_gemma":0.013043736,"teacher_disagreement_score":0.009273676,"about_ca_system_score_codex":0.001023545,"about_ca_system_score_gemma":0.0014789165,"threshold_uncertainty_score":0.031023562},"labels":[],"label_agreement":null},{"id":"W2884770098","doi":"10.1109/ismvl.2018.00042","title":"A Spectral Algorithm for Ternary Function Classification","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Mathematics; Ternary operation; Equivalence (formal languages); Algorithm; Equivalence class (music); Function (biology); Discrete mathematics; Boolean function; Generalization; Partition (number theory); Sequence (biology); Combinatorics; Computer science; Mathematical analysis","score_opus":0.040749934234592416,"score_gpt":0.2651522234717381,"score_spread":0.2244022892371457,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2884770098","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0054820566,0.00014125934,0.98664236,0.00012930992,0.000076644945,0.00013649608,0.00022276412,0.0019554165,0.005213666],"genre_scores_gemma":[0.058651555,0.00014601211,0.9346603,0.00013343342,0.00007152277,0.00037201494,0.0011941951,0.00040626587,0.004364724],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984168,0.00027871723,0.0001797371,0.0003410261,0.0005828755,0.00020084843],"domain_scores_gemma":[0.9978289,0.00077105826,0.00013227065,0.0004503951,0.0007402992,0.000077067845],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010591052,0.001089247,0.0009943177,0.004146935,0.0017898304,0.0028302532,0.0015900643,0.0013074763,0.016018817],"category_scores_gemma":[0.007084236,0.0005175361,0.0011763043,0.0032507388,0.0010831882,0.0031291442,0.002228992,0.002071638,0.007654989],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022125355,0.00016887409,0.00067087525,0.00016001445,0.000030483978,0.000086795146,0.00018124768,0.026591275,0.0101402225,0.14051841,0.0140857585,0.80714494],"study_design_scores_gemma":[0.0001146897,0.00012679795,0.00042956497,0.00009071265,0.000030582938,0.0003501444,0.00018959295,0.61629957,0.018705491,0.32580316,0.03779511,0.00006456786],"about_ca_topic_score_codex":0.0020568145,"about_ca_topic_score_gemma":0.0022513866,"teacher_disagreement_score":0.016018817,"about_ca_system_score_codex":0.0015334082,"about_ca_system_score_gemma":0.00269019,"threshold_uncertainty_score":0.05358827},"labels":[],"label_agreement":null},{"id":"W2888951393","doi":"10.1007/978-3-319-98116-1_10","title":"Selection of Post-Silicon Hardware Assertions","year":2018,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Observability; Metric (unit); Computer engineering; Embedded system; Reliability engineering; Engineering; Mathematics","score_opus":0.025613626349799322,"score_gpt":0.2382943958833236,"score_spread":0.21268076953352427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2888951393","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0039034674,0.0128403725,0.12465837,0.0021705998,0.004151971,0.00014351516,0.00080652296,0.0014731622,0.8498519],"genre_scores_gemma":[0.06516683,0.020474138,0.062191743,0.0017676529,0.0020548475,0.00024036216,0.0024805109,0.0015624735,0.8440614],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99962735,0.000050640574,0.000023011407,0.00007488753,0.00019787504,0.000026226473],"domain_scores_gemma":[0.9993375,0.0003036858,0.000023920204,0.00007992503,0.00022494399,0.000029983463],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005849863,0.0009869138,0.0004059447,0.0018105832,0.0005951509,0.0018092558,0.0010762792,0.00058807887,0.059636675],"category_scores_gemma":[0.0014504422,0.00041613058,0.00049954746,0.0013878834,0.0009721238,0.003477854,0.0007770797,0.001660106,0.026543496],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007046624,0.000051082898,0.000088403256,0.00066637015,0.000007310755,0.00026728335,0.00025826387,0.0005795212,0.004167178,0.5348483,0.103665605,0.35533035],"study_design_scores_gemma":[0.0000127067615,0.00006209289,0.00016812827,0.00049846934,0.000013089892,0.00057235046,0.000094134935,0.0011550246,0.0059680226,0.15492764,0.83650976,0.000018550627],"about_ca_topic_score_codex":0.0003577443,"about_ca_topic_score_gemma":0.0008152984,"teacher_disagreement_score":0.059636675,"about_ca_system_score_codex":0.0009540907,"about_ca_system_score_gemma":0.0006443347,"threshold_uncertainty_score":0.19950455},"labels":[],"label_agreement":null},{"id":"W2889012745","doi":"10.1007/978-3-319-98116-1_8","title":"On-Chip Constrained-Random Stimuli Generation","year":2018,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Chip; Computer science; Telecommunications","score_opus":0.055304294151520106,"score_gpt":0.25117610983773003,"score_spread":0.19587181568620993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2889012745","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009901067,0.0017165649,0.9399899,0.00030527494,0.00034839558,0.00014706682,0.00031817154,0.0031789802,0.044094685],"genre_scores_gemma":[0.44096935,0.001886177,0.49949113,0.00081066234,0.00020687321,0.00042672912,0.0014268053,0.001344242,0.053438015],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965906,0.000071638475,0.000011070413,0.00006523467,0.00015646685,0.000036494148],"domain_scores_gemma":[0.999566,0.00020943876,0.000019886806,0.000109142165,0.000078343845,0.000017147031],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003093076,0.00074173877,0.000538091,0.00038672058,0.00021960594,0.00081355957,0.0017789892,0.000626802,0.018569823],"category_scores_gemma":[0.0010653087,0.00026542915,0.00044182723,0.0005344995,0.00047526113,0.0008050151,0.0009884721,0.0008644196,0.0033006368],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024994512,0.0000890934,0.00030171053,0.00061528967,0.000081064005,0.00022517887,0.0000864589,0.12164452,0.05521884,0.13540183,0.031429533,0.6546565],"study_design_scores_gemma":[0.0000704344,0.00018953049,0.00033805834,0.000117452975,0.000048993115,0.0005694171,0.000028037368,0.7698974,0.056247726,0.11118406,0.06125299,0.000055906774],"about_ca_topic_score_codex":0.00038478733,"about_ca_topic_score_gemma":0.0008905555,"teacher_disagreement_score":0.018569823,"about_ca_system_score_codex":0.00049515563,"about_ca_system_score_gemma":0.0004671098,"threshold_uncertainty_score":0.062122285},"labels":[],"label_agreement":null},{"id":"W2903626866","doi":"10.1109/fpl.2018.00020","title":"Automatic BRAM Testing for Robust Dynamic Voltage Scaling for FPGAs","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Voltage; Block (permutation group theory); Embedded system; Calibration; Power (physics); Computer hardware; Scaling; Electronic engineering; Real-time computing; Electrical engineering; Engineering; Mathematics","score_opus":0.050433059644577574,"score_gpt":0.28270679562717504,"score_spread":0.23227373598259748,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2903626866","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15374936,0.0004620641,0.82428545,0.00019185815,0.00008789345,0.00019129581,0.00020777383,0.016231814,0.0045925356],"genre_scores_gemma":[0.78156716,0.000109901215,0.21498539,0.00015601412,0.000026469877,0.00012668603,0.0002287329,0.00071662606,0.0020830748],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99861157,0.00032228438,0.0000711988,0.0002476419,0.000631923,0.00011536138],"domain_scores_gemma":[0.99703145,0.0014675894,0.00043575538,0.0006491207,0.0003660739,0.000050048846],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007477176,0.0008406558,0.00036315012,0.0009966409,0.00024382773,0.00052984396,0.0014334025,0.00036756048,0.0037276538],"category_scores_gemma":[0.0039344374,0.0003624126,0.0002141359,0.00037043603,0.0005072525,0.00083303463,0.00050672336,0.0005873767,0.0005447317],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045434685,0.00016623756,0.0044229575,0.000351292,0.000038924212,0.00034363294,0.00028923855,0.03515229,0.52833545,0.007848164,0.0030248424,0.41957262],"study_design_scores_gemma":[0.00008818641,0.0008347495,0.0031447357,0.00007012566,0.000023228738,0.0007014295,0.000072615614,0.32419837,0.65494853,0.004172685,0.011681393,0.00006402258],"about_ca_topic_score_codex":0.00053697894,"about_ca_topic_score_gemma":0.0010909733,"teacher_disagreement_score":0.0037276538,"about_ca_system_score_codex":0.0005854177,"about_ca_system_score_gemma":0.0005460282,"threshold_uncertainty_score":0.012470186},"labels":[],"label_agreement":null},{"id":"W2903881552","doi":"10.1109/fpl.2018.00079","title":"Machine-Learning Based Congestion Estimation for Modern FPGAs","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Router; Computer science; Field-programmable gate array; Routing (electronic design automation); Estimation; Artificial intelligence; Machine learning; Embedded system; Computer network; Engineering","score_opus":0.026851724384865164,"score_gpt":0.2616475089000211,"score_spread":0.23479578451515593,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2903881552","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12708655,0.0006616528,0.868984,0.00025547383,0.00005253992,0.000039616494,0.000096104115,0.0016696953,0.0011544432],"genre_scores_gemma":[0.94684976,0.00017900504,0.05124962,0.00004882068,0.000027788177,0.000036342848,0.00011339311,0.00006706906,0.0014282285],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996505,0.00008037328,0.000017678865,0.00008847007,0.000101613834,0.00006144194],"domain_scores_gemma":[0.9988438,0.0005827384,0.00020380333,0.00010779823,0.00021525798,0.000046466666],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006875972,0.0009478421,0.0006209793,0.00070081133,0.00033150546,0.0005767008,0.00087226735,0.000611748,0.0013518404],"category_scores_gemma":[0.00278109,0.0003819178,0.0003455247,0.0004817427,0.00042106866,0.0011920626,0.00044059136,0.0008795182,0.00023153052],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040814466,0.000018776469,0.0013376584,0.000013659041,0.000013076026,0.000030637762,0.000007946508,0.9699434,0.0014452352,0.0005551016,0.00031704974,0.026276637],"study_design_scores_gemma":[0.0000011189406,0.000010398525,0.00013547824,0.0000010267185,0.000001680431,0.0000056278177,0.000001089769,0.9990257,0.0003799955,0.00038614194,0.00005008424,0.0000015942168],"about_ca_topic_score_codex":0.0062999423,"about_ca_topic_score_gemma":0.0065633846,"teacher_disagreement_score":0.0062999423,"about_ca_system_score_codex":0.0010778522,"about_ca_system_score_gemma":0.0008292845,"threshold_uncertainty_score":0.012526572},"labels":[],"label_agreement":null},{"id":"W2904651897","doi":"10.1109/fpl.2018.00076","title":"An FPGA Overlay Architecture Supporting Rapid Implementation of Functional Changes during On-Chip Debug","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Overlay; Embedded system; Computer science; Field-programmable gate array; Observability; Background debug mode interface; Overhead (engineering); Design flow; Computer architecture; Control flow; High-level synthesis; Chip; System on a chip; Computer hardware; Operating system","score_opus":0.025278960230127455,"score_gpt":0.2877244289601373,"score_spread":0.26244546873000985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2904651897","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28064263,0.0005812052,0.66577995,0.00029610156,0.00021580237,0.00035190172,0.0003757628,0.03662797,0.015128687],"genre_scores_gemma":[0.7971988,0.00016370688,0.19675444,0.0001233607,0.000047676276,0.00011662951,0.0003121601,0.00027173842,0.005011478],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99965787,0.00007391384,0.00002976949,0.00006913169,0.000110905356,0.0000583445],"domain_scores_gemma":[0.99918765,0.00018676787,0.00009677117,0.0002955806,0.00015336508,0.00007992089],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040552797,0.00048687807,0.00028590963,0.0008413205,0.00032288994,0.0005213793,0.0011268723,0.00042474695,0.0052221664],"category_scores_gemma":[0.0013412909,0.00027883027,0.00020875389,0.00040157133,0.0003651174,0.0010882652,0.00082064926,0.00050491653,0.0008337871],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0025009445,0.00060209166,0.008344798,0.0005244027,0.0001282269,0.0014156289,0.0006205821,0.06473485,0.3742908,0.01777695,0.01828208,0.51077867],"study_design_scores_gemma":[0.00036117132,0.0029695784,0.008582564,0.000078236175,0.00021843729,0.0016630635,0.00016201762,0.6573939,0.26559326,0.00687428,0.055957876,0.0001456454],"about_ca_topic_score_codex":0.0017967751,"about_ca_topic_score_gemma":0.003356181,"teacher_disagreement_score":0.0052221664,"about_ca_system_score_codex":0.00050401106,"about_ca_system_score_gemma":0.0005847867,"threshold_uncertainty_score":0.017469883},"labels":[],"label_agreement":null},{"id":"W2905522727","doi":"10.1145/3241045","title":"Rapid Triggering Capability Using an Adaptive Overlay during FPGA Debug","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; Field-programmable gate array; Overlay; Embedded system; Background debug mode interface; Computer hardware; Electronic circuit; Computer architecture; Operating system; Engineering","score_opus":0.05556856255126132,"score_gpt":0.2667102895176049,"score_spread":0.21114172696634356,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2905522727","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.56425345,0.00028891905,0.42548957,0.00009220327,0.000059486414,0.000112460286,0.00007208401,0.0057028667,0.003928995],"genre_scores_gemma":[0.9297236,0.00006389481,0.06930817,0.000020265634,0.000008363498,0.000021179889,0.000042696505,0.00008394955,0.00072797964],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975866,0.00004141045,0.000016997601,0.00005112796,0.00006596339,0.00006580882],"domain_scores_gemma":[0.99944276,0.00016034594,0.00008305187,0.00020887182,0.000060400664,0.00004451644],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023141332,0.0005023815,0.00021891105,0.0005040889,0.00024927175,0.00042601695,0.00055512873,0.00025511195,0.0014152196],"category_scores_gemma":[0.0011679288,0.00015450429,0.00014110774,0.00028377917,0.00029847052,0.0008471064,0.0007730489,0.00030098628,0.00021175086],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008728723,0.00013860583,0.008150114,0.00018444093,0.00003469259,0.0008006849,0.0004927646,0.054928023,0.6306142,0.006510606,0.0015197264,0.2957533],"study_design_scores_gemma":[0.00006956221,0.0011620683,0.0058972193,0.000028726718,0.00006540126,0.0011910159,0.00021827297,0.35702452,0.6191289,0.0035388495,0.011623975,0.000051466977],"about_ca_topic_score_codex":0.00042245147,"about_ca_topic_score_gemma":0.00076405023,"teacher_disagreement_score":0.0014152196,"about_ca_system_score_codex":0.00024966634,"about_ca_system_score_gemma":0.000307854,"threshold_uncertainty_score":0.004734397},"labels":[],"label_agreement":null},{"id":"W2906644324","doi":"10.1109/tcad.2018.2889764","title":"Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Benchmark (surveying); Sensitivity (control systems); Computer science; Parametric statistics; Nonparametric statistics; Process variation; Electronic circuit; Speedup; Algorithm; Statistics; Process (computing); Mathematics; Electronic engineering; Engineering; Parallel computing","score_opus":0.043919346662045056,"score_gpt":0.26113044759375326,"score_spread":0.2172111009317082,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2906644324","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005818647,0.00006088121,0.9933333,0.000029468121,0.0000050572007,0.00002552234,0.000025290972,0.00033484475,0.00036705044],"genre_scores_gemma":[0.5754285,0.00020053187,0.42246526,0.00010028627,0.00004801959,0.0003005326,0.00025154193,0.00017041316,0.0010348844],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971585,0.0012410025,0.00015632393,0.00036650902,0.00091567816,0.00016202203],"domain_scores_gemma":[0.9905376,0.007005011,0.0007787755,0.00096741586,0.0006460187,0.00006525484],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0035779285,0.0012384882,0.0010179324,0.0021828192,0.0004189708,0.0007496189,0.00092252553,0.00076998124,0.001929437],"category_scores_gemma":[0.015717283,0.00046298516,0.0014723619,0.0009470861,0.0008911429,0.0011131136,0.0011419251,0.0011881872,0.00039782096],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012952859,0.00007359218,0.0032669322,0.00016484,0.00016919398,0.0002646177,0.00011742783,0.73943806,0.03289406,0.04140538,0.00068813143,0.18138826],"study_design_scores_gemma":[0.0000047566386,0.00004028429,0.00040228106,0.000007144975,0.0000123993905,0.000064101194,0.000008530604,0.98314524,0.0061995955,0.009730274,0.00037414132,0.000011355253],"about_ca_topic_score_codex":0.0015611611,"about_ca_topic_score_gemma":0.0012408309,"teacher_disagreement_score":0.0035779285,"about_ca_system_score_codex":0.000713145,"about_ca_system_score_gemma":0.0010587379,"threshold_uncertainty_score":0.01892215},"labels":[],"label_agreement":null},{"id":"W2909579999","doi":"10.48550/arxiv.1901.02479","title":"Non-uniform covering array with symmetric forbidden edge constraints","year":2019,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Generalization; Conjecture; Combinatorics; Enhanced Data Rates for GSM Evolution; Mathematics; Graph; Constraint (computer-aided design); Context (archaeology); Computer science; Algorithm; Geometry; Mathematical analysis; Telecommunications","score_opus":0.052216595484863126,"score_gpt":0.17765356591211512,"score_spread":0.125436970427252,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2909579999","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4893254,0.0001883013,0.48788393,0.00054688985,0.000055037104,0.000106197935,0.0005852166,0.0009357284,0.020373262],"genre_scores_gemma":[0.931393,0.00008186515,0.06571246,0.00015188896,0.000023736782,0.00006368409,0.000466555,0.000094718314,0.0020120523],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9975157,0.00063691544,0.00016699506,0.00055004907,0.0007258322,0.0004045856],"domain_scores_gemma":[0.9916712,0.0039445446,0.0011377971,0.002259417,0.0007134276,0.0002735844],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008713212,0.00051012856,0.0004589717,0.00050950074,0.000516464,0.0011217032,0.001032964,0.00067704805,0.0024797348],"category_scores_gemma":[0.0072878283,0.00036528552,0.00051378284,0.0009804561,0.001169581,0.0021063345,0.001048299,0.00082665967,0.00033253705],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00068256934,0.0002742502,0.014677203,0.0004117743,0.00015627847,0.0026277285,0.00042327883,0.3500567,0.11082933,0.3726779,0.0063761375,0.14080693],"study_design_scores_gemma":[0.00007079993,0.00032349813,0.0030094546,0.00004133963,0.00008651778,0.001643623,0.00020468478,0.636366,0.08606859,0.26127312,0.010861282,0.000051150506],"about_ca_topic_score_codex":0.0010586401,"about_ca_topic_score_gemma":0.0013636688,"teacher_disagreement_score":0.0024797348,"about_ca_system_score_codex":0.00059113454,"about_ca_system_score_gemma":0.00071866537,"threshold_uncertainty_score":0.008295536},"labels":[],"label_agreement":null},{"id":"W2911181738","doi":"10.1002/jcd.21671","title":"On the structure of small strength‐2 covering arrays","year":2019,"lang":"en","type":"preprint","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; University of Regina","funders":"Natural Sciences and Engineering Research Council of Canada; Agence Nationale de la Recherche","keywords":"Combinatorics; Alphabet; Mathematics; Conjecture; Constructive; Upper and lower bounds; Discrete mathematics; Computer science; Mathematical analysis","score_opus":0.03640273383186182,"score_gpt":0.24397679166309294,"score_spread":0.20757405783123112,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2911181738","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.71271735,0.00056489964,0.25912648,0.00061488745,0.00006979715,0.000090012596,0.00075479865,0.00046462813,0.025597107],"genre_scores_gemma":[0.96470934,0.00020378028,0.030758778,0.0001624159,0.00007439688,0.0001263534,0.00053296017,0.00008805642,0.0033437498],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99904937,0.00024797735,0.00006504224,0.000168835,0.00027811588,0.00019065815],"domain_scores_gemma":[0.99329007,0.0041070017,0.00096115854,0.00064169086,0.00064014207,0.00035996764],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00055478705,0.00037611477,0.000531222,0.0009814383,0.0006151273,0.0014881196,0.00059147604,0.0007099271,0.0047896565],"category_scores_gemma":[0.0064321547,0.00048553172,0.00027748386,0.0011692317,0.00096334494,0.0017164064,0.0011910655,0.00067537476,0.0006402703],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00065680634,0.00013899837,0.0083599975,0.00032888126,0.000065687615,0.00095858035,0.00073704886,0.2040125,0.0821419,0.61563337,0.0076818075,0.07928436],"study_design_scores_gemma":[0.00007179819,0.00027630862,0.0030415393,0.000059273774,0.000030776413,0.00087612204,0.00026590086,0.42250276,0.029527035,0.53057235,0.012716596,0.000059554422],"about_ca_topic_score_codex":0.0002932221,"about_ca_topic_score_gemma":0.0002668249,"teacher_disagreement_score":0.0047896565,"about_ca_system_score_codex":0.00048927986,"about_ca_system_score_gemma":0.000345939,"threshold_uncertainty_score":0.01602298},"labels":[],"label_agreement":null},{"id":"W2915034041","doi":"10.1109/mtv.2006.1","title":"Abstraction and Refinement Techniques in Automated Design Debugging","year":2006,"lang":"en","type":"article","venue":"Proceedings","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Programming language; Abstraction; Software engineering; Algorithmic program debugging","score_opus":0.015265248971015694,"score_gpt":0.2329327118650491,"score_spread":0.2176674628940334,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2915034041","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002125508,0.0005858479,0.99586654,0.00014013115,0.000016365804,0.000043606367,0.000015611924,0.00068532286,0.0005210264],"genre_scores_gemma":[0.12758513,0.0013899538,0.86929977,0.0001498398,0.00007101001,0.00017745214,0.0001089635,0.00021212493,0.0010058181],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9896926,0.004902691,0.00070851686,0.001035199,0.0031301712,0.0005309137],"domain_scores_gemma":[0.98068935,0.01161167,0.0013403512,0.004756979,0.0014228774,0.00017880306],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.008697695,0.0012771788,0.0012313301,0.0025308044,0.0008656411,0.0015745484,0.0025061774,0.0013536485,0.0019198696],"category_scores_gemma":[0.025132518,0.0012392398,0.0016108052,0.0022992997,0.003102645,0.005137232,0.0031935119,0.0034998034,0.0007910516],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028361627,0.00009523831,0.001599486,0.0007280691,0.000119872595,0.0003663436,0.0010624018,0.147102,0.013075436,0.2847011,0.0032447206,0.54762167],"study_design_scores_gemma":[0.00014159808,0.00024676853,0.00059292465,0.00034858464,0.00013383372,0.0004944522,0.00014912101,0.52981436,0.022714887,0.4210369,0.024220426,0.00010607948],"about_ca_topic_score_codex":0.002705016,"about_ca_topic_score_gemma":0.0019982355,"teacher_disagreement_score":0.008697695,"about_ca_system_score_codex":0.0011443817,"about_ca_system_score_gemma":0.0018458017,"threshold_uncertainty_score":0.045998335},"labels":[],"label_agreement":null},{"id":"W2919650509","doi":"10.4271/2018-36-0171","title":"A method to calculate hardware in the loop applications representativeness","year":2018,"lang":"en","type":"article","venue":"SAE technical papers on CD-ROM/SAE technical paper series","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Chrysler (Canada)","funders":"","keywords":"Representativeness heuristic; Computer science; Loop (graph theory); Computer architecture; Mathematics; Statistics","score_opus":0.02989270755504704,"score_gpt":0.32447910367979393,"score_spread":0.2945863961247469,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2919650509","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023170651,0.000100975514,0.99542964,0.000016033411,0.000024667854,0.000039647213,0.000051142233,0.0010834332,0.0009374383],"genre_scores_gemma":[0.17214088,0.0003933943,0.8185335,0.00008108895,0.00007631207,0.00047218116,0.00067346613,0.00093667157,0.0066924943],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99873,0.00019190347,0.00007525326,0.00028679724,0.00064831815,0.00006772085],"domain_scores_gemma":[0.99823475,0.00074192433,0.000184143,0.00021716372,0.0005785397,0.000043433327],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007637572,0.0011314076,0.00061431003,0.002574169,0.00045635397,0.0011433717,0.0010203808,0.000938163,0.0074345875],"category_scores_gemma":[0.0046984972,0.0004356428,0.0010514606,0.0011869583,0.0005298652,0.0010617934,0.00085142965,0.0011599477,0.0029173184],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002149413,0.00013229458,0.0036480585,0.0007385699,0.00012682256,0.00029932056,0.00045154413,0.2141057,0.116403215,0.026018849,0.005390684,0.63246995],"study_design_scores_gemma":[0.000019788344,0.00015885278,0.0023739324,0.000068375506,0.000052877625,0.00047709633,0.00008655616,0.93048984,0.037306983,0.009262899,0.019645032,0.000057731904],"about_ca_topic_score_codex":0.002096197,"about_ca_topic_score_gemma":0.0016034509,"teacher_disagreement_score":0.0074345875,"about_ca_system_score_codex":0.0005442169,"about_ca_system_score_gemma":0.00084765657,"threshold_uncertainty_score":0.02487111},"labels":[],"label_agreement":null},{"id":"W2943701400","doi":"10.1109/icm.2018.8704099","title":"Approximation-Conscious IC Testing","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Automatic test pattern generation; Reliability engineering; Process (computing); Fault (geology); Fault coverage; Test (biology); Algorithm; Fault tolerance; Computer engineering; Electronic circuit; Distributed computing; Engineering","score_opus":0.03771221877682106,"score_gpt":0.24605312383549896,"score_spread":0.20834090505867792,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2943701400","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07381898,0.000562927,0.9177158,0.00032933778,0.00003892985,0.00011269207,0.00012036345,0.0021861359,0.00511483],"genre_scores_gemma":[0.85224193,0.0002195596,0.14558277,0.00020878403,0.000039609495,0.000081382925,0.00027107933,0.00009701639,0.0012578584],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988386,0.00023140319,0.0000671072,0.0001751619,0.0005105505,0.00017716717],"domain_scores_gemma":[0.9979419,0.000723888,0.00021740996,0.0007360035,0.00029621777,0.00008452637],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00061193894,0.00055894133,0.0007918001,0.00085867435,0.00040638924,0.0011053698,0.0012477837,0.0006586981,0.0014624295],"category_scores_gemma":[0.0037537194,0.00023334133,0.0006429992,0.00078779197,0.0011704192,0.0013084711,0.0010883631,0.00086679996,0.00036884114],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007910854,0.00016801278,0.00926326,0.0003152728,0.000091922506,0.00035394952,0.0004061815,0.3925454,0.067601144,0.12415405,0.0034060671,0.40090364],"study_design_scores_gemma":[0.000022472477,0.00023214982,0.0011200362,0.000021497319,0.00003827764,0.0002632705,0.000027887256,0.9369153,0.020224204,0.038304478,0.0028103127,0.000020203744],"about_ca_topic_score_codex":0.0018435234,"about_ca_topic_score_gemma":0.0018420395,"teacher_disagreement_score":0.0018435234,"about_ca_system_score_codex":0.0010154495,"about_ca_system_score_gemma":0.001130912,"threshold_uncertainty_score":0.0073676705},"labels":[],"label_agreement":null},{"id":"W2967974643","doi":"10.1145/3337930","title":"Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Router; Field-programmable gate array; Overhead (engineering); Machine learning; Routing (electronic design automation); Artificial intelligence; Parallel computing; Embedded system; Computer network; Operating system","score_opus":0.02643159447038476,"score_gpt":0.2736213146217128,"score_spread":0.24718972015132804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2967974643","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026180528,0.00027850998,0.9707879,0.00016227645,0.000041970954,0.000036357455,0.00005665082,0.001689702,0.0007660774],"genre_scores_gemma":[0.704444,0.00031023877,0.29114422,0.00013350986,0.00009333736,0.0001129869,0.00023153711,0.00017350657,0.0033567257],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996006,0.00008012062,0.000024761792,0.000115231844,0.00012319766,0.000056095232],"domain_scores_gemma":[0.9986248,0.0006326175,0.00025348747,0.00015913963,0.00028270477,0.000047321726],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069636136,0.0011228209,0.00063280057,0.0008608872,0.00033880596,0.00064457854,0.001327937,0.00072027976,0.0018468624],"category_scores_gemma":[0.0026378615,0.00044362873,0.0005048277,0.0006554558,0.00038843826,0.0013214458,0.00048785176,0.0012137954,0.00042236314],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006215496,0.000067984576,0.0019870335,0.00003266624,0.000033119104,0.00004205098,0.000020909083,0.87098444,0.002756589,0.0014878924,0.0009388069,0.1215864],"study_design_scores_gemma":[0.0000018849132,0.000012478867,0.000121808414,0.0000015597149,0.0000025589704,0.000007504581,0.0000015656268,0.9986186,0.0005594081,0.0005648981,0.00010516305,0.0000025930487],"about_ca_topic_score_codex":0.0061665103,"about_ca_topic_score_gemma":0.0086137075,"teacher_disagreement_score":0.0061665103,"about_ca_system_score_codex":0.0010044164,"about_ca_system_score_gemma":0.001100883,"threshold_uncertainty_score":0.0122612715},"labels":[],"label_agreement":null},{"id":"W2983111368","doi":"10.1109/19.850413","title":"Test-set embedding based on width compression for mixed-mode BIST","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Built-in self-test; Benchmark (surveying); Test compression; Automatic test pattern generation; Test set; Embedding; Computer science; Electronic circuit; Set (abstract data type); Generator (circuit theory); Fault coverage; Algorithm; Embedded system; Engineering; Power (physics); Electrical engineering; Artificial intelligence","score_opus":0.0457004106535924,"score_gpt":0.2923379471462614,"score_spread":0.24663753649266898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2983111368","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36290166,0.0006102628,0.62947774,0.00028724206,0.0000873245,0.00017061146,0.00010873805,0.002410702,0.003945626],"genre_scores_gemma":[0.83666366,0.00008791762,0.16195475,0.00012314388,0.000032723026,0.000094521834,0.000103868384,0.00008910162,0.0008503672],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997844,0.000045866265,0.000016649186,0.000038809656,0.00009230888,0.000021825625],"domain_scores_gemma":[0.9991949,0.000335722,0.000121692414,0.00019433453,0.00011944661,0.000033866127],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023398652,0.0004182168,0.00019339306,0.0004448703,0.0001423588,0.00026253777,0.0006829912,0.00033557368,0.0010716262],"category_scores_gemma":[0.00095045875,0.00014822198,0.00014351514,0.00032649585,0.00039745096,0.0006971157,0.00043774713,0.00041584208,0.00023342812],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006519241,0.00016623746,0.0022601732,0.00021127723,0.00004036767,0.0004294591,0.00008785239,0.023498911,0.65933347,0.024031568,0.0011534998,0.28813532],"study_design_scores_gemma":[0.0001080716,0.0017031246,0.0011658823,0.000025250381,0.00004536049,0.0012102857,0.000018721286,0.30087084,0.6834726,0.00652575,0.004818773,0.00003535938],"about_ca_topic_score_codex":0.00008364307,"about_ca_topic_score_gemma":0.00023036457,"teacher_disagreement_score":0.0010716262,"about_ca_system_score_codex":0.00019890699,"about_ca_system_score_gemma":0.00020043194,"threshold_uncertainty_score":0.003584981},"labels":[],"label_agreement":null},{"id":"W2983928186","doi":"10.1109/imtc.1999.776985","title":"Space compression revisited","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Overhead (engineering); Built-in self-test; Computer science; Very-large-scale integration; Algorithm; Benchmark (surveying); Combinational logic; Fault coverage; Electronic circuit; Computer engineering; Parallel computing; Logic gate; Engineering; Embedded system","score_opus":0.021901531372691373,"score_gpt":0.24298477976361227,"score_spread":0.2210832483909209,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2983928186","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05334777,0.026775436,0.7322508,0.00864842,0.0015245769,0.00019626568,0.0002911584,0.00080993347,0.17615572],"genre_scores_gemma":[0.7233657,0.01917988,0.18732725,0.0039114673,0.0028119828,0.0003660621,0.0004297507,0.00037023125,0.06223775],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99896514,0.00018579338,0.0000697233,0.00021430683,0.00047437212,0.0000908052],"domain_scores_gemma":[0.9981901,0.0009820282,0.00011302131,0.00035780898,0.00030184665,0.00005510368],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007761166,0.0005632401,0.00046826177,0.0012047752,0.0006763712,0.0018315667,0.0011306464,0.0011622112,0.009743242],"category_scores_gemma":[0.0040597403,0.00025172214,0.0006356836,0.0015382752,0.0027154721,0.005375601,0.0017184068,0.0018691941,0.00149753],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013500327,0.000032265292,0.0006903711,0.00025046756,0.0000254966,0.0002868127,0.00032481825,0.012778233,0.005058091,0.7551334,0.004459478,0.22082555],"study_design_scores_gemma":[0.00006775523,0.0004100775,0.000874264,0.00031163823,0.00005715468,0.0032666854,0.00034389098,0.06613414,0.024304908,0.6669093,0.23724037,0.00007996417],"about_ca_topic_score_codex":0.0007731609,"about_ca_topic_score_gemma":0.00056814763,"teacher_disagreement_score":0.009743242,"about_ca_system_score_codex":0.000997646,"about_ca_system_score_gemma":0.0007667131,"threshold_uncertainty_score":0.032594383},"labels":[],"label_agreement":null},{"id":"W2984063366","doi":"10.1109/imtc.2000.846855","title":"An adaptive path selection method for delay testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computerized adaptive testing; Path (computing); Computer science; Test (biology); SIGNAL (programming language); Selection (genetic algorithm); Control theory (sociology); Algorithm; Artificial intelligence; Mathematics","score_opus":0.08267408083357991,"score_gpt":0.2944154221906147,"score_spread":0.21174134135703476,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2984063366","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00912974,0.00018819049,0.9893215,0.00005034536,0.00004709107,0.000044713655,0.000027581087,0.00064972293,0.00054115005],"genre_scores_gemma":[0.21158849,0.00028012905,0.7850906,0.00009359456,0.000107178435,0.00013813579,0.00012901508,0.00008985531,0.002482992],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994832,0.00010921913,0.000020628959,0.00012588511,0.0002307248,0.000030346067],"domain_scores_gemma":[0.9992149,0.00035320708,0.00007466342,0.00010345033,0.00022177618,0.000031971806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036633504,0.0005647126,0.00032689577,0.00078449136,0.00023536415,0.00030592733,0.00076147716,0.00038009085,0.0015924263],"category_scores_gemma":[0.0012836227,0.0001522052,0.00030978452,0.0006003873,0.00037085774,0.0006278304,0.00037880507,0.0006123404,0.00033971173],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002805216,0.000088913795,0.0013959312,0.0001474111,0.00005779323,0.00020470534,0.00009764507,0.034001645,0.15278532,0.012674427,0.0022228493,0.7960429],"study_design_scores_gemma":[0.00016105085,0.00087030686,0.002358045,0.000023727063,0.00011590017,0.0016643555,0.000040410276,0.846488,0.10740567,0.014650946,0.02612131,0.00010033309],"about_ca_topic_score_codex":0.0007762471,"about_ca_topic_score_gemma":0.0009810737,"teacher_disagreement_score":0.0015924263,"about_ca_system_score_codex":0.00028698647,"about_ca_system_score_gemma":0.00045460943,"threshold_uncertainty_score":0.0053272247},"labels":[],"label_agreement":null},{"id":"W2988701837","doi":"10.1109/tim.2005.855093","title":"A built-in self-testing method for embedded multiport memory arrays","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Interfacing; Serial port; Computer science; Embedded system; Serial communication; Port (circuit theory); Overhead (engineering); Computer hardware; Fault (geology); Semiconductor memory; Engineering; Electronic engineering; Operating system","score_opus":0.07208465799316416,"score_gpt":0.30291593363785896,"score_spread":0.2308312756446948,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2988701837","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02713887,0.00016371765,0.9677674,0.00010634299,0.00006495324,0.00007667636,0.000027317077,0.0014082548,0.0032464745],"genre_scores_gemma":[0.341198,0.00018232496,0.6518462,0.000114223316,0.00004211232,0.00016629495,0.00011445492,0.00016997878,0.0061664917],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973637,0.000057184014,0.000015513771,0.000042100797,0.00012988207,0.000018883884],"domain_scores_gemma":[0.99952245,0.00012050148,0.000045282188,0.00014271172,0.00014620254,0.000022826362],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002265607,0.00037632528,0.00022282539,0.00054730556,0.00029990956,0.0003398037,0.00080179056,0.00028772207,0.0023221127],"category_scores_gemma":[0.0009440608,0.00016970777,0.0002959303,0.00033346916,0.00041587278,0.0007761794,0.0003388557,0.0004251589,0.0003771197],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025240117,0.00015558352,0.0022444434,0.00020053635,0.000052305346,0.00038449385,0.00021917663,0.02383926,0.24003549,0.057897467,0.0030951737,0.6716237],"study_design_scores_gemma":[0.00007793316,0.0008550782,0.0016278255,0.00003578727,0.000061864936,0.002376076,0.000052993357,0.5037568,0.43132553,0.01847079,0.04130081,0.00005841468],"about_ca_topic_score_codex":0.00042121738,"about_ca_topic_score_gemma":0.00058200373,"teacher_disagreement_score":0.0023221127,"about_ca_system_score_codex":0.00028255244,"about_ca_system_score_gemma":0.00032961965,"threshold_uncertainty_score":0.0077682137},"labels":[],"label_agreement":null},{"id":"W2998594652","doi":"10.1007/s10836-019-05832-w","title":"Multi-PVT-Point Analysis and Comparison of Recent Small-Delay Defect Quality Metrics","year":2019,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Quality (philosophy); Reliability engineering; Point (geometry); Computer science; Mathematics; Engineering; Physics; Geometry","score_opus":0.089299062747093,"score_gpt":0.33709499259028486,"score_spread":0.24779592984319188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2998594652","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4991332,0.008804457,0.48433077,0.0002701321,0.00010875019,0.00006354641,0.0006875275,0.0028069264,0.0037946724],"genre_scores_gemma":[0.9652516,0.00066765276,0.03240655,0.000019708554,0.00004524556,0.000019863695,0.00053525576,0.00013549386,0.00091860676],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991416,0.00015256605,0.00005702673,0.00014377595,0.00045466176,0.00005040382],"domain_scores_gemma":[0.9918888,0.003702236,0.00094160205,0.00060087943,0.0027178891,0.00014855941],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016177332,0.00071834563,0.0005183003,0.0060084546,0.00017980259,0.00070255966,0.0012966581,0.0005740908,0.0017803591],"category_scores_gemma":[0.005742183,0.00014746045,0.0006811481,0.00296366,0.00030610326,0.0014004817,0.00036799663,0.00036901628,0.00020528446],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001024299,0.0001970527,0.027098011,0.0007955114,0.00042768047,0.00023720224,0.00017645574,0.2852315,0.044827968,0.010644799,0.0031391587,0.6262003],"study_design_scores_gemma":[0.000033107528,0.00071774086,0.023083003,0.000042379394,0.00013931494,0.00045606226,0.000043493594,0.94712365,0.022787288,0.0033104753,0.002211411,0.00005203139],"about_ca_topic_score_codex":0.0013353423,"about_ca_topic_score_gemma":0.0014706749,"teacher_disagreement_score":0.0060084546,"about_ca_system_score_codex":0.00079782505,"about_ca_system_score_gemma":0.00028513843,"threshold_uncertainty_score":0.008555472},"labels":[],"label_agreement":null},{"id":"W3011074760","doi":"10.1109/mtv48867.2019.00009","title":"Expediting Design Bug Discovery in Regressions of x86 Processors Using Machine Learning","year":2019,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Debugging; Computer science; Expediting; x86; Leverage (statistics); Overhead (engineering); Embedded system; Software bug; Operating system; Machine learning; Engineering; Software","score_opus":0.04276156810023777,"score_gpt":0.2631641248513293,"score_spread":0.22040255675109152,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3011074760","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6440842,0.00042518834,0.3330164,0.00020214742,0.00002450975,0.00013114177,0.00029210703,0.02041305,0.001411283],"genre_scores_gemma":[0.8292824,0.00007454304,0.16908285,0.00005809859,0.000006423048,0.000050324423,0.00033632552,0.00019970526,0.0009092488],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995963,0.00013101455,0.00002487788,0.00010347985,0.00010487343,0.00003944228],"domain_scores_gemma":[0.9958527,0.002842145,0.00058918836,0.00032924322,0.00033531553,0.000051318984],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006821602,0.0006834375,0.00037239958,0.0009936715,0.00020489628,0.00030608723,0.00069749943,0.00045346247,0.0012216874],"category_scores_gemma":[0.005275048,0.0002611913,0.00040750258,0.00038985055,0.00024073353,0.00061773206,0.00035991243,0.00055039435,0.00031641487],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005316434,0.0005361029,0.05338907,0.00021351919,0.00014713504,0.00043298028,0.00019583796,0.3623499,0.08985569,0.0010535794,0.0021319985,0.4891626],"study_design_scores_gemma":[0.000009586219,0.00012716225,0.0033042252,0.0000063043026,0.000011020293,0.0000613959,0.000013914411,0.97777766,0.018000862,0.00035596476,0.00032493297,0.000006813028],"about_ca_topic_score_codex":0.002754904,"about_ca_topic_score_gemma":0.0040466203,"teacher_disagreement_score":0.002754904,"about_ca_system_score_codex":0.00032831213,"about_ca_system_score_gemma":0.0006705965,"threshold_uncertainty_score":0.005477786},"labels":[],"label_agreement":null},{"id":"W3012304726","doi":"10.82308/26581","title":"Analog and mixed-signal test methods using on-chip embedded test cores","year":2002,"lang":"en","type":"article","venue":"eScholarship@McGill (McGill)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems; Natural Sciences and Engineering Research Council of Canada; McGill University","keywords":"Test (biology); Chip; Computer science; Test method; SIGNAL (programming language); Embedded system; Computer hardware; Statistics; Mathematics; Geology; Telecommunications","score_opus":0.05669299869793447,"score_gpt":0.28099629713263125,"score_spread":0.22430329843469676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3012304726","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054266684,0.0014009967,0.93681735,0.00006470814,0.00013077437,0.00026992802,0.000080418984,0.0011559562,0.005813276],"genre_scores_gemma":[0.5102562,0.0005533073,0.4842862,0.00015197997,0.00006581853,0.00028908305,0.00012570979,0.000118783566,0.0041530873],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99907136,0.00019143778,0.00005382455,0.00012955996,0.00050160097,0.00005214785],"domain_scores_gemma":[0.9989058,0.00033004888,0.00019697878,0.0002401262,0.0002793949,0.000047761012],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006514368,0.00052767125,0.00036129405,0.000807499,0.00014948065,0.000802251,0.001121709,0.0005364387,0.0018277132],"category_scores_gemma":[0.0015823753,0.00019857897,0.00022557135,0.0005241482,0.00055949116,0.0008214039,0.00060075364,0.00044014913,0.0004279352],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033749337,0.00019024621,0.0021441362,0.0006745367,0.00007877882,0.00028731333,0.00016539724,0.011741751,0.6646414,0.020811249,0.00077859877,0.29814923],"study_design_scores_gemma":[0.00008197993,0.0024458433,0.0029432948,0.00010021866,0.00007495402,0.0011662341,0.00007028638,0.15157415,0.818359,0.0033455626,0.0197728,0.00006573541],"about_ca_topic_score_codex":0.0002274403,"about_ca_topic_score_gemma":0.0004129339,"teacher_disagreement_score":0.0018277132,"about_ca_system_score_codex":0.00040756652,"about_ca_system_score_gemma":0.0003521476,"threshold_uncertainty_score":0.006114304},"labels":[],"label_agreement":null},{"id":"W3048587360","doi":"10.1201/9781003077480-36","title":"A statistically-based approach for the design of HDD crossings","year":2020,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science","score_opus":0.08828949430987965,"score_gpt":0.2538190279092081,"score_spread":0.16552953359932843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3048587360","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013978317,0.000068628025,0.99395835,0.000029709207,0.000019175906,0.00009451404,0.00006373805,0.00033555512,0.0040324493],"genre_scores_gemma":[0.07274283,0.00042304408,0.9189108,0.000120189165,0.000034502493,0.0006249036,0.00034482375,0.0002877996,0.0065110615],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99770796,0.0006374995,0.00011466562,0.0002800936,0.0011774963,0.000082331346],"domain_scores_gemma":[0.9982863,0.00073077035,0.00022118268,0.00016958502,0.00055584265,0.000036177942],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020077818,0.0011884685,0.00068423914,0.0017707978,0.00048505317,0.0016705412,0.0014963085,0.0005642373,0.008149651],"category_scores_gemma":[0.0041125356,0.0007376907,0.0008104645,0.0015371902,0.00077568257,0.0006476676,0.00078978995,0.0009239391,0.0019029657],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006356219,0.00008670746,0.002013956,0.0003771951,0.00007507048,0.00015541338,0.00013191978,0.65579766,0.013533693,0.051875435,0.0033656727,0.27252364],"study_design_scores_gemma":[0.00003283356,0.0005575605,0.0015257202,0.00010535987,0.000065395536,0.00037988,0.00014745716,0.9135294,0.010115286,0.0291235,0.044368677,0.000048871218],"about_ca_topic_score_codex":0.0022748238,"about_ca_topic_score_gemma":0.0041006655,"teacher_disagreement_score":0.008149651,"about_ca_system_score_codex":0.0015281003,"about_ca_system_score_gemma":0.002203698,"threshold_uncertainty_score":0.027263284},"labels":[],"label_agreement":null},{"id":"W308651918","doi":"10.3233/2004-jid8_01","title":"ALIASING-FREE COMPACTION IN TESTING CORES-BASED SYSTEM-ON-CHIP (SOC) USING COMPATIBILITY OF RESPONSE DATA OUTPUTS","year":2004,"lang":"en","type":"article","venue":"Journal of Integrated Design and Process Science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Compatibility (geochemistry); Compaction; Chip; System on a chip; Computer science; Electronic engineering; Embedded system; Engineering; Materials science; Geotechnical engineering; Composite material","score_opus":0.16056664422551906,"score_gpt":0.3409612566928612,"score_spread":0.18039461246734215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W308651918","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25804386,0.0003069456,0.73828083,0.000053274533,0.000008027726,0.000074232536,0.00002322461,0.0005201103,0.002689489],"genre_scores_gemma":[0.8675977,0.000108185544,0.13153788,0.00002854405,0.000010471648,0.00004862777,0.000046534642,0.00004142454,0.0005805857],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99915755,0.0002826442,0.000048538324,0.000080505815,0.0003541888,0.00007643699],"domain_scores_gemma":[0.99865013,0.00074081874,0.0002958696,0.0001420042,0.00014124703,0.00003001014],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00063054025,0.00042687997,0.00024155043,0.0008000218,0.00016303197,0.000507504,0.00052850257,0.0002892094,0.000551257],"category_scores_gemma":[0.0026468514,0.00019029262,0.00023806706,0.0006149283,0.0004127999,0.00078718277,0.0004544983,0.00021305893,0.00011254458],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010573624,0.00015758094,0.0061524864,0.00032787438,0.00006484818,0.00047939605,0.00045862433,0.16698864,0.44088677,0.034797274,0.00040933068,0.34821984],"study_design_scores_gemma":[0.000040000352,0.0014091508,0.003236329,0.000023992694,0.00006240912,0.0005122858,0.000082323415,0.6688777,0.31783485,0.005157577,0.0027421245,0.00002129823],"about_ca_topic_score_codex":0.0003017543,"about_ca_topic_score_gemma":0.00053662487,"teacher_disagreement_score":0.0008000218,"about_ca_system_score_codex":0.0002957343,"about_ca_system_score_gemma":0.00030119988,"threshold_uncertainty_score":0.0033346415},"labels":[],"label_agreement":null},{"id":"W3094109025","doi":"10.1109/fpl50879.2020.00033","title":"A Deep-Learning Framework for Predicting Congestion During FPGA Placement","year":2020,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Deep learning; Inference; Field-programmable gate array; Artificial intelligence; Encoder; Convolutional neural network; Machine learning; Real-time computing; Embedded system","score_opus":0.026782887035394713,"score_gpt":0.24935851161596323,"score_spread":0.2225756245805685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3094109025","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041672423,0.0005124791,0.9530239,0.00019636536,0.00005758378,0.0000520175,0.00018344907,0.003034228,0.0012675279],"genre_scores_gemma":[0.84450656,0.000241351,0.15137453,0.00017602771,0.000043286087,0.00007607595,0.00044218244,0.00013236905,0.0030076115],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997482,0.00004069751,0.000010150148,0.00006163487,0.000082666746,0.00005670911],"domain_scores_gemma":[0.99939847,0.0002324821,0.00010019157,0.00005754396,0.00016749898,0.000043797805],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005730185,0.0011442079,0.0004873454,0.0007639407,0.00027332606,0.00051711936,0.0013928727,0.0007143649,0.0015766901],"category_scores_gemma":[0.00175048,0.00048735534,0.00029997848,0.000458072,0.00047195426,0.0009715955,0.000719914,0.001262271,0.00028907182],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011587892,0.00007927581,0.0022371584,0.00003810317,0.000036408892,0.00006675641,0.000023631737,0.874134,0.005774185,0.0020369946,0.0019338583,0.113523796],"study_design_scores_gemma":[0.0000024030332,0.00001425891,0.00011903289,0.000001892521,0.0000028291277,0.0000068269264,0.0000016327596,0.9981061,0.00095016346,0.0006573843,0.00013517398,0.0000022627366],"about_ca_topic_score_codex":0.012121689,"about_ca_topic_score_gemma":0.022053096,"teacher_disagreement_score":0.012121689,"about_ca_system_score_codex":0.0012357726,"about_ca_system_score_gemma":0.0015490804,"threshold_uncertainty_score":0.02410227},"labels":[],"label_agreement":null},{"id":"W3140929758","doi":"10.1109/aspdac.2011.5722237","title":"Managing complexity in design debugging with sequential abstraction and refinement","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Abstraction; Algorithmic program debugging; TRACE (psycholinguistics); Programming language; Design flow; Very-large-scale integration; Computer engineering; Parallel computing; Algorithm; Theoretical computer science; Embedded system","score_opus":0.1836093713931212,"score_gpt":0.2632638903698208,"score_spread":0.07965451897669959,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3140929758","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013977351,0.000115155046,0.9846843,0.00008270492,0.000007860262,0.000054692413,0.000010027879,0.0006157886,0.00045221185],"genre_scores_gemma":[0.24219117,0.00017017819,0.7564674,0.00006517412,0.000018150782,0.00011449394,0.00007143172,0.00014867644,0.00075334276],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.996228,0.0015701939,0.0002818241,0.0004246998,0.0012410872,0.00025426666],"domain_scores_gemma":[0.9879225,0.006921083,0.001091471,0.002939696,0.00095494906,0.00017020317],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0041362853,0.0009996502,0.0009845144,0.001349291,0.00074402965,0.0010299094,0.0017990359,0.000787804,0.001427065],"category_scores_gemma":[0.015861267,0.00069855986,0.0011422929,0.0009988296,0.0012940358,0.0030109603,0.0024779344,0.0013461739,0.00032586613],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045528787,0.00012898716,0.003872714,0.00038733397,0.000121472105,0.00044150028,0.0013650536,0.41145054,0.027244126,0.041376702,0.0018186887,0.5113375],"study_design_scores_gemma":[0.00007898878,0.0001871251,0.00041344794,0.000048119018,0.0000644094,0.000329915,0.00012870492,0.9355138,0.015838783,0.043011982,0.004352228,0.000032526186],"about_ca_topic_score_codex":0.0022666599,"about_ca_topic_score_gemma":0.00340978,"teacher_disagreement_score":0.0041362853,"about_ca_system_score_codex":0.0008079207,"about_ca_system_score_gemma":0.001609191,"threshold_uncertainty_score":0.021875024},"labels":[],"label_agreement":null},{"id":"W3143982981","doi":"10.1109/date.2010.5457009","title":"Formal verification of analog circuits in the presence of noise and process variation","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; Concordia University","funders":"","keywords":"Integrator; Noise (video); Variation (astronomy); Process (computing); Computer science; Process variation; Electronic circuit; Stochastic process; Noise measurement; Electronic engineering; Analogue electronics; Differential (mechanical device); Algorithm; Mathematics; Electrical engineering; Noise reduction; Engineering; Artificial intelligence; Statistics; Telecommunications; Physics","score_opus":0.014657200202724308,"score_gpt":0.24546626208005703,"score_spread":0.23080906187733272,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3143982981","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025625674,0.000069530135,0.9717463,0.00019974906,0.000025462516,0.000060702896,0.00007961048,0.0010262838,0.0011667244],"genre_scores_gemma":[0.6773837,0.00025763683,0.319992,0.00017521868,0.000055027635,0.00024812823,0.0002368982,0.00022305352,0.0014283956],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9945365,0.002067705,0.0003679762,0.0006299261,0.0020037692,0.00039415917],"domain_scores_gemma":[0.98722756,0.009457889,0.0011258024,0.001321087,0.0007842619,0.00008339364],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004486631,0.0008845124,0.00060491054,0.00083086407,0.000694792,0.001598105,0.0021340156,0.0010091893,0.0013664353],"category_scores_gemma":[0.015271215,0.00062411564,0.001437383,0.00040328928,0.0031507919,0.0025626717,0.0012790401,0.0014550955,0.00024407475],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017429098,0.00014863265,0.0019414279,0.00040929587,0.0001325659,0.00088371703,0.0004982487,0.54851365,0.042563993,0.35258773,0.00089413865,0.051252235],"study_design_scores_gemma":[0.000078512196,0.00012603946,0.00021474228,0.000061271276,0.00006285955,0.00024013483,0.00003698083,0.8392077,0.039692443,0.116811365,0.003438156,0.000029726863],"about_ca_topic_score_codex":0.0015116826,"about_ca_topic_score_gemma":0.0016152199,"teacher_disagreement_score":0.004486631,"about_ca_system_score_codex":0.0010367049,"about_ca_system_score_gemma":0.0018509526,"threshold_uncertainty_score":0.023727894},"labels":[],"label_agreement":null},{"id":"W3145435162","doi":"10.1109/date.2010.5456904","title":"Enabling efficient post-silicon debug by clustering of hardware-assertions","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Debugging; Computer science; Assertion; Background debug mode interface; Embedded system; Cluster analysis; Scheduling (production processes); Software bug; Energy consumption; Cluster (spacecraft); Computer architecture; Parallel computing; Software; Operating system; Programming language; Engineering; Electrical engineering","score_opus":0.010595063233487103,"score_gpt":0.22953792906947457,"score_spread":0.21894286583598746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3145435162","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11650187,0.00020536227,0.87787193,0.00010230213,0.00004016178,0.00016347165,0.00005195378,0.0033320955,0.0017309483],"genre_scores_gemma":[0.6570332,0.00012521274,0.34022015,0.00006137728,0.00001566519,0.000107002335,0.0002045685,0.00033028895,0.001902534],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990398,0.00024521365,0.000057363563,0.00022982327,0.0002786843,0.00014904],"domain_scores_gemma":[0.9962966,0.0013079406,0.0004433403,0.0013852991,0.00044589798,0.00012093082],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009351073,0.00073687645,0.0005834967,0.0009055367,0.0005447483,0.0007120975,0.0015665785,0.00041764986,0.002009796],"category_scores_gemma":[0.0027882631,0.00042444942,0.0004635643,0.00051395776,0.00063042727,0.0014241821,0.0011564846,0.00076315843,0.00053116324],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010606424,0.0005882691,0.00833519,0.00044814806,0.00012715087,0.00064200826,0.00092836213,0.19184396,0.35073882,0.047406152,0.0027304094,0.395151],"study_design_scores_gemma":[0.00009667947,0.00078081957,0.0035370816,0.00005263721,0.00011412733,0.00049475796,0.00028277215,0.5947941,0.36695176,0.021734796,0.011093408,0.000067148],"about_ca_topic_score_codex":0.0013352012,"about_ca_topic_score_gemma":0.002517054,"teacher_disagreement_score":0.002009796,"about_ca_system_score_codex":0.0005614525,"about_ca_system_score_gemma":0.0011563005,"threshold_uncertainty_score":0.0067234635},"labels":[],"label_agreement":null},{"id":"W3149777975","doi":"10.1109/iccad.2008.4681564","title":"A succinct memory model for automated design debugging","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Encoding (memory); Memory model; TRACE (psycholinguistics); Reduction (mathematics); Semiconductor memory; Embedded system; State (computer science); Programming language; Parallel computing; Computer hardware; Shared memory; Artificial intelligence","score_opus":0.09463807136907813,"score_gpt":0.2662407108130699,"score_spread":0.17160263944399173,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3149777975","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0039896215,0.00009044318,0.99444747,0.00009341477,0.000014426938,0.00003728523,0.0000948237,0.0006975058,0.00053496077],"genre_scores_gemma":[0.32184127,0.00064817286,0.6726246,0.00023760267,0.00005317397,0.00050003495,0.0005587213,0.00035101047,0.0031853842],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99862313,0.00052513514,0.00012585334,0.00018598855,0.00045381283,0.000086082735],"domain_scores_gemma":[0.99652547,0.001736209,0.00033309634,0.0010428441,0.00031283987,0.00004958023],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014567523,0.0009452457,0.00061002106,0.00089911104,0.0003682635,0.0014478678,0.0021153188,0.0014255986,0.002664979],"category_scores_gemma":[0.0071757473,0.0006108426,0.0009207653,0.0005880463,0.0012558762,0.004265659,0.0014362637,0.0019178714,0.0007068767],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029932387,0.00010856264,0.00082966435,0.00034988983,0.000039640167,0.0004017123,0.0004002656,0.59576684,0.018839475,0.2894134,0.0019775745,0.09157368],"study_design_scores_gemma":[0.000034444656,0.00007113167,0.000047810037,0.000057513327,0.000019671412,0.00011797649,0.00002334584,0.9154932,0.010204418,0.06849382,0.005417138,0.000019527917],"about_ca_topic_score_codex":0.0012156386,"about_ca_topic_score_gemma":0.0015732866,"teacher_disagreement_score":0.002664979,"about_ca_system_score_codex":0.00078528636,"about_ca_system_score_gemma":0.0013554695,"threshold_uncertainty_score":0.0089152455},"labels":[],"label_agreement":null},{"id":"W3150324789","doi":"10.1109/date.2007.364455","title":"Abstraction and Refinement Techniques in Automated Design Debugging","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Abstraction; Bottleneck; Benchmark (surveying); Algorithmic program debugging; Programming language; Design flow; Computer engineering; Embedded system","score_opus":0.027405287025098347,"score_gpt":0.2792073637248832,"score_spread":0.2518020766997848,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3150324789","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022448516,0.00058996223,0.9958236,0.00013546065,0.000014625355,0.0000407785,0.000014514225,0.0006359212,0.0005002885],"genre_scores_gemma":[0.13312304,0.001376847,0.8638556,0.00013862444,0.00006603945,0.00016480831,0.00010069026,0.00018817553,0.0009861502],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99065644,0.004425321,0.0006523222,0.00095538615,0.0028301473,0.00048034405],"domain_scores_gemma":[0.9820098,0.010881234,0.0012241645,0.0044572377,0.0012694467,0.00015806725],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.008301293,0.0012344709,0.0012382475,0.0024656362,0.0008390521,0.0015292931,0.0024507258,0.001320572,0.0017973414],"category_scores_gemma":[0.024226055,0.001216851,0.0015410872,0.0022883867,0.0031378872,0.005162708,0.0030964673,0.0033441305,0.00072793034],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027377947,0.00008870815,0.0015634113,0.0006638629,0.00011210692,0.0003556111,0.0010458841,0.1516892,0.012128712,0.29171202,0.0029598118,0.53740686],"study_design_scores_gemma":[0.00014016898,0.00022925287,0.00055613404,0.00030541388,0.00013092304,0.00047454252,0.0001429843,0.52808785,0.02135518,0.42644283,0.022034837,0.00009985969],"about_ca_topic_score_codex":0.0026283618,"about_ca_topic_score_gemma":0.0018979071,"teacher_disagreement_score":0.008301293,"about_ca_system_score_codex":0.0011179098,"about_ca_system_score_gemma":0.0016962392,"threshold_uncertainty_score":0.04390192},"labels":[],"label_agreement":null},{"id":"W3150902856","doi":"10.1109/date.2008.4484890","title":"Built-in Clock Skew System for On-line Debug and Repair","year":2008,"lang":"en","type":"article","venue":"2008 Design, Automation and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Skew; Timing failure; Clock skew; Debugging; Digital clock manager; Computer science; Overhead (engineering); Clock domain crossing; Embedded system; Margin (machine learning); Electronic engineering; Engineering; Clock signal; Synchronous circuit; Telecommunications","score_opus":0.055628923657138375,"score_gpt":0.2591049581642449,"score_spread":0.20347603450710652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3150902856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06766751,0.0006485106,0.89337444,0.00026968255,0.00039729668,0.00054302724,0.00049601647,0.027255798,0.009347841],"genre_scores_gemma":[0.5718254,0.00026226637,0.4134045,0.00037845116,0.00029794156,0.00037452197,0.0011427768,0.00091053685,0.011403616],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989656,0.00019262652,0.00004162576,0.000110681525,0.00059262686,0.00009683284],"domain_scores_gemma":[0.9981048,0.0002717511,0.00022318531,0.000562129,0.0006362252,0.00020182447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007514009,0.0007810367,0.00060574163,0.0017073902,0.0005606269,0.0007557051,0.0017586144,0.0006042548,0.012337779],"category_scores_gemma":[0.0016544092,0.0003222214,0.00019985944,0.00066409406,0.00033826262,0.0008467424,0.0010328168,0.0009283636,0.0035341997],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014346762,0.0006072959,0.009171002,0.000418982,0.00008568922,0.00044448642,0.0003123746,0.008681,0.23588501,0.009796446,0.030480577,0.7026825],"study_design_scores_gemma":[0.00074605,0.00504434,0.01679772,0.00020045233,0.00033298327,0.004496256,0.00016919771,0.19790936,0.5636884,0.005201359,0.20506951,0.0003444642],"about_ca_topic_score_codex":0.0005689321,"about_ca_topic_score_gemma":0.0011754144,"teacher_disagreement_score":0.012337779,"about_ca_system_score_codex":0.0005190787,"about_ca_system_score_gemma":0.00097220804,"threshold_uncertainty_score":0.04127395},"labels":[],"label_agreement":null},{"id":"W3160865949","doi":"10.1109/tcad.2021.3079126","title":"Algorithm Selection Framework for Legalization Using Deep Convolutional Neural Networks and Transfer Learning","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Conselho Nacional de Desenvolvimento Científico e Tecnológico; Natural Sciences and Engineering Research Council of Canada; Coordenação de Aperfeiçoamento de Pessoal de Nível Superior","keywords":"Legalization; Convolutional neural network; Computer science; Transfer of learning; Artificial intelligence; Routing (electronic design automation); Selection (genetic algorithm); Artificial neural network; Deep learning; Algorithm; Machine learning; Displacement (psychology); Embedded system","score_opus":0.0413645283119608,"score_gpt":0.25118282700599187,"score_spread":0.20981829869403107,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3160865949","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04962398,0.00039088886,0.94191116,0.00023290455,0.00004058599,0.00013633938,0.00009688289,0.005239096,0.0023280762],"genre_scores_gemma":[0.6169417,0.00023025727,0.37669617,0.0003262012,0.000052563326,0.00023430256,0.0005757153,0.0004869881,0.0044560297],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989833,0.00021994246,0.000061686944,0.00024876394,0.00035779123,0.00012856198],"domain_scores_gemma":[0.99873203,0.00042250205,0.00018720527,0.0002123372,0.00038859536,0.000057406844],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016795923,0.0010066796,0.0009777141,0.0012674001,0.00044025254,0.0009166827,0.001984282,0.0008660945,0.0025242153],"category_scores_gemma":[0.003510339,0.00043028116,0.0007279849,0.0005879827,0.0007168415,0.0015755832,0.000818532,0.0013005642,0.0006239655],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018379603,0.00018237806,0.0029688885,0.00008187711,0.000063284024,0.00012186769,0.00008455435,0.59370816,0.0113503365,0.00985728,0.0044161784,0.37698144],"study_design_scores_gemma":[0.000008453798,0.000027351023,0.000089833,0.0000029753835,0.00000534417,0.000014188684,0.0000047918584,0.99410677,0.0033993158,0.0018644931,0.0004730182,0.0000034718248],"about_ca_topic_score_codex":0.0053782687,"about_ca_topic_score_gemma":0.008477981,"teacher_disagreement_score":0.0053782687,"about_ca_system_score_codex":0.0018192009,"about_ca_system_score_gemma":0.0018669039,"threshold_uncertainty_score":0.013199329},"labels":[],"label_agreement":null},{"id":"W3161351753","doi":"10.1145/3249740","title":"Session details: Session 19: testing and validation for timing defects","year":2006,"lang":"en","type":"article","venue":"Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Session (web analytics); Computer science; Reliability engineering; World Wide Web; Engineering","score_opus":0.10283464948495578,"score_gpt":0.289528808110138,"score_spread":0.18669415862518218,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3161351753","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049543362,0.005800053,0.2166521,0.017719453,0.03743928,0.007401425,0.020857004,0.017980425,0.6266069],"genre_scores_gemma":[0.10686641,0.0016737974,0.028202996,0.002509351,0.0058319676,0.0016894141,0.014969214,0.0025837389,0.83567303],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989281,0.00020008809,0.000047481957,0.00022388936,0.0003390179,0.0002613733],"domain_scores_gemma":[0.99664235,0.00047361225,0.00009194966,0.0006189039,0.001393435,0.00077978225],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0025648507,0.0015978082,0.0016532495,0.0009881961,0.0021438214,0.002937192,0.0012668794,0.0036499128,0.32759082],"category_scores_gemma":[0.0025513456,0.0003940559,0.0017960236,0.00060071243,0.00036041578,0.0014478562,0.0023717326,0.002105608,0.13716783],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013774406,0.00070739636,0.00234391,0.0003309064,0.00010144931,0.00030432746,0.00017178964,0.0012255359,0.025903316,0.0027322476,0.7638483,0.20095335],"study_design_scores_gemma":[0.0003122826,0.0015611771,0.009662925,0.00015272567,0.00014831447,0.0008305835,0.00021751288,0.006019365,0.042925116,0.0067979777,0.9312619,0.00011015156],"about_ca_topic_score_codex":0.0010175921,"about_ca_topic_score_gemma":0.0020134365,"teacher_disagreement_score":0.6724092,"about_ca_system_score_codex":0.0006286929,"about_ca_system_score_gemma":0.0018397727,"threshold_uncertainty_score":0.9591101},"labels":[],"label_agreement":null},{"id":"W3161593038","doi":"10.1109/icfpt51103.2020.00057","title":"Towards Overlay-based Rapid In-Circuit Tuning of Deep Learning Designs","year":2020,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Engineering and Physical Sciences Research Council","keywords":"Field-programmable gate array; Computer science; Overlay; Debugging; Datapath; Computer architecture; Embedded system; Deep learning; Profiling (computer programming); Computer hardware; Artificial neural network; Artificial intelligence","score_opus":0.06397177591804296,"score_gpt":0.24696058523935463,"score_spread":0.18298880932131167,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3161593038","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12750971,0.00044615206,0.8407258,0.00022935779,0.00013084026,0.00016173265,0.0002362456,0.021835163,0.008725097],"genre_scores_gemma":[0.6992802,0.00013339243,0.29657182,0.000168656,0.000030974603,0.00009563642,0.00020756955,0.001038525,0.0024732416],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885094,0.00023821923,0.00006426276,0.00018356493,0.000513456,0.00014956707],"domain_scores_gemma":[0.9975127,0.0008194632,0.00033747827,0.0008710575,0.00037372616,0.00008551124],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008568125,0.0009765858,0.00039118368,0.00093670347,0.00026539926,0.001009686,0.0018166985,0.0004854431,0.00416074],"category_scores_gemma":[0.004910925,0.0003583856,0.00025926722,0.0004040508,0.00047324426,0.0018732144,0.0012691052,0.0009913633,0.0006866863],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009136215,0.00030093468,0.00616719,0.0004355015,0.00011457234,0.00066762284,0.00067228085,0.10681449,0.30455914,0.021303272,0.008329781,0.5497216],"study_design_scores_gemma":[0.00008129294,0.00051430834,0.0014883247,0.000058257065,0.000048708243,0.00040218388,0.00011717308,0.5727616,0.38613847,0.01626478,0.022077745,0.000047147154],"about_ca_topic_score_codex":0.0009667529,"about_ca_topic_score_gemma":0.0016810066,"teacher_disagreement_score":0.00416074,"about_ca_system_score_codex":0.00088155444,"about_ca_system_score_gemma":0.0006986321,"threshold_uncertainty_score":0.013919055},"labels":[],"label_agreement":null},{"id":"W3162227333","doi":"10.1145/3249778","title":"Session details: Session 58: advanced methods for interconnect extraction, clocks and reliability","year":2006,"lang":"en","type":"article","venue":"Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Session (web analytics); Computer science; Reliability (semiconductor); Interconnection; Computer architecture; Computer network; World Wide Web; Power (physics)","score_opus":0.0472984933411817,"score_gpt":0.35056389819838074,"score_spread":0.30326540485719905,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3162227333","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017512657,0.027206013,0.18701987,0.01619504,0.070275195,0.002555438,0.0080770925,0.007190831,0.66396785],"genre_scores_gemma":[0.032545418,0.005956108,0.020928683,0.0009117017,0.0112608215,0.00081040966,0.0032803882,0.0012755784,0.92303085],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99940526,0.00009742468,0.000024608771,0.000124492,0.00023142894,0.00011663921],"domain_scores_gemma":[0.9987729,0.0001742673,0.000037079775,0.00019927268,0.0004983062,0.00031815757],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0016698327,0.0018540845,0.0016286721,0.0013730419,0.001941815,0.0031007417,0.0013659057,0.0031780861,0.37963867],"category_scores_gemma":[0.001337866,0.00047689915,0.0012730991,0.0013693314,0.00039073962,0.0017426104,0.0019243766,0.002361235,0.15087077],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004985742,0.00028880234,0.00053457776,0.0005099135,0.000055958226,0.00010378458,0.00012678391,0.000877862,0.018057492,0.0071869744,0.7601289,0.21163043],"study_design_scores_gemma":[0.00008216425,0.00040186147,0.002020092,0.00010664936,0.000054408134,0.00031200596,0.00007535323,0.00361541,0.011360606,0.0059223096,0.9760031,0.000046000696],"about_ca_topic_score_codex":0.00066585076,"about_ca_topic_score_gemma":0.0019115864,"teacher_disagreement_score":0.6203613,"about_ca_system_score_codex":0.00088745484,"about_ca_system_score_gemma":0.001302467,"threshold_uncertainty_score":0.8848702},"labels":[],"label_agreement":null},{"id":"W3163169122","doi":"10.1145/3246249","title":"Session details: Testing for process- and timing-related faults","year":2005,"lang":"en","type":"article","venue":"Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Session (web analytics); Computer science; Process (computing); Reliability engineering; Operating system; Engineering; World Wide Web","score_opus":0.08659631721536967,"score_gpt":0.29992654620895676,"score_spread":0.21333022899358708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3163169122","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037534848,0.007962693,0.09245924,0.026256496,0.043899417,0.005980728,0.016388595,0.0140674915,0.75545055],"genre_scores_gemma":[0.07282542,0.0021596274,0.008723632,0.003319037,0.008687372,0.001220442,0.007255979,0.0014008083,0.89440775],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993285,0.00011377564,0.000026976037,0.00014547852,0.00019300768,0.00019233223],"domain_scores_gemma":[0.99734133,0.00064795045,0.000068115056,0.00034449954,0.0008123183,0.0007858293],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0023163678,0.001983487,0.001860496,0.001169547,0.0021708389,0.0026864419,0.0013406562,0.0050905966,0.4420011],"category_scores_gemma":[0.0020360122,0.0004349569,0.0016251458,0.0009911427,0.0003488646,0.0013089223,0.0017014684,0.0018780447,0.16393548],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016861914,0.0008710535,0.00163208,0.00042167393,0.000079510624,0.00036660547,0.000144725,0.0012700116,0.017761204,0.0020044262,0.7881909,0.18557163],"study_design_scores_gemma":[0.00078444945,0.0020453986,0.014436437,0.000216904,0.00016149033,0.0010410757,0.00019945693,0.008529069,0.019828675,0.006305976,0.94629765,0.0001533905],"about_ca_topic_score_codex":0.0009810115,"about_ca_topic_score_gemma":0.0036429483,"teacher_disagreement_score":0.4420011,"about_ca_system_score_codex":0.00063588354,"about_ca_system_score_gemma":0.0011344817,"threshold_uncertainty_score":0.7959177},"labels":[],"label_agreement":null},{"id":"W3170406947","doi":"10.1109/vts50974.2021.9441043","title":"Automated Observability Analysis for Mixed-Signal Circuits","year":2021,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Observability; Computer science; Mixed-signal integrated circuit; Benchmark (surveying); Analogue electronics; Electronic circuit; Automatic test pattern generation; Built-in self-test; Digital electronics; Design for testing; Electronic engineering; Integrated circuit; Computer engineering; Computer hardware; Embedded system; Reliability engineering; Testability; Engineering; Mathematics; Electrical engineering","score_opus":0.04665535760383147,"score_gpt":0.27346553840096377,"score_spread":0.2268101807971323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3170406947","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02302136,0.000102075624,0.9746334,0.000047557667,0.000007344225,0.000027629225,0.00007613665,0.0016711237,0.00041341677],"genre_scores_gemma":[0.75242925,0.00013566864,0.245768,0.000048532034,0.000037756003,0.00009115426,0.0004490621,0.00016343597,0.0008771007],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99876344,0.0003093542,0.00007652045,0.00021550442,0.00053274404,0.00010234745],"domain_scores_gemma":[0.99390775,0.0044442797,0.0005988633,0.0005169138,0.00047276655,0.000059574624],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007199689,0.0007308181,0.00043562206,0.0019815492,0.00028027323,0.00084197294,0.0007761036,0.000399063,0.0018691613],"category_scores_gemma":[0.0061746105,0.00028918404,0.0008502303,0.0005740764,0.00068631954,0.0011467868,0.0006604286,0.0007320086,0.00015598681],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003665395,0.00015420618,0.0088900775,0.00043531088,0.00017210894,0.000381148,0.0002342193,0.42921773,0.07544297,0.055179223,0.0011419893,0.4283845],"study_design_scores_gemma":[0.00001631715,0.00006409476,0.0013549447,0.000012771485,0.000015199136,0.000069361944,0.000014143555,0.96270066,0.012654568,0.022371544,0.0007144637,0.000011936174],"about_ca_topic_score_codex":0.0022250705,"about_ca_topic_score_gemma":0.0021770315,"teacher_disagreement_score":0.0022250705,"about_ca_system_score_codex":0.0006306535,"about_ca_system_score_gemma":0.00052476185,"threshold_uncertainty_score":0.006253004},"labels":[],"label_agreement":null},{"id":"W3174010073","doi":"10.1109/ipdpsw52791.2021.00026","title":"A Machine Learning Approach to Predict Timing Delays During FPGA Placement","year":2021,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; Computer science; Router; Routing (electronic design automation); Static timing analysis; Placement; Delay calculation; Critical path method; Path (computing); Elmore delay; Computer engineering; Embedded system; Real-time computing; Propagation delay; Physical design; Computer network; Engineering; Circuit design","score_opus":0.028031621981493525,"score_gpt":0.22909404859378601,"score_spread":0.20106242661229248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3174010073","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035763,0.00035466795,0.9616152,0.0001316222,0.00004220179,0.000055232173,0.00019357233,0.0011959021,0.00064859673],"genre_scores_gemma":[0.7060715,0.0002373903,0.29075092,0.00010967326,0.00008621103,0.00015988958,0.00047883857,0.000056267585,0.0020493972],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99966955,0.00007536292,0.00002224607,0.000111447174,0.00007817812,0.00004315093],"domain_scores_gemma":[0.99836713,0.0010546416,0.00017102937,0.00011856906,0.00024332551,0.000045296365],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006653364,0.0010116204,0.0006280877,0.0009129951,0.00036834375,0.0006249508,0.00090249086,0.0010535462,0.0011261324],"category_scores_gemma":[0.002701694,0.00033170843,0.00042704117,0.0006508559,0.0003229783,0.0006388814,0.0003616523,0.00091969693,0.00036674878],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000060958053,0.00009727357,0.0016981849,0.00002789668,0.000042037493,0.000042252,0.000012457964,0.8848022,0.0024002597,0.0008536714,0.0004966145,0.10946623],"study_design_scores_gemma":[0.0000023898076,0.000024782254,0.00014870998,0.0000017039749,0.0000032548128,0.000008433893,0.0000018477203,0.99846125,0.0005424078,0.0006998821,0.000102731436,0.000002581971],"about_ca_topic_score_codex":0.004731817,"about_ca_topic_score_gemma":0.0051615057,"teacher_disagreement_score":0.004731817,"about_ca_system_score_codex":0.0005914439,"about_ca_system_score_gemma":0.0008812807,"threshold_uncertainty_score":0.009408534},"labels":[],"label_agreement":null},{"id":"W3178798070","doi":"10.18280/ria.350310","title":"Test Scheduling and Test Time Reduction for SoC by Using Enhanced Firefly Algorithm","year":2021,"lang":"en","type":"article","venue":"Revue d intelligence artificielle","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Firefly algorithm; Computer science; Reduction (mathematics); Firefly protocol; Algorithm; Scheduling (production processes); System on a chip; Reliability engineering; Real-time computing; Embedded system; Engineering; Mathematical optimization; Mathematics","score_opus":0.037208919063151234,"score_gpt":0.275605960401455,"score_spread":0.23839704133830378,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3178798070","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13880554,0.0006286042,0.8562134,0.0003671434,0.000088915585,0.000104347164,0.0000473195,0.00062435213,0.00312025],"genre_scores_gemma":[0.81617016,0.00021444255,0.1811116,0.00012076137,0.000039868322,0.00012074871,0.00009973628,0.00005355106,0.0020691217],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996178,0.00009933986,0.000019471021,0.0000653043,0.00011559265,0.00008256073],"domain_scores_gemma":[0.9995103,0.0002020871,0.000078145546,0.000034153425,0.00013033359,0.000044911598],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007174412,0.00059468165,0.0007680978,0.0005664352,0.00036171314,0.0004563831,0.0008239379,0.00056694244,0.00093166786],"category_scores_gemma":[0.0013044544,0.00022725388,0.0006107617,0.00035215178,0.0003131074,0.00050996547,0.0004045031,0.00046556638,0.000106961794],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020905971,0.0001676673,0.0017202648,0.00007879444,0.00007200004,0.000085494255,0.000066780194,0.8755519,0.019773988,0.0030670515,0.0012865402,0.097920455],"study_design_scores_gemma":[0.000024542907,0.00008569928,0.00021399918,0.00000223942,0.0000096295635,0.000019056193,0.0000055617375,0.9974474,0.0014624308,0.00048826047,0.00023697989,0.000004344248],"about_ca_topic_score_codex":0.0039261268,"about_ca_topic_score_gemma":0.002271709,"teacher_disagreement_score":0.0039261268,"about_ca_system_score_codex":0.0007274061,"about_ca_system_score_gemma":0.0011391476,"threshold_uncertainty_score":0.0078065395},"labels":[],"label_agreement":null},{"id":"W3187612569","doi":"10.14288/1.0401092","title":"Circuit generation for machine learning-enhanced field programmable gate array architecture exploration","year":2021,"lang":"en","type":"article","venue":"cIRcle (University of British Columbia)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Programmable logic array; Computer science; Simple programmable logic device; Architecture; Computer architecture; Gate array; Artificial intelligence; Field (mathematics); Field-programmable gate array; Macrocell array; Embedded system; Logic gate; Engineering; Electrical engineering; Logic synthesis; Logic family; Mathematics","score_opus":0.02085455844596353,"score_gpt":0.18933445306575122,"score_spread":0.16847989461978768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3187612569","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2706691,0.0015694633,0.6760393,0.0005556099,0.00036724092,0.0005416321,0.0021363902,0.012348995,0.03577221],"genre_scores_gemma":[0.6669983,0.0005187995,0.32189834,0.00023697573,0.000037867838,0.00043120552,0.0027752144,0.0008888641,0.006214377],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99966,0.00008075058,0.0000177842,0.000053189546,0.00014494051,0.000043329936],"domain_scores_gemma":[0.99938715,0.00029603206,0.00005320962,0.000102857695,0.00014325608,0.000017502782],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045416306,0.00076628,0.00023902186,0.00058066176,0.00024428614,0.000506037,0.0012466576,0.00044842908,0.007912358],"category_scores_gemma":[0.0017097603,0.00019715099,0.00050266937,0.00048679128,0.00023668581,0.00073304423,0.00035114557,0.0005717779,0.00090337143],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037590537,0.0002543829,0.0047584283,0.0009298712,0.00012011283,0.00060512125,0.00015466014,0.44999298,0.06715951,0.042097922,0.017260745,0.4162905],"study_design_scores_gemma":[0.00010680211,0.0006946906,0.0013029058,0.00007070777,0.000053238105,0.00043471841,0.000060128004,0.85977006,0.0851335,0.021261435,0.031081025,0.000030754047],"about_ca_topic_score_codex":0.0017207577,"about_ca_topic_score_gemma":0.0031942117,"teacher_disagreement_score":0.007912358,"about_ca_system_score_codex":0.0009137165,"about_ca_system_score_gemma":0.000711767,"threshold_uncertainty_score":0.026469529},"labels":[],"label_agreement":null},{"id":"W3202815218","doi":"10.1109/icsew.2007.36","title":"An Improved Approach to Passive Testing of FSM-based Systems","year":2007,"lang":"en","type":"article","venue":"International Conference on Software Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Finite-state machine; Fault detection and isolation; Fault coverage; Fault (geology); Conformance testing; State (computer science); Reliability engineering; Artificial intelligence; Algorithm; Engineering; Actuator","score_opus":0.040046463641812365,"score_gpt":0.26424305313006213,"score_spread":0.22419658948824978,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3202815218","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0055570663,0.00012941998,0.9927084,0.00006715526,0.00003363107,0.000038738966,0.00002036861,0.0007834664,0.0006617701],"genre_scores_gemma":[0.26174477,0.00025497627,0.734177,0.00019096713,0.00011389561,0.00013427273,0.0001432556,0.000116164476,0.0031246718],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99844056,0.00032434234,0.000080637,0.00023570878,0.0008460963,0.00007265132],"domain_scores_gemma":[0.9984011,0.0006356216,0.00009134255,0.0004494062,0.00038951737,0.000032988384],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007104933,0.0007985343,0.00070254854,0.0009186525,0.0003368767,0.00069414906,0.0020810517,0.0010901127,0.0016144064],"category_scores_gemma":[0.0024491304,0.00029767366,0.00061223883,0.0005703013,0.0008308989,0.0018465864,0.00080139295,0.0016352859,0.00046654957],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039553584,0.0003456203,0.0012298212,0.000519186,0.000098474455,0.00047611483,0.00035892005,0.09423669,0.26746902,0.09935807,0.002568039,0.53294456],"study_design_scores_gemma":[0.00004408759,0.0002994864,0.00056141283,0.000026792448,0.00005368159,0.0004107987,0.000016150047,0.89549536,0.067938365,0.024965784,0.010155465,0.00003264581],"about_ca_topic_score_codex":0.0007982829,"about_ca_topic_score_gemma":0.00085557497,"teacher_disagreement_score":0.0020810517,"about_ca_system_score_codex":0.00054858904,"about_ca_system_score_gemma":0.00046606307,"threshold_uncertainty_score":0.0054006577},"labels":[],"label_agreement":null},{"id":"W3203937550","doi":"10.1109/dac.1988.14728","title":"VLSI design synthesis with testability","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Datapath; Testability; Computer science; Design for testing; Tree (set theory); Application-specific integrated circuit; Computer engineering; Algorithm; Computer architecture; Reliability engineering; Parallel computing; Computer hardware; Embedded system; Mathematics; Engineering","score_opus":0.031922612259062975,"score_gpt":0.20440767041029073,"score_spread":0.17248505815122775,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3203937550","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014136226,0.0006299191,0.97343487,0.00024412494,0.00013927819,0.00010428739,0.00011147824,0.0010496625,0.022872789],"genre_scores_gemma":[0.07910861,0.0015622702,0.90608263,0.00032781178,0.00013946317,0.00053253985,0.0005263709,0.00045773195,0.0112626],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989641,0.0003017381,0.000071639486,0.0001035656,0.00047134305,0.00008762649],"domain_scores_gemma":[0.99911505,0.00038778572,0.00006113515,0.00021252115,0.00020387754,0.000019632878],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009489119,0.0009191551,0.0006085751,0.0012792672,0.00043563326,0.0014387963,0.0009291707,0.0006155314,0.0100355605],"category_scores_gemma":[0.0029623092,0.00052201754,0.0010554533,0.0009181004,0.00094401394,0.0010485717,0.00095717306,0.0011363643,0.002793654],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008034355,0.000049673003,0.00024185969,0.0005663311,0.00007283279,0.0002644737,0.00013288215,0.17615493,0.018737987,0.40640295,0.009075069,0.3882207],"study_design_scores_gemma":[0.00013310199,0.00025878396,0.00023720463,0.00029079788,0.00009331205,0.0004225255,0.000058366408,0.37679338,0.025686048,0.39327437,0.2027019,0.000050195744],"about_ca_topic_score_codex":0.0012019422,"about_ca_topic_score_gemma":0.0015836164,"teacher_disagreement_score":0.0100355605,"about_ca_system_score_codex":0.0009304109,"about_ca_system_score_gemma":0.001092612,"threshold_uncertainty_score":0.033572316},"labels":[],"label_agreement":null},{"id":"W3207568191","doi":"10.36724/2664-066x-2021-7-3-27-30","title":"TIME-INTERLEAVED MIXED-SIGNAL TEST CORE DIGITIZERS","year":2021,"lang":"en","type":"article","venue":"SYNCHROINFO JOURNAL","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Mixed-signal integrated circuit; Computer science; Electronics; Automatic test equipment; Integrated circuit; Engineering; Electrical engineering","score_opus":0.015981842894420048,"score_gpt":0.229053941566265,"score_spread":0.21307209867184496,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3207568191","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.075073615,0.0008563327,0.91244483,0.000112833266,0.00010950233,0.00017276774,0.00016014818,0.0031728386,0.00789719],"genre_scores_gemma":[0.6241924,0.0003903392,0.3666689,0.0002042253,0.000050232757,0.000101540136,0.00022377927,0.00011201685,0.008056649],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995596,0.00006776121,0.000024581797,0.000074057425,0.0002466609,0.00002742886],"domain_scores_gemma":[0.9991611,0.00027669134,0.00013630575,0.00016545661,0.00022653425,0.000033983975],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004250187,0.0003698529,0.00021437716,0.0008880325,0.00018828151,0.0006971486,0.00060097524,0.00029735683,0.0029928545],"category_scores_gemma":[0.0017079471,0.00017881727,0.00013522904,0.0006903885,0.00029004746,0.0006885077,0.00028890735,0.00037284874,0.00060833275],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000920965,0.00018259374,0.0037437053,0.00019315268,0.00008726971,0.00020460338,0.00027673793,0.012014071,0.22481537,0.020457134,0.0021901296,0.73491424],"study_design_scores_gemma":[0.00012891224,0.0013847691,0.005648223,0.00008157327,0.00013098902,0.001968477,0.00011274753,0.3055502,0.64513296,0.0060876934,0.03369666,0.00007679202],"about_ca_topic_score_codex":0.0005879648,"about_ca_topic_score_gemma":0.0019028209,"teacher_disagreement_score":0.0029928545,"about_ca_system_score_codex":0.00042379406,"about_ca_system_score_gemma":0.00038867493,"threshold_uncertainty_score":0.01001215},"labels":[],"label_agreement":null},{"id":"W3208979388","doi":"10.1109/ewdts52692.2021.9580997","title":"UVM Verification IP for AXI","year":2021,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Verilog; Functional verification; Intelligent verification; Reusability; High-level verification; Embedded system; Interface (matter); Verification; Formal verification; Computer architecture; Runtime verification; Flexibility (engineering); Coding (social sciences); Programming language; Operating system; Field-programmable gate array; Software","score_opus":0.030890235769691736,"score_gpt":0.2538583009763784,"score_spread":0.22296806520668666,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3208979388","genre_codex":"methods","genre_gemma":"software","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"software","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012304761,0.00045218557,0.88937056,0.00037691637,0.0001889076,0.00032697848,0.0016649262,0.02118948,0.074125245],"genre_scores_gemma":[0.4713913,0.00068082317,0.4678316,0.0008058579,0.00017943374,0.00087269075,0.0046246396,0.0033753887,0.05023817],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9985644,0.00033548247,0.00009814342,0.00024103996,0.00065530767,0.000105741834],"domain_scores_gemma":[0.9987747,0.0004406888,0.00012607499,0.00037382977,0.00026696493,0.000017699867],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011335587,0.00059503573,0.00028757454,0.0008016633,0.00033808674,0.0012523225,0.00080926367,0.0006321179,0.03376047],"category_scores_gemma":[0.0031239337,0.0003632538,0.0005716079,0.00039179705,0.000505887,0.0012222985,0.0007798381,0.0009498386,0.008495282],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041572464,0.000120774566,0.0018076503,0.0010955936,0.00006731991,0.0007100266,0.00023356407,0.045293946,0.07435334,0.28264552,0.06373396,0.52952254],"study_design_scores_gemma":[0.00016098755,0.00058361853,0.001709691,0.0002610015,0.000077679215,0.0018648152,0.00004879662,0.45232657,0.15371194,0.06827859,0.32091376,0.00006258086],"about_ca_topic_score_codex":0.00080379477,"about_ca_topic_score_gemma":0.00062420225,"teacher_disagreement_score":0.03376047,"about_ca_system_score_codex":0.00079952535,"about_ca_system_score_gemma":0.0009539442,"threshold_uncertainty_score":0.11294001},"labels":[],"label_agreement":null},{"id":"W3210183632","doi":"10.5281/zenodo.823297","title":"Datasets For Predicting Tf Binding Using Virtual Chip-Seq","year":2018,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Chip; Data mining; Telecommunications","score_opus":0.06458392582838181,"score_gpt":0.2803095754634961,"score_spread":0.2157256496351143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3210183632","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024275242,0.00033008878,0.0051644766,0.00011234204,0.000101786754,0.00008949797,0.98183477,0.0074343644,0.00250527],"genre_scores_gemma":[0.0015595309,0.00011045128,0.0047464813,0.00011321169,0.0000062704357,0.0002949142,0.991835,0.00052280456,0.00081137434],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99848807,0.00022344718,0.00016146642,0.00050311204,0.00044362977,0.00018023279],"domain_scores_gemma":[0.99831843,0.0005054885,0.00009758211,0.00057225494,0.0003539784,0.00015230349],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018803093,0.0025929122,0.0020573598,0.0018437725,0.0015466108,0.0018305053,0.0049541756,0.0024542606,0.058978908],"category_scores_gemma":[0.004393154,0.0012670676,0.0025861298,0.0037084594,0.00040295147,0.001252168,0.0017841952,0.0034487708,0.07023052],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008023254,0.00032149302,0.005254312,0.0031194766,0.00035322623,0.00020823034,0.00009631114,0.017271867,0.018946024,0.0028176075,0.9255195,0.025289677],"study_design_scores_gemma":[0.0012186702,0.00051990146,0.018727759,0.0005801793,0.00041897185,0.00046890165,0.00018295566,0.035286687,0.046600513,0.014465003,0.8812407,0.00028975288],"about_ca_topic_score_codex":0.009232057,"about_ca_topic_score_gemma":0.016269187,"teacher_disagreement_score":0.058978908,"about_ca_system_score_codex":0.0013301091,"about_ca_system_score_gemma":0.0021821484,"threshold_uncertainty_score":0.19730413},"labels":[],"label_agreement":null},{"id":"W3216071695","doi":"10.1109/mwsym.1999.779470","title":"An aggressive approach to parameter extraction","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Extraction (chemistry); Estimation theory; Uniqueness; Computer science; Selection (genetic algorithm); Algorithm; Filter (signal processing); Mathematical optimization; Mathematics; Artificial intelligence; Chromatography; Computer vision","score_opus":0.03337927121888983,"score_gpt":0.2817394544827005,"score_spread":0.24836018326381065,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3216071695","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026706366,0.00007243171,0.9960692,0.00006795101,0.000012176766,0.00002946616,0.000012253651,0.0004079307,0.0006580036],"genre_scores_gemma":[0.13947763,0.00013879099,0.856731,0.00019476643,0.000050892526,0.00013392727,0.00011039242,0.0002116116,0.0029510304],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979609,0.00040134025,0.0001291547,0.00033112228,0.0010616223,0.00011576061],"domain_scores_gemma":[0.99737906,0.0009879919,0.00024400817,0.0008312866,0.00049007364,0.00006765809],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014137151,0.0013156433,0.0010437284,0.0014334257,0.0007482757,0.0013773147,0.0013343723,0.0014217503,0.0023591958],"category_scores_gemma":[0.006993652,0.0006684803,0.0005798225,0.0009352161,0.0012096594,0.0023985878,0.0023908152,0.0025100317,0.0015414071],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033708173,0.00010409209,0.0012019684,0.00013970556,0.000082153405,0.00026114014,0.00023136,0.1783854,0.12659219,0.057635885,0.003267633,0.6317614],"study_design_scores_gemma":[0.000027133894,0.00013590851,0.00034592446,0.000024230174,0.000021847383,0.0004659928,0.000029614303,0.9061538,0.04685729,0.03604548,0.009842952,0.00004981286],"about_ca_topic_score_codex":0.000663158,"about_ca_topic_score_gemma":0.0007946971,"teacher_disagreement_score":0.0023591958,"about_ca_system_score_codex":0.000526075,"about_ca_system_score_gemma":0.0008166163,"threshold_uncertainty_score":0.007892251},"labels":[],"label_agreement":null},{"id":"W4211035621","doi":"10.1145/3490422.3502344","title":"Yosys+Odin-II: The Odin-II Partial Mapper with Yosys Coarse-grained Netlists in VTR","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Verilog; Computer science; Routing (electronic design automation); Embedded system; Interface (matter); Computer hardware; Field-programmable gate array; Operating system","score_opus":0.016136382177361863,"score_gpt":0.206687860982338,"score_spread":0.19055147880497614,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4211035621","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019332452,0.00049365906,0.8327599,0.0002013662,0.00022116573,0.00030109848,0.0029407057,0.12292477,0.020824833],"genre_scores_gemma":[0.22446604,0.0005458917,0.6929445,0.00070611335,0.00009841411,0.0006375444,0.012761371,0.026507683,0.041332364],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996618,0.000052516345,0.00003140578,0.000070465496,0.00013040606,0.00005343516],"domain_scores_gemma":[0.9996031,0.00010643519,0.00004174136,0.00014723103,0.00007915553,0.00002244995],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048200358,0.0010430655,0.00042049584,0.0008740145,0.00025962837,0.0010296259,0.0013120451,0.0003653289,0.033926517],"category_scores_gemma":[0.0011052586,0.0006527133,0.0007861231,0.0004185259,0.00037849697,0.0010930601,0.0011595826,0.00084217754,0.006781252],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011321723,0.00018220904,0.003195012,0.0015508299,0.00014090394,0.00069624477,0.0006688356,0.059243105,0.11103433,0.044490926,0.1248132,0.65285224],"study_design_scores_gemma":[0.00063965283,0.0006146986,0.002345594,0.0002880859,0.00012701837,0.0010418546,0.00015655968,0.33941433,0.21801129,0.027702155,0.40952042,0.0001384082],"about_ca_topic_score_codex":0.0020746735,"about_ca_topic_score_gemma":0.0044830716,"teacher_disagreement_score":0.033926517,"about_ca_system_score_codex":0.0006739306,"about_ca_system_score_gemma":0.0010938273,"threshold_uncertainty_score":0.11349553},"labels":[],"label_agreement":null},{"id":"W4229759008","doi":"10.1109/edtc.1995.470387","title":"Complexity of sequential ATPG","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Automatic test pattern generation; Computer science; Sequential logic; Retiming; Key (lock); Encoding (memory); Algorithm; Test (biology); Computer engineering; Electronic circuit; Theoretical computer science; Logic gate; Artificial intelligence; Engineering","score_opus":0.14905720958975463,"score_gpt":0.26217285715182104,"score_spread":0.11311564756206641,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229759008","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34062403,0.0010373027,0.6256739,0.001527653,0.00009213023,0.0002496003,0.0007650483,0.0014634689,0.028566906],"genre_scores_gemma":[0.914501,0.00041330096,0.07938457,0.00017363645,0.00006859492,0.00019167234,0.00069575536,0.00015613374,0.0044154543],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99724126,0.0005895147,0.00017571749,0.0003177248,0.0014605378,0.00021522111],"domain_scores_gemma":[0.9850327,0.011434383,0.000925104,0.0012956784,0.0011186353,0.00019366284],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011765312,0.00035406352,0.00045134246,0.000875077,0.00044745725,0.0014735297,0.000741063,0.0004996503,0.005534742],"category_scores_gemma":[0.013253893,0.0003584587,0.0005281035,0.0008306773,0.00086517393,0.00250684,0.00077396916,0.0008461617,0.00050630694],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009025212,0.00015287146,0.00794238,0.00063676434,0.00009074868,0.0007855514,0.00045174672,0.4563619,0.027852232,0.24241796,0.004347067,0.25805825],"study_design_scores_gemma":[0.00006330481,0.00026956847,0.0022268114,0.000037023638,0.000051810526,0.00063645525,0.00008772932,0.7378482,0.01224647,0.24025007,0.006250556,0.00003206275],"about_ca_topic_score_codex":0.0013745936,"about_ca_topic_score_gemma":0.0018818806,"teacher_disagreement_score":0.005534742,"about_ca_system_score_codex":0.0013038085,"about_ca_system_score_gemma":0.0013540302,"threshold_uncertainty_score":0.018515527},"labels":[],"label_agreement":null},{"id":"W4230415846","doi":"10.1109/tsp.2018.2858370","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230415846","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006617737,0.005708612,0.112807676,0.009136424,0.03054709,0.0004103507,0.015620233,0.007474654,0.81167716],"genre_scores_gemma":[0.035366453,0.00535275,0.01582285,0.00088970095,0.0027162815,0.00013081955,0.01602522,0.0013937885,0.92230225],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999508,0.00004176506,0.000038319562,0.000072378185,0.00028794375,0.000051508036],"domain_scores_gemma":[0.998473,0.00023326217,0.0000655153,0.0003806742,0.0007439718,0.00010371311],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0005854381,0.0012684115,0.00089962553,0.0021435071,0.0006777702,0.0024191318,0.00088081893,0.0018662163,0.5270462],"category_scores_gemma":[0.0025634407,0.0003666467,0.00033009605,0.0020024953,0.00034939597,0.0019175357,0.0009957938,0.0012963865,0.34192964],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023671992,0.00011956577,0.0002726665,0.0003361566,0.000013917486,0.00011111061,0.00003214695,0.0013983916,0.0075282403,0.013905192,0.60626525,0.36978057],"study_design_scores_gemma":[0.000050615654,0.00010054784,0.00062875735,0.00020889287,0.000033346412,0.0002473943,0.000040341507,0.011440035,0.0075109834,0.009824761,0.96988153,0.00003283622],"about_ca_topic_score_codex":0.0009886695,"about_ca_topic_score_gemma":0.0017713348,"teacher_disagreement_score":0.4729538,"about_ca_system_score_codex":0.0005162282,"about_ca_system_score_gemma":0.0009787276,"threshold_uncertainty_score":0.6746112},"labels":[],"label_agreement":null},{"id":"W4231097844","doi":"10.1109/aspdac.2005.1466550","title":"Register-transfer level functional scan for hierarchical designs","year":2005,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Register-transfer level; Scan chain; Design for testing; Computer science; Abstraction; Testability; Transfer (computing); Shift register; High-level synthesis; Register (sociolinguistics); Logic synthesis; Parallel computing; Computer architecture; Logic gate; Embedded system; Reliability engineering; Algorithm; Integrated circuit; Engineering; Field-programmable gate array","score_opus":0.08925124745465288,"score_gpt":0.24746071642811046,"score_spread":0.15820946897345758,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231097844","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043737713,0.0004341179,0.9430285,0.00011805675,0.000024375378,0.000082659724,0.00011405552,0.0015584852,0.010902097],"genre_scores_gemma":[0.6110209,0.0003421933,0.3839407,0.00016389515,0.000031797987,0.00012246391,0.00027402354,0.00016698637,0.0039369795],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99964416,0.00009260205,0.00002140909,0.00004565657,0.00015096577,0.000045087054],"domain_scores_gemma":[0.9990546,0.0004152588,0.00009823918,0.0003007825,0.00011008438,0.000021071693],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004780131,0.00034488656,0.00019111525,0.00035602855,0.0002394815,0.0004490814,0.0004738593,0.00030726346,0.0053722598],"category_scores_gemma":[0.0015507813,0.0001645569,0.00035583664,0.00038148568,0.0005373975,0.0007361433,0.0004751916,0.0005619563,0.0007390984],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035557593,0.00006986857,0.002429997,0.000656976,0.000051147752,0.00054302113,0.00038137686,0.21488449,0.1479048,0.25221634,0.0034850645,0.3770213],"study_design_scores_gemma":[0.00008452589,0.00091846235,0.0014642664,0.00012974655,0.000075001146,0.00067514036,0.00010654142,0.7278408,0.09728756,0.1286843,0.042680804,0.000052882842],"about_ca_topic_score_codex":0.0008278645,"about_ca_topic_score_gemma":0.0023441436,"teacher_disagreement_score":0.0053722598,"about_ca_system_score_codex":0.00048266887,"about_ca_system_score_gemma":0.00052038435,"threshold_uncertainty_score":0.017971992},"labels":[],"label_agreement":null},{"id":"W4231603221","doi":"10.1109/date.2004.1268882","title":"Wrapper design for testing IP cores with multiple clock domains","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Testability; Overhead (engineering); Design for testing; Clock rate; Embedded system; System on a chip; Chip; Dissipation; Computer hardware; Engineering; Reliability engineering","score_opus":0.057190916488534936,"score_gpt":0.2395133995194343,"score_spread":0.18232248303089935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231603221","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10114615,0.00045511767,0.8935661,0.00006928807,0.000061613406,0.00010541137,0.000046271896,0.0026116525,0.0019385077],"genre_scores_gemma":[0.74400663,0.00016474973,0.2533305,0.00015698686,0.000049026963,0.00012352619,0.00011195393,0.00013854027,0.0019180734],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999424,0.0001310112,0.000043467488,0.00012135868,0.00021946148,0.000060769362],"domain_scores_gemma":[0.9990466,0.00026583398,0.00024202128,0.00020304498,0.00019435387,0.00004816701],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039779287,0.0005856954,0.0003896997,0.0004943885,0.00017497742,0.00044111247,0.0011168555,0.0004177092,0.0010456119],"category_scores_gemma":[0.000995102,0.00022358088,0.00022612067,0.00023667698,0.0002563645,0.0007650181,0.00036814384,0.0004544136,0.00042184445],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074330514,0.00021428848,0.0024807197,0.0005182143,0.00011805114,0.00070943515,0.00015366172,0.03541765,0.61039704,0.009500102,0.0019258413,0.33782175],"study_design_scores_gemma":[0.00014374782,0.0020416584,0.0016594356,0.000043323733,0.00016999854,0.0017943382,0.000032332755,0.35665926,0.62016153,0.003547579,0.013709533,0.00003733087],"about_ca_topic_score_codex":0.00023437303,"about_ca_topic_score_gemma":0.00035073556,"teacher_disagreement_score":0.0011168555,"about_ca_system_score_codex":0.00036162834,"about_ca_system_score_gemma":0.00028554027,"threshold_uncertainty_score":0.0034979582},"labels":[],"label_agreement":null},{"id":"W4232748959","doi":"10.1109/iwsoc.2004.1319859","title":"An embedded tester core for system-on-chip architectures","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Embedded system; System on a chip; Core (optical fiber); Computer science; Overhead (engineering); Chip; Automatic test equipment; Power consumption; Multi-core processor; System testing; Built-in self-test; Computer hardware; Engineering; Power (physics); Reliability engineering; Operating system","score_opus":0.03652253873455077,"score_gpt":0.278394259430413,"score_spread":0.24187172069586224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4232748959","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09910692,0.0010976739,0.8747178,0.00021560522,0.00017739394,0.00034349348,0.00024379787,0.011342245,0.012755037],"genre_scores_gemma":[0.58190775,0.0003833062,0.40683982,0.0003337514,0.00006755778,0.00019642961,0.0006772541,0.00057226483,0.009021877],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994968,0.00011537822,0.000033460237,0.000060188406,0.00024561962,0.000048585196],"domain_scores_gemma":[0.9986092,0.00039483022,0.00015387576,0.0002922506,0.00044002832,0.00010977557],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007239563,0.00046977002,0.0002491679,0.00031599464,0.00013185023,0.00039825542,0.00084349955,0.00033209386,0.004736625],"category_scores_gemma":[0.0021141437,0.00022063014,0.00017120205,0.00021508064,0.00023306851,0.00076294324,0.00041615736,0.0006775613,0.0013285398],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005911193,0.00018780257,0.005050114,0.00045211948,0.00006645841,0.00049538456,0.00016136684,0.008551449,0.53680956,0.02936714,0.012002818,0.4062647],"study_design_scores_gemma":[0.00020608769,0.0035411615,0.008317667,0.000103124206,0.00016573325,0.0036282295,0.00006584665,0.25645375,0.57865715,0.0065916935,0.14221096,0.000058583606],"about_ca_topic_score_codex":0.00020013441,"about_ca_topic_score_gemma":0.00042949908,"teacher_disagreement_score":0.004736625,"about_ca_system_score_codex":0.00024697772,"about_ca_system_score_gemma":0.00051162794,"threshold_uncertainty_score":0.015845597},"labels":[],"label_agreement":null},{"id":"W4232923857","doi":"10.1145/503066.503069","title":"FPGA test time reduction through a novel interconnect testing scheme","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Field-programmable gate array; Interconnection; Reduction (mathematics); Computer science; Embedded system; Shift register; Scheme (mathematics); Cost reduction; Built-in self-test; Computer hardware; Chip; Telecommunications","score_opus":0.07455184307737298,"score_gpt":0.2387510496534092,"score_spread":0.16419920657603623,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4232923857","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19116959,0.00072652835,0.7857261,0.0006768064,0.00023794507,0.00030757498,0.00016260649,0.008591037,0.012401806],"genre_scores_gemma":[0.60038763,0.00016942178,0.3931787,0.00019036689,0.00017258943,0.00015579553,0.00019847386,0.0001281913,0.0054188194],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99881244,0.0001744939,0.00009301833,0.00018280614,0.0006253958,0.00011188919],"domain_scores_gemma":[0.99827826,0.00039872064,0.00023965449,0.00061769783,0.00039101313,0.00007463478],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003855075,0.00058175775,0.0004253782,0.0011936715,0.00042762674,0.00076947035,0.0015809189,0.0005503152,0.0028208874],"category_scores_gemma":[0.0016342066,0.00030349955,0.00031747067,0.00065965677,0.0005363638,0.0014798739,0.0007730953,0.0007108038,0.0006018322],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00062313926,0.00034076118,0.0017215388,0.00014506526,0.000060999635,0.00042771347,0.00016796649,0.021809831,0.32901672,0.017627561,0.004023994,0.6240347],"study_design_scores_gemma":[0.00039498892,0.003570145,0.004664589,0.00006398857,0.00021485826,0.0037102574,0.000056580062,0.47720048,0.47105566,0.01012023,0.028772982,0.00017521226],"about_ca_topic_score_codex":0.0007635553,"about_ca_topic_score_gemma":0.0015234555,"teacher_disagreement_score":0.0028208874,"about_ca_system_score_codex":0.0005980756,"about_ca_system_score_gemma":0.0005175109,"threshold_uncertainty_score":0.009436786},"labels":[],"label_agreement":null},{"id":"W4233345581","doi":"10.32920/ryerson.14654679","title":"Mixed signal testing system technique with algebraic signature analyzer without carry propagation","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Carry (investment); Computer science; Logic analyzer; Radix (gastropod); SIGNAL (programming language); Algorithm; Algebraic number; Coding (social sciences); Arithmetic; Computer engineering; Computer hardware; Theoretical computer science; Mathematics; Statistics","score_opus":0.027418445665447086,"score_gpt":0.22340083979695796,"score_spread":0.19598239413151086,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233345581","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03576828,0.00047728527,0.9421172,0.00031824634,0.00023292194,0.0001982303,0.00016413914,0.004427955,0.016295757],"genre_scores_gemma":[0.5684695,0.0003019317,0.41573292,0.00027585923,0.00013730163,0.0001565519,0.00028856238,0.00024479887,0.014392516],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987399,0.00017450136,0.00006151272,0.00018485376,0.0007718987,0.00006737225],"domain_scores_gemma":[0.9992562,0.00014108334,0.00009533312,0.00016652654,0.00030445884,0.000036464833],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037086694,0.000588242,0.00042630357,0.0011982037,0.0004582157,0.0011037315,0.0010472359,0.000533889,0.005104718],"category_scores_gemma":[0.0009938125,0.0002257056,0.00031591483,0.0010861548,0.00051927543,0.0015441072,0.000743901,0.0007903196,0.001764254],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000639527,0.00013367088,0.0016625634,0.00035745875,0.00009079409,0.00060965604,0.00025277844,0.0042494987,0.41066948,0.07761014,0.006447095,0.49727732],"study_design_scores_gemma":[0.00016146044,0.0013180361,0.0019081518,0.00006465057,0.00018419957,0.006394788,0.00011992624,0.18666193,0.71763766,0.026266644,0.059170946,0.000111631736],"about_ca_topic_score_codex":0.00047980805,"about_ca_topic_score_gemma":0.00061765057,"teacher_disagreement_score":0.005104718,"about_ca_system_score_codex":0.0004968134,"about_ca_system_score_gemma":0.00071080646,"threshold_uncertainty_score":0.01707697},"labels":[],"label_agreement":null},{"id":"W4233600857","doi":"10.1145/611851.611865","title":"Recursive circuit clustering for minimum delay and area","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Cluster analysis; Computer science; Parallel computing; Artificial intelligence","score_opus":0.04174516394402266,"score_gpt":0.24226767608229194,"score_spread":0.20052251213826927,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233600857","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013630134,0.00018818554,0.9826148,0.00006267896,0.00001385671,0.000057579582,0.000041800922,0.0011174234,0.0022735223],"genre_scores_gemma":[0.14714383,0.00014605098,0.8484581,0.000057909598,0.000020528729,0.00011754704,0.00025853037,0.00026693344,0.003530543],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995431,0.0000649401,0.000021288215,0.00010734079,0.0001962091,0.00006706544],"domain_scores_gemma":[0.9994735,0.00016236503,0.00007102815,0.00012659926,0.00014969526,0.000016917049],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025695743,0.0006995208,0.00059777277,0.0008924238,0.0006012437,0.00050194305,0.0011663178,0.00050171965,0.0034897614],"category_scores_gemma":[0.0012946036,0.0003479805,0.00048496926,0.0010619684,0.0004463928,0.00083567295,0.0005850153,0.0005661967,0.0010391155],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011203438,0.000074891876,0.0006551079,0.00022518884,0.000063376436,0.00011763058,0.00016852585,0.35135522,0.07875568,0.03682328,0.00636461,0.5252845],"study_design_scores_gemma":[0.00003623438,0.00017672966,0.00069561054,0.00001633294,0.00004158367,0.00028660163,0.000037135065,0.9243056,0.044418618,0.016913384,0.0130386995,0.000033384815],"about_ca_topic_score_codex":0.0025926384,"about_ca_topic_score_gemma":0.0052462025,"teacher_disagreement_score":0.0034897614,"about_ca_system_score_codex":0.0008695439,"about_ca_system_score_gemma":0.0010164957,"threshold_uncertainty_score":0.011674404},"labels":[],"label_agreement":null},{"id":"W4233694000","doi":"10.1142/s0218126600000081","title":"NOVEL TEST GENERATION ALGORITHM FOR COMBINATION CIRCUITS","year":2000,"lang":"en","type":"article","venue":"Journal of Circuits Systems and Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor; Toronto Metropolitan University","funders":"","keywords":"Automatic test pattern generation; Combinational logic; Testability; Algorithm; Test set; Fault coverage; Set (abstract data type); Fault (geology); Stuck-at fault; Upper and lower bounds; Electronic circuit; Enumeration; Sequential logic; Computer science; Mathematics; Logic gate; Fault detection and isolation; Engineering; Discrete mathematics; Statistics; Artificial intelligence","score_opus":0.028754580554792214,"score_gpt":0.23459901445591183,"score_spread":0.20584443390111962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233694000","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011959985,0.00024101054,0.98142046,0.00012948968,0.000048923797,0.00013433115,0.00015736252,0.0024982612,0.0034101105],"genre_scores_gemma":[0.16077693,0.00015896492,0.8341326,0.00017765863,0.000048812904,0.0002665942,0.00093687314,0.00023998637,0.0032615513],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99941313,0.00011795092,0.00004135321,0.00013961195,0.000230046,0.000057902624],"domain_scores_gemma":[0.99928325,0.0003375494,0.00005293686,0.00008679678,0.00021632633,0.000023237028],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042575857,0.0007709501,0.00070925965,0.0010964151,0.0004421812,0.0007007779,0.0010671228,0.0008625836,0.006009192],"category_scores_gemma":[0.0019514582,0.00033541376,0.0005573202,0.0010866636,0.0003501222,0.0009955942,0.0007569726,0.00068798556,0.001134725],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030591415,0.00012423532,0.001006874,0.00022487577,0.000058129557,0.00033269048,0.000084254534,0.1096659,0.022504348,0.019992936,0.0103869205,0.83531296],"study_design_scores_gemma":[0.00015093162,0.0001450178,0.00036703903,0.000027139113,0.000028834937,0.0005420318,0.000013682605,0.96348023,0.00994562,0.015451234,0.009829076,0.000019144565],"about_ca_topic_score_codex":0.0011618895,"about_ca_topic_score_gemma":0.001355434,"teacher_disagreement_score":0.006009192,"about_ca_system_score_codex":0.000551667,"about_ca_system_score_gemma":0.00069414504,"threshold_uncertainty_score":0.02010274},"labels":[],"label_agreement":null},{"id":"W4234114447","doi":"10.2307/2687305","title":"In Search of a Missing Link: A Case Study in Error-Correcting Codes","year":2001,"lang":"en","type":"article","venue":"College Mathematics Journal","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Mathematics; Link (geometry); Arithmetic; Statistics; Mathematics education; Combinatorics","score_opus":0.08564735269603951,"score_gpt":0.3409061562993457,"score_spread":0.25525880360330616,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234114447","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92049813,0.0012599312,0.03172016,0.013515136,0.00020051832,0.00043457263,0.00065976434,0.0007677883,0.030944126],"genre_scores_gemma":[0.96785426,0.00069628493,0.017151665,0.0008460661,0.00008814395,0.00009268345,0.00030325545,0.00029876325,0.012668731],"study_design_codex":"case_report","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9964394,0.0013473288,0.00025286854,0.00029528784,0.0012239807,0.00044105473],"domain_scores_gemma":[0.9389698,0.045625623,0.0039221114,0.003968109,0.005057667,0.0024567079],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0035016977,0.00064885855,0.0005757177,0.002468172,0.0070896316,0.0025481938,0.0024247516,0.008055336,0.0075219963],"category_scores_gemma":[0.044957485,0.00042531354,0.00072264666,0.0037498341,0.0030763303,0.004180737,0.001746989,0.0029522087,0.0015655332],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011691714,0.0017682555,0.087344244,0.0007671153,0.00015224972,0.60944784,0.03994317,0.01707168,0.0036669238,0.040345058,0.039148025,0.15917626],"study_design_scores_gemma":[0.00034482963,0.0018855567,0.01973885,0.00083301245,0.0003118555,0.65769804,0.061774693,0.063946255,0.018837905,0.05112221,0.12317585,0.00033095118],"about_ca_topic_score_codex":0.015721953,"about_ca_topic_score_gemma":0.022198966,"teacher_disagreement_score":0.015721953,"about_ca_system_score_codex":0.0014704956,"about_ca_system_score_gemma":0.0020053622,"threshold_uncertainty_score":0.031260848},"labels":[],"label_agreement":null},{"id":"W4234744634","doi":"10.1109/aspdac.2004.1337721","title":"Automatic process migration of datapath hard IP libraries","year":2005,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer architecture; Computer science; Process (computing); Reusability; Integrated circuit layout; Integrated circuit design; Circuit design; Embedded system; Integrated circuit; Operating system; Software","score_opus":0.041094588767523574,"score_gpt":0.24420037308689965,"score_spread":0.2031057843193761,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234744634","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2042691,0.0003231644,0.7757312,0.00015739303,0.000048725033,0.00036187918,0.00020766491,0.012486177,0.0064146975],"genre_scores_gemma":[0.608299,0.00030618097,0.38014272,0.00020582291,0.000026432157,0.0003196128,0.0011218304,0.001419552,0.00815879],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999683,0.000045566037,0.000021585953,0.00004498791,0.00013978808,0.00006510236],"domain_scores_gemma":[0.99935013,0.00015742595,0.000086357795,0.00022124317,0.00015826804,0.000026455677],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044488686,0.000495284,0.0002901921,0.0006415329,0.0003562275,0.00066409877,0.00091669534,0.000287721,0.0016430472],"category_scores_gemma":[0.0015547784,0.00026864672,0.00035209671,0.00038911283,0.00023392809,0.0006652108,0.0007704734,0.0005569163,0.00055747526],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033333997,0.00019910664,0.005719664,0.00024916997,0.000036880938,0.0005327506,0.0006147535,0.048417803,0.2804357,0.012676222,0.005948715,0.64483595],"study_design_scores_gemma":[0.0001100568,0.00042131447,0.003912966,0.000042119475,0.00006513198,0.000644474,0.00018585986,0.29412168,0.6409727,0.010799185,0.048677307,0.00004730059],"about_ca_topic_score_codex":0.00096015754,"about_ca_topic_score_gemma":0.0013810924,"teacher_disagreement_score":0.0016430472,"about_ca_system_score_codex":0.00050261646,"about_ca_system_score_gemma":0.001014213,"threshold_uncertainty_score":0.0054965615},"labels":[],"label_agreement":null},{"id":"W4235427344","doi":"10.32920/ryerson.14661957.v1","title":"Error locating: degree constraints","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; Toronto Metropolitan University","funders":"","keywords":"Degree (music); Graph; Computer science; Representation (politics); Algorithm; Mathematics; Theoretical computer science","score_opus":0.10856966705999489,"score_gpt":0.291768635109581,"score_spread":0.18319896804958613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4235427344","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.084984094,0.0005999841,0.85844857,0.0020095024,0.00021641965,0.000183063,0.0015712682,0.0007881875,0.051199023],"genre_scores_gemma":[0.7662649,0.0013551477,0.20372277,0.0006956692,0.00026805632,0.00043446603,0.001210817,0.0009768227,0.025071282],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976043,0.0004654497,0.00014417325,0.0005727893,0.0007748999,0.0004384425],"domain_scores_gemma":[0.9822006,0.011827973,0.0012662893,0.0022991714,0.0018474599,0.0005585018],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013812325,0.0008968961,0.0006438921,0.0012532442,0.0012303513,0.002109524,0.0017649756,0.001165933,0.010493333],"category_scores_gemma":[0.017490963,0.0006915949,0.0007370358,0.0013341206,0.0018313462,0.004904358,0.002295129,0.0018365802,0.0017665067],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025411032,0.000087155495,0.005177785,0.00061496516,0.0000455369,0.00061928143,0.00057584874,0.24852908,0.020676652,0.59846294,0.016709825,0.108246855],"study_design_scores_gemma":[0.000051132334,0.00014107671,0.0021773197,0.00012062997,0.000046048583,0.0009315052,0.00031329656,0.24498808,0.017272718,0.691171,0.042715732,0.00007153833],"about_ca_topic_score_codex":0.001992045,"about_ca_topic_score_gemma":0.0036548646,"teacher_disagreement_score":0.010493333,"about_ca_system_score_codex":0.0010053018,"about_ca_system_score_gemma":0.0008844095,"threshold_uncertainty_score":0.03510374},"labels":[],"label_agreement":null},{"id":"W4236174831","doi":"10.1109/tsp.2018.2881554","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Santa Clara University; Queen's University Belfast; Mitsubishi Electric Research Laboratories; Carnegie Mellon University; Harvard University","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications; Programming language","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4236174831","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006617737,0.005708612,0.112807676,0.009136424,0.03054709,0.0004103507,0.015620233,0.007474654,0.81167716],"genre_scores_gemma":[0.035366453,0.00535275,0.01582285,0.00088970095,0.0027162815,0.00013081955,0.01602522,0.0013937885,0.92230225],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999508,0.00004176506,0.000038319562,0.000072378185,0.00028794375,0.000051508036],"domain_scores_gemma":[0.998473,0.00023326217,0.0000655153,0.0003806742,0.0007439718,0.00010371311],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0005854381,0.0012684115,0.00089962553,0.0021435071,0.0006777702,0.0024191318,0.00088081893,0.0018662163,0.5270462],"category_scores_gemma":[0.0025634407,0.0003666467,0.00033009605,0.0020024953,0.00034939597,0.0019175357,0.0009957938,0.0012963865,0.34192964],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023671992,0.00011956577,0.0002726665,0.0003361566,0.000013917486,0.00011111061,0.00003214695,0.0013983916,0.0075282403,0.013905192,0.60626525,0.36978057],"study_design_scores_gemma":[0.000050615654,0.00010054784,0.00062875735,0.00020889287,0.000033346412,0.0002473943,0.000040341507,0.011440035,0.0075109834,0.009824761,0.96988153,0.00003283622],"about_ca_topic_score_codex":0.0009886695,"about_ca_topic_score_gemma":0.0017713348,"teacher_disagreement_score":0.4729538,"about_ca_system_score_codex":0.0005162282,"about_ca_system_score_gemma":0.0009787276,"threshold_uncertainty_score":0.6746112},"labels":[],"label_agreement":null},{"id":"W4236878635","doi":"10.1109/tsp.2018.2858940","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories; Carnegie Mellon University; Harvard University","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Digital signal processing; Computer hardware; Programming language","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4236878635","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006617737,0.005708612,0.112807676,0.009136424,0.03054709,0.0004103507,0.015620233,0.007474654,0.81167716],"genre_scores_gemma":[0.035366453,0.00535275,0.01582285,0.00088970095,0.0027162815,0.00013081955,0.01602522,0.0013937885,0.92230225],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999508,0.00004176506,0.000038319562,0.000072378185,0.00028794375,0.000051508036],"domain_scores_gemma":[0.998473,0.00023326217,0.0000655153,0.0003806742,0.0007439718,0.00010371311],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0005854381,0.0012684115,0.00089962553,0.0021435071,0.0006777702,0.0024191318,0.00088081893,0.0018662163,0.5270462],"category_scores_gemma":[0.0025634407,0.0003666467,0.00033009605,0.0020024953,0.00034939597,0.0019175357,0.0009957938,0.0012963865,0.34192964],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023671992,0.00011956577,0.0002726665,0.0003361566,0.000013917486,0.00011111061,0.00003214695,0.0013983916,0.0075282403,0.013905192,0.60626525,0.36978057],"study_design_scores_gemma":[0.000050615654,0.00010054784,0.00062875735,0.00020889287,0.000033346412,0.0002473943,0.000040341507,0.011440035,0.0075109834,0.009824761,0.96988153,0.00003283622],"about_ca_topic_score_codex":0.0009886695,"about_ca_topic_score_gemma":0.0017713348,"teacher_disagreement_score":0.5270462,"about_ca_system_score_codex":0.0005162282,"about_ca_system_score_gemma":0.0009787276,"threshold_uncertainty_score":0.6746112},"labels":[],"label_agreement":null},{"id":"W4237135760","doi":"10.1109/date.2008.4484858","title":"Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation","year":2008,"lang":"en","type":"article","venue":"2008 Design, Automation and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":55,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; TRACE (psycholinguistics); Computer science; Identification (biology); Chip; Set (abstract data type); State (computer science); Software bug; Embedded system; Real-time computing; Software; Computer hardware; Algorithm; Operating system; Mathematics","score_opus":0.04872749868183594,"score_gpt":0.2643035914894865,"score_spread":0.21557609280765055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237135760","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.110601194,0.00014013879,0.8843368,0.00008697889,0.00001431433,0.000073609444,0.000069468806,0.0041165305,0.0005609011],"genre_scores_gemma":[0.7506198,0.000056734254,0.24843432,0.000035717887,0.00001206726,0.00008140351,0.00014572042,0.000110782894,0.0005033759],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99776435,0.00076144765,0.00011660473,0.00033534478,0.00085539947,0.00016685502],"domain_scores_gemma":[0.99371743,0.003112135,0.00096880796,0.0015752547,0.00053130864,0.00009503282],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013836728,0.0006582042,0.00074637425,0.001538821,0.00041460633,0.00072982564,0.0012465549,0.00053232163,0.0014479609],"category_scores_gemma":[0.0074535287,0.00028589548,0.00039311606,0.00084156985,0.0008817267,0.0015882319,0.00093909213,0.00087245024,0.00023025411],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008846018,0.0004895171,0.006067407,0.00015661596,0.00005432521,0.00027995722,0.00046474463,0.15393938,0.14477,0.015883135,0.0010953861,0.6759149],"study_design_scores_gemma":[0.0000674901,0.00039130612,0.0028439607,0.000020188763,0.000027567934,0.00027846984,0.000059140904,0.83683306,0.14576985,0.011919156,0.0017472852,0.000042567422],"about_ca_topic_score_codex":0.0012104415,"about_ca_topic_score_gemma":0.0017418996,"teacher_disagreement_score":0.001538821,"about_ca_system_score_codex":0.0005192811,"about_ca_system_score_gemma":0.0013431725,"threshold_uncertainty_score":0.0073176622},"labels":[],"label_agreement":null},{"id":"W4237560975","doi":"10.1109/tsp.2018.2839129","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237560975","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006617737,0.005708612,0.112807676,0.009136424,0.03054709,0.0004103507,0.015620233,0.007474654,0.81167716],"genre_scores_gemma":[0.035366453,0.00535275,0.01582285,0.00088970095,0.0027162815,0.00013081955,0.01602522,0.0013937885,0.92230225],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999508,0.00004176506,0.000038319562,0.000072378185,0.00028794375,0.000051508036],"domain_scores_gemma":[0.998473,0.00023326217,0.0000655153,0.0003806742,0.0007439718,0.00010371311],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0005854381,0.0012684115,0.00089962553,0.0021435071,0.0006777702,0.0024191318,0.00088081893,0.0018662163,0.5270462],"category_scores_gemma":[0.0025634407,0.0003666467,0.00033009605,0.0020024953,0.00034939597,0.0019175357,0.0009957938,0.0012963865,0.34192964],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023671992,0.00011956577,0.0002726665,0.0003361566,0.000013917486,0.00011111061,0.00003214695,0.0013983916,0.0075282403,0.013905192,0.60626525,0.36978057],"study_design_scores_gemma":[0.000050615654,0.00010054784,0.00062875735,0.00020889287,0.000033346412,0.0002473943,0.000040341507,0.011440035,0.0075109834,0.009824761,0.96988153,0.00003283622],"about_ca_topic_score_codex":0.0009886695,"about_ca_topic_score_gemma":0.0017713348,"teacher_disagreement_score":0.5270462,"about_ca_system_score_codex":0.0005162282,"about_ca_system_score_gemma":0.0009787276,"threshold_uncertainty_score":0.6746112},"labels":[],"label_agreement":null},{"id":"W4238284633","doi":"10.1109/tsp.2018.2870784","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Santa Clara University; Queen's University Belfast; Mitsubishi Electric Research Laboratories; Carnegie Mellon University; Harvard University","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238284633","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006617737,0.005708612,0.112807676,0.009136424,0.03054709,0.0004103507,0.015620233,0.007474654,0.81167716],"genre_scores_gemma":[0.035366453,0.00535275,0.01582285,0.00088970095,0.0027162815,0.00013081955,0.01602522,0.0013937885,0.92230225],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999508,0.00004176506,0.000038319562,0.000072378185,0.00028794375,0.000051508036],"domain_scores_gemma":[0.998473,0.00023326217,0.0000655153,0.0003806742,0.0007439718,0.00010371311],"candidate_categories":["scholarly_communication","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0005854381,0.0012684115,0.00089962553,0.0021435071,0.0006777702,0.0024191318,0.00088081893,0.0018662163,0.5270462],"category_scores_gemma":[0.0025634407,0.0003666467,0.00033009605,0.0020024953,0.00034939597,0.0019175357,0.0009957938,0.0012963865,0.34192964],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023671992,0.00011956577,0.0002726665,0.0003361566,0.000013917486,0.00011111061,0.00003214695,0.0013983916,0.0075282403,0.013905192,0.60626525,0.36978057],"study_design_scores_gemma":[0.000050615654,0.00010054784,0.00062875735,0.00020889287,0.000033346412,0.0002473943,0.000040341507,0.011440035,0.0075109834,0.009824761,0.96988153,0.00003283622],"about_ca_topic_score_codex":0.0009886695,"about_ca_topic_score_gemma":0.0017713348,"teacher_disagreement_score":0.9975809,"about_ca_system_score_codex":0.0005162282,"about_ca_system_score_gemma":0.0009787276,"threshold_uncertainty_score":0.6746112},"labels":[],"label_agreement":null},{"id":"W4239833819","doi":"10.1109/tsp.2018.2839121","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories","keywords":"Computer science; Signal processing; Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4239833819","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006617737,0.005708612,0.112807676,0.009136424,0.03054709,0.0004103507,0.015620233,0.007474654,0.81167716],"genre_scores_gemma":[0.035366453,0.00535275,0.01582285,0.00088970095,0.0027162815,0.00013081955,0.01602522,0.0013937885,0.92230225],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999508,0.00004176506,0.000038319562,0.000072378185,0.00028794375,0.000051508036],"domain_scores_gemma":[0.998473,0.00023326217,0.0000655153,0.0003806742,0.0007439718,0.00010371311],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0005854381,0.0012684115,0.00089962553,0.0021435071,0.0006777702,0.0024191318,0.00088081893,0.0018662163,0.5270462],"category_scores_gemma":[0.0025634407,0.0003666467,0.00033009605,0.0020024953,0.00034939597,0.0019175357,0.0009957938,0.0012963865,0.34192964],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023671992,0.00011956577,0.0002726665,0.0003361566,0.000013917486,0.00011111061,0.00003214695,0.0013983916,0.0075282403,0.013905192,0.60626525,0.36978057],"study_design_scores_gemma":[0.000050615654,0.00010054784,0.00062875735,0.00020889287,0.000033346412,0.0002473943,0.000040341507,0.011440035,0.0075109834,0.009824761,0.96988153,0.00003283622],"about_ca_topic_score_codex":0.0009886695,"about_ca_topic_score_gemma":0.0017713348,"teacher_disagreement_score":0.4729538,"about_ca_system_score_codex":0.0005162282,"about_ca_system_score_gemma":0.0009787276,"threshold_uncertainty_score":0.6746112},"labels":[],"label_agreement":null},{"id":"W4240612068","doi":"10.7873/date.2015.0342","title":"A Methodology for Automated Design of Embedded Bit-flips Detectors in Post-Silicon Validation","year":2015,"lang":"en","type":"article","venue":"Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), 2015","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"McGill University","keywords":"Computer science; Detector; Bit (key); Latency (audio); Domain (mathematical analysis); Embedded system; Computer hardware; Computer engineering; Real-time computing; Mathematics","score_opus":0.2614822672069271,"score_gpt":0.35945078265618186,"score_spread":0.09796851544925478,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4240612068","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004483208,0.000049775314,0.9931136,0.000032839194,0.000012296073,0.0001873913,0.000042183892,0.0017354547,0.00034329295],"genre_scores_gemma":[0.1025859,0.00007719399,0.8955951,0.000083917155,0.000014736538,0.00034884864,0.00019332198,0.00028739692,0.00081368466],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9957545,0.0014378483,0.00038111198,0.0006169097,0.0014491131,0.0003605078],"domain_scores_gemma":[0.9922862,0.0034234538,0.0010317763,0.0016320371,0.0015014563,0.0001251447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0034397806,0.0013366663,0.000862383,0.0013320335,0.000632774,0.0015043154,0.0024990304,0.0011885207,0.0027459555],"category_scores_gemma":[0.008425258,0.0007538146,0.0016634634,0.0006055139,0.0014679877,0.00159647,0.0015655935,0.0013927228,0.0010400941],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041819602,0.0005612786,0.006239552,0.0012974606,0.0002780907,0.0009006372,0.000766541,0.2186952,0.20555116,0.072111875,0.003592769,0.48958728],"study_design_scores_gemma":[0.00012131499,0.0008514065,0.0010873729,0.00016633458,0.00017719094,0.0005960557,0.00012823209,0.78115153,0.16335157,0.03926586,0.013025028,0.00007822457],"about_ca_topic_score_codex":0.0009744044,"about_ca_topic_score_gemma":0.001559146,"teacher_disagreement_score":0.0034397806,"about_ca_system_score_codex":0.0007065069,"about_ca_system_score_gemma":0.0021623704,"threshold_uncertainty_score":0.018191516},"labels":[],"label_agreement":null},{"id":"W4241528080","doi":"10.1109/tsp.2018.2870764","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories; Carnegie Mellon University; Harvard University","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241528080","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006617737,0.005708612,0.112807676,0.009136424,0.03054709,0.0004103507,0.015620233,0.007474654,0.81167716],"genre_scores_gemma":[0.035366453,0.00535275,0.01582285,0.00088970095,0.0027162815,0.00013081955,0.01602522,0.0013937885,0.92230225],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999508,0.00004176506,0.000038319562,0.000072378185,0.00028794375,0.000051508036],"domain_scores_gemma":[0.998473,0.00023326217,0.0000655153,0.0003806742,0.0007439718,0.00010371311],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0005854381,0.0012684115,0.00089962553,0.0021435071,0.0006777702,0.0024191318,0.00088081893,0.0018662163,0.5270462],"category_scores_gemma":[0.0025634407,0.0003666467,0.00033009605,0.0020024953,0.00034939597,0.0019175357,0.0009957938,0.0012963865,0.34192964],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023671992,0.00011956577,0.0002726665,0.0003361566,0.000013917486,0.00011111061,0.00003214695,0.0013983916,0.0075282403,0.013905192,0.60626525,0.36978057],"study_design_scores_gemma":[0.000050615654,0.00010054784,0.00062875735,0.00020889287,0.000033346412,0.0002473943,0.000040341507,0.011440035,0.0075109834,0.009824761,0.96988153,0.00003283622],"about_ca_topic_score_codex":0.0009886695,"about_ca_topic_score_gemma":0.0017713348,"teacher_disagreement_score":0.4729538,"about_ca_system_score_codex":0.0005162282,"about_ca_system_score_gemma":0.0009787276,"threshold_uncertainty_score":0.6746112},"labels":[],"label_agreement":null},{"id":"W4241836984","doi":"10.1109/iccad.2003.1257872","title":"Hardware/software co-testing of embedded memories in complex SOCs","year":2004,"lang":"en","type":"article","venue":"ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Embedded system; Overhead (engineering); Computer science; Scalability; System on a chip; Embedded software; Software; Chip; Design for testing; Computer hardware; Reliability engineering; Engineering; Operating system","score_opus":0.13819382706692487,"score_gpt":0.316617270461211,"score_spread":0.17842344339428615,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241836984","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31328997,0.0006584524,0.68076366,0.00015877663,0.000043348868,0.000094710995,0.000031728443,0.0017927547,0.0031665785],"genre_scores_gemma":[0.9009363,0.0001273078,0.09742887,0.00006982687,0.00002594488,0.000059038928,0.000049441147,0.00006388319,0.0012393089],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99928504,0.0001911084,0.00004603385,0.00009531405,0.00030342297,0.00007914544],"domain_scores_gemma":[0.998467,0.00066291634,0.00024377168,0.00033778406,0.00022899773,0.000059502006],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004620897,0.00045232923,0.00033719366,0.00051085744,0.00019720457,0.0006249904,0.0008297873,0.0004726861,0.0010159744],"category_scores_gemma":[0.0016645081,0.00019192879,0.00032584375,0.00032108524,0.00051245495,0.00084427505,0.0005881842,0.0004217357,0.00013727463],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008735032,0.00033313103,0.0070674247,0.0003560504,0.00014550141,0.0014378461,0.00028340842,0.12728146,0.29490453,0.019870145,0.0011021399,0.5463448],"study_design_scores_gemma":[0.00006861755,0.00089303986,0.0019467296,0.000025522013,0.00008296558,0.0016083803,0.00005653753,0.7354902,0.24693528,0.008927674,0.0039413255,0.00002371264],"about_ca_topic_score_codex":0.0003060834,"about_ca_topic_score_gemma":0.00051347,"teacher_disagreement_score":0.0010159744,"about_ca_system_score_codex":0.00024053482,"about_ca_system_score_gemma":0.00042588884,"threshold_uncertainty_score":0.0033987164},"labels":[],"label_agreement":null},{"id":"W4241863838","doi":"10.1109/tsp.2018.2881566","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Santa Clara University; Queen's University Belfast; Mitsubishi Electric Research Laboratories; Carnegie Mellon University; Harvard University","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241863838","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006617737,0.005708612,0.112807676,0.009136424,0.03054709,0.0004103507,0.015620233,0.007474654,0.81167716],"genre_scores_gemma":[0.035366453,0.00535275,0.01582285,0.00088970095,0.0027162815,0.00013081955,0.01602522,0.0013937885,0.92230225],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999508,0.00004176506,0.000038319562,0.000072378185,0.00028794375,0.000051508036],"domain_scores_gemma":[0.998473,0.00023326217,0.0000655153,0.0003806742,0.0007439718,0.00010371311],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0005854381,0.0012684115,0.00089962553,0.0021435071,0.0006777702,0.0024191318,0.00088081893,0.0018662163,0.5270462],"category_scores_gemma":[0.0025634407,0.0003666467,0.00033009605,0.0020024953,0.00034939597,0.0019175357,0.0009957938,0.0012963865,0.34192964],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023671992,0.00011956577,0.0002726665,0.0003361566,0.000013917486,0.00011111061,0.00003214695,0.0013983916,0.0075282403,0.013905192,0.60626525,0.36978057],"study_design_scores_gemma":[0.000050615654,0.00010054784,0.00062875735,0.00020889287,0.000033346412,0.0002473943,0.000040341507,0.011440035,0.0075109834,0.009824761,0.96988153,0.00003283622],"about_ca_topic_score_codex":0.0009886695,"about_ca_topic_score_gemma":0.0017713348,"teacher_disagreement_score":0.4729538,"about_ca_system_score_codex":0.0005162282,"about_ca_system_score_gemma":0.0009787276,"threshold_uncertainty_score":0.6746112},"labels":[],"label_agreement":null},{"id":"W4242038055","doi":"10.1109/iccad.1996.569904","title":"Metrics, techniques and recent developments in mixed-signal testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Mixed-signal integrated circuit; Computer science; Analogue electronics; Sampling (signal processing); SIGNAL (programming language); Electronic circuit; Digital electronics; Automatic test equipment; Analog signal; Focus (optics); Electronic engineering; Integrated circuit; Digital signal processing; Computer hardware; Reliability engineering; Engineering; Electrical engineering; Telecommunications","score_opus":0.0740849164012327,"score_gpt":0.2405858848193171,"score_spread":0.16650096841808437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242038055","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0038091552,0.22786771,0.7368062,0.0033210358,0.0010988325,0.00014674646,0.00029358643,0.00072785234,0.025928818],"genre_scores_gemma":[0.11565975,0.16352376,0.7003599,0.0016645739,0.0038611016,0.0005341118,0.00092126563,0.000709842,0.012765737],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9925706,0.002156946,0.0007321684,0.0011036887,0.0032451951,0.00019145363],"domain_scores_gemma":[0.9846335,0.009425524,0.0010917201,0.0011489101,0.003325352,0.00037500172],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0055448427,0.002620501,0.0017363648,0.0076840767,0.000714889,0.005196978,0.0027734756,0.0018722303,0.0044080596],"category_scores_gemma":[0.022082824,0.00092534744,0.000827324,0.011178385,0.0038885653,0.009664021,0.0019699305,0.0030369253,0.002284236],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008039217,0.00006815004,0.001936198,0.002156421,0.000060901468,0.00021621076,0.00027196785,0.01235746,0.0033634224,0.3817793,0.007688733,0.5900208],"study_design_scores_gemma":[0.000028683195,0.0004220437,0.0025425092,0.001194752,0.000095399526,0.00328429,0.0002692898,0.08331825,0.009854802,0.58963096,0.30913717,0.00022194163],"about_ca_topic_score_codex":0.0011852414,"about_ca_topic_score_gemma":0.00089478225,"teacher_disagreement_score":0.0076840767,"about_ca_system_score_codex":0.002361809,"about_ca_system_score_gemma":0.0011820676,"threshold_uncertainty_score":0.029324293},"labels":[],"label_agreement":null},{"id":"W4242199054","doi":"10.1109/dac.2003.1219139","title":"Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Die (integrated circuit); Power grid; Voltage; Voltage drop; Leakage (economics); Grid; Leakage power; Computer science; Environmental science; Electrical engineering; Electronic engineering; Power (physics); Engineering; Mechanical engineering; Transistor; Mathematics; Physics","score_opus":0.04336309476274766,"score_gpt":0.2768579591042649,"score_spread":0.23349486434151726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242199054","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27908415,0.00012154633,0.7188141,0.000057149697,0.0000108818795,0.00003324312,0.000227784,0.0010143134,0.0006368922],"genre_scores_gemma":[0.9616405,0.000094761395,0.037462823,0.000020152307,0.000023024802,0.00003120941,0.00046167232,0.000061599465,0.00020433939],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993492,0.00015117864,0.000042472653,0.000097042,0.00031743984,0.000042532032],"domain_scores_gemma":[0.99319094,0.0044650575,0.000839511,0.0007294309,0.0006745213,0.00010046481],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00079244806,0.00037508176,0.00042892725,0.0008520713,0.0001257396,0.0003985372,0.0005072835,0.00033988795,0.00029438123],"category_scores_gemma":[0.010764705,0.00026264318,0.00025187194,0.00083541067,0.00028689238,0.00073658815,0.00042718512,0.00042648727,0.0001566044],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003322656,0.000090461086,0.041180007,0.000107370295,0.00011800466,0.00041333618,0.000100401325,0.7882366,0.052752886,0.0047727004,0.0005412608,0.11135458],"study_design_scores_gemma":[0.0000036237855,0.00005167966,0.0058928295,0.0000028321938,0.000008684798,0.00011334173,0.000007577934,0.98211735,0.010508561,0.0011772937,0.00010838365,0.000007855891],"about_ca_topic_score_codex":0.0007177349,"about_ca_topic_score_gemma":0.0011029468,"teacher_disagreement_score":0.0008520713,"about_ca_system_score_codex":0.00030820462,"about_ca_system_score_gemma":0.00035944558,"threshold_uncertainty_score":0.004190922},"labels":[],"label_agreement":null},{"id":"W4242691277","doi":"10.1007/978-1-4020-6488-3_35","title":"Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-Chip Test Data Compression/Decompression","year":2008,"lang":"en","type":"book-chapter","venue":"Design, Automation, and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Compression (physics); Overhead (engineering); Computer science; Decompression; Test (biology); Embedded system; Chip; Compression ratio; Data compression; Test compression; Computer hardware; Engineering; Operating system; Materials science; Artificial intelligence; Telecommunications; Automatic test pattern generation; Electrical engineering; Medicine; Geology; Automotive engineering; Composite material; Surgery","score_opus":0.04238592642799162,"score_gpt":0.242673801311518,"score_spread":0.2002878748835264,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242691277","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12382752,0.017411655,0.80733085,0.00090944313,0.00055907795,0.00029267717,0.0005817156,0.012924044,0.03616307],"genre_scores_gemma":[0.5368716,0.0047741598,0.42790645,0.00047038024,0.00039934873,0.00016111546,0.001375964,0.0016400897,0.026400784],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994505,0.000059562317,0.00003562603,0.00008195952,0.0003142264,0.00005812726],"domain_scores_gemma":[0.9990096,0.0004706871,0.00008246203,0.00013136417,0.00027501004,0.00003093438],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003516868,0.0012778138,0.0007226611,0.0012760753,0.0003158028,0.00094972143,0.0017293164,0.00068843714,0.009124956],"category_scores_gemma":[0.0019489402,0.00030653138,0.00033774626,0.0016163305,0.00026521992,0.0016534628,0.0004953648,0.0009252562,0.0020527402],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005357267,0.00016302454,0.00060221285,0.00025743787,0.000040862888,0.00010351961,0.000046194775,0.009934144,0.18206958,0.006037163,0.007824256,0.79238594],"study_design_scores_gemma":[0.00017237534,0.0014026739,0.003522705,0.00013236342,0.0003540962,0.0024129367,0.00006764693,0.37707138,0.57311654,0.009067791,0.032583956,0.000095557894],"about_ca_topic_score_codex":0.0009805379,"about_ca_topic_score_gemma":0.0026543962,"teacher_disagreement_score":0.009124956,"about_ca_system_score_codex":0.0007199586,"about_ca_system_score_gemma":0.00051519496,"threshold_uncertainty_score":0.030526042},"labels":[],"label_agreement":null},{"id":"W4243308806","doi":"10.32920/ryerson.14660952","title":"Application Of Residue Codes For Error Detection In Mixed Signal Devices","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Adder; Computer science; Modulo; Residue (chemistry); Residue number system; Digital electronics; Electronic circuit; Error detection and correction; Electronic engineering; Mixed-signal integrated circuit; Algorithm; Computer hardware; Arithmetic; Integrated circuit; Mathematics; Electrical engineering; Engineering; Telecommunications","score_opus":0.03336020637837663,"score_gpt":0.28002973001090925,"score_spread":0.2466695236325326,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243308806","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16539124,0.0032043548,0.8169999,0.00026825996,0.0001365886,0.00008752648,0.00005295557,0.0010747005,0.0127844205],"genre_scores_gemma":[0.927886,0.00059839175,0.06977899,0.000042099327,0.000026886559,0.000019994537,0.000021715707,0.00003532588,0.0015905874],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997454,0.00006540252,0.000010072899,0.00003074923,0.00012907224,0.000019233898],"domain_scores_gemma":[0.9995389,0.00026343254,0.000045279867,0.00006892671,0.000073272524,0.000010179235],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028010522,0.000312965,0.00022242145,0.0006349108,0.0001652089,0.0005930778,0.00035436166,0.00046122604,0.0013774375],"category_scores_gemma":[0.0014063268,0.00009942067,0.0001420957,0.00034249728,0.0004829947,0.00059256115,0.0002597886,0.00031249097,0.00019398551],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037131264,0.00009970289,0.002083665,0.00046050426,0.00004619129,0.00066388166,0.00039483077,0.07856207,0.32731596,0.24787815,0.0011088679,0.3410148],"study_design_scores_gemma":[0.00003294364,0.00051053776,0.00097295176,0.00009047264,0.000029922556,0.0013310626,0.00006539759,0.56545436,0.36481035,0.052358463,0.014300288,0.000043290223],"about_ca_topic_score_codex":0.0001854461,"about_ca_topic_score_gemma":0.00015453054,"teacher_disagreement_score":0.0013774375,"about_ca_system_score_codex":0.00035688656,"about_ca_system_score_gemma":0.00022972126,"threshold_uncertainty_score":0.0046079755},"labels":[],"label_agreement":null},{"id":"W4243509556","doi":"10.1109/lpe.2002.1029518","title":"Low-leakage asymmetric-cell SRAM","year":2003,"lang":"en","type":"article","venue":"Proceedings of the International Symposium on Low Power Electronics and Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Computer science; Sense amplifier; Electronic engineering; Degradation (telecommunications); Latency (audio); Transistor; Electrical engineering; Computer hardware; Engineering; Semiconductor memory; Telecommunications","score_opus":0.008214495742209522,"score_gpt":0.20521458274762128,"score_spread":0.19700008700541174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243509556","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.71776277,0.00268003,0.26059875,0.0003379585,0.00024795634,0.000089502835,0.00079172896,0.0017039223,0.015787436],"genre_scores_gemma":[0.9459932,0.00044870644,0.048877493,0.00017757036,0.000061176244,0.000035670822,0.00038339986,0.000041695144,0.003981036],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997844,0.000017778035,0.000023033092,0.00004087012,0.00010204574,0.000031964653],"domain_scores_gemma":[0.99946576,0.000051618812,0.0001336451,0.00012801292,0.00018557579,0.00003526488],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012972171,0.00029053813,0.00038050194,0.0002879177,0.00023073937,0.0005435404,0.0014786582,0.0003521226,0.0014422883],"category_scores_gemma":[0.00039141142,0.00012472566,0.00016752395,0.0003587568,0.00023289525,0.0009098211,0.00039460027,0.0002702907,0.00071058306],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039130982,0.00013756705,0.0038356634,0.00024869916,0.000050992854,0.00052693166,0.00006975962,0.010660053,0.8058896,0.020012805,0.0024862946,0.15569028],"study_design_scores_gemma":[0.00008345497,0.0011518197,0.00227637,0.000029160372,0.00012653274,0.0037996878,0.000048594804,0.12074401,0.8293269,0.008055189,0.0342928,0.000065427324],"about_ca_topic_score_codex":0.00015127183,"about_ca_topic_score_gemma":0.00041966507,"teacher_disagreement_score":0.0014786582,"about_ca_system_score_codex":0.00019893848,"about_ca_system_score_gemma":0.0002491166,"threshold_uncertainty_score":0.0048249364},"labels":[],"label_agreement":null},{"id":"W4244146598","doi":"10.1109/cjece.2020.3015124","title":"Table of contents","year":2020,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Table (database); Information retrieval; Computer science; Database","score_opus":0.013664800257896506,"score_gpt":0.16333358050829064,"score_spread":0.14966878025039412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244146598","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009842441,0.005655371,0.18870081,0.0015767562,0.0038213297,0.0017262668,0.023882644,0.009092282,0.75570214],"genre_scores_gemma":[0.07217207,0.005490224,0.14202249,0.0013371769,0.0017195124,0.0010133984,0.03958097,0.0022457147,0.7344186],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997259,0.00003844671,0.00001523383,0.000056865545,0.00014555344,0.000017987591],"domain_scores_gemma":[0.9991059,0.00023307747,0.000038003447,0.000116905576,0.00047473315,0.000031428062],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00022307217,0.0006114665,0.00039739604,0.0018580192,0.0007134271,0.0014852124,0.00080090546,0.0005023077,0.32978246],"category_scores_gemma":[0.001961583,0.0002215188,0.00028772288,0.0012126346,0.00019111525,0.00096315914,0.00044002282,0.00040356827,0.14279862],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018837882,0.00011806086,0.0012823927,0.0010001723,0.000023682014,0.0003954453,0.00010476015,0.005630444,0.0181413,0.032219253,0.4034405,0.5374555],"study_design_scores_gemma":[0.000025973328,0.00018992157,0.0020824547,0.0003424367,0.00002482584,0.0007067602,0.00009695112,0.006297417,0.012573916,0.013130403,0.9644983,0.000030690717],"about_ca_topic_score_codex":0.0020734703,"about_ca_topic_score_gemma":0.0021813158,"teacher_disagreement_score":0.6702175,"about_ca_system_score_codex":0.00085881713,"about_ca_system_score_gemma":0.0009136177,"threshold_uncertainty_score":0.955984},"labels":[],"label_agreement":null},{"id":"W4244770959","doi":"10.1109/test.1993.470619","title":"Fault location algorithms for repairable embedded RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Notation; Algorithm; Modular design; Word (group theory); Programming language; Fault (geology); Serial communication; Arithmetic; Parallel computing; Embedded system; Theoretical computer science; Computer hardware; Mathematics","score_opus":0.06057291357591013,"score_gpt":0.26525382785829227,"score_spread":0.20468091428238214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244770959","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016649095,0.0002333229,0.9797782,0.000080579346,0.000028591094,0.00003486929,0.000051763192,0.0013504196,0.0017932524],"genre_scores_gemma":[0.31470484,0.00029919125,0.67726946,0.000089081856,0.000043693362,0.00012087192,0.00037075975,0.0003008417,0.006801312],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99946064,0.00011859891,0.000051600928,0.0001122464,0.00019641196,0.000060500668],"domain_scores_gemma":[0.9982545,0.0009084512,0.00020892652,0.0001990481,0.00039753926,0.00003150453],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00065818854,0.00065403554,0.000497077,0.001115774,0.00029496948,0.001167207,0.0013793231,0.00074705196,0.0044761715],"category_scores_gemma":[0.005469858,0.0002281551,0.00039889774,0.00071348867,0.0006744398,0.0017700192,0.0008608199,0.00070489285,0.0013279236],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002555852,0.00004990538,0.00094169163,0.00021667614,0.000030625095,0.00018410666,0.00028271353,0.26956046,0.012051284,0.13936253,0.004176134,0.57288826],"study_design_scores_gemma":[0.000046950176,0.0000836758,0.00017613563,0.000045310408,0.00001925136,0.0001964077,0.00006862114,0.89002126,0.017993476,0.085906334,0.0054227863,0.000019822119],"about_ca_topic_score_codex":0.0011094286,"about_ca_topic_score_gemma":0.0011889542,"teacher_disagreement_score":0.0044761715,"about_ca_system_score_codex":0.0007832895,"about_ca_system_score_gemma":0.00045789563,"threshold_uncertainty_score":0.0149742365},"labels":[],"label_agreement":null},{"id":"W4245588493","doi":"10.1109/tsp.2018.2839123","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories","keywords":"Computer science; Signal processing; Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245588493","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006617737,0.005708612,0.112807676,0.009136424,0.03054709,0.0004103507,0.015620233,0.007474654,0.81167716],"genre_scores_gemma":[0.035366453,0.00535275,0.01582285,0.00088970095,0.0027162815,0.00013081955,0.01602522,0.0013937885,0.92230225],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999508,0.00004176506,0.000038319562,0.000072378185,0.00028794375,0.000051508036],"domain_scores_gemma":[0.998473,0.00023326217,0.0000655153,0.0003806742,0.0007439718,0.00010371311],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0005854381,0.0012684115,0.00089962553,0.0021435071,0.0006777702,0.0024191318,0.00088081893,0.0018662163,0.5270462],"category_scores_gemma":[0.0025634407,0.0003666467,0.00033009605,0.0020024953,0.00034939597,0.0019175357,0.0009957938,0.0012963865,0.34192964],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023671992,0.00011956577,0.0002726665,0.0003361566,0.000013917486,0.00011111061,0.00003214695,0.0013983916,0.0075282403,0.013905192,0.60626525,0.36978057],"study_design_scores_gemma":[0.000050615654,0.00010054784,0.00062875735,0.00020889287,0.000033346412,0.0002473943,0.000040341507,0.011440035,0.0075109834,0.009824761,0.96988153,0.00003283622],"about_ca_topic_score_codex":0.0009886695,"about_ca_topic_score_gemma":0.0017713348,"teacher_disagreement_score":0.4729538,"about_ca_system_score_codex":0.0005162282,"about_ca_system_score_gemma":0.0009787276,"threshold_uncertainty_score":0.6746112},"labels":[],"label_agreement":null},{"id":"W4246053076","doi":"10.1109/dac.2001.935505","title":"On optimum switch box designs for 2-D FPGAs","year":2002,"lang":"en","type":"article","venue":"Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Lethbridge; University of Victoria","funders":"","keywords":"Routing (electronic design automation); Field-programmable gate array; Computer science; Topology (electrical circuits); Network topology; Network switch; Embedded system; Electrical engineering; Computer network; Engineering","score_opus":0.09769831982200068,"score_gpt":0.25716711033940975,"score_spread":0.1594687905174091,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246053076","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.119950585,0.0012388002,0.86360276,0.00016657142,0.000049814265,0.00007266453,0.00011998582,0.00024724385,0.01455152],"genre_scores_gemma":[0.5881062,0.0017278075,0.40517676,0.000089618705,0.0000634302,0.000143081,0.00016281687,0.000086156615,0.0044440636],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996257,0.00011024966,0.000022666778,0.00004995566,0.00012671821,0.0000647921],"domain_scores_gemma":[0.99955624,0.0002869108,0.000066605615,0.00004111389,0.000036353646,0.000012814147],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005229845,0.00055602,0.00051626144,0.000650801,0.0002714816,0.0005860399,0.00031320623,0.00044480886,0.0031654853],"category_scores_gemma":[0.0010978711,0.0004788862,0.0006447364,0.00055170513,0.0005318634,0.00090415636,0.0004785951,0.0004797486,0.000347524],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020822202,0.000042176624,0.0007358264,0.00033029175,0.00003131701,0.00015041658,0.00011077652,0.71879375,0.027037535,0.18936202,0.0015223799,0.061675314],"study_design_scores_gemma":[0.000040214756,0.00023495535,0.00038848724,0.00006479358,0.000020851981,0.00016523135,0.000030630177,0.9205155,0.008809582,0.062350214,0.0073538837,0.000025618892],"about_ca_topic_score_codex":0.0005228023,"about_ca_topic_score_gemma":0.0008574353,"teacher_disagreement_score":0.0031654853,"about_ca_system_score_codex":0.00057185476,"about_ca_system_score_gemma":0.00034068048,"threshold_uncertainty_score":0.0105896},"labels":[],"label_agreement":null},{"id":"W4246422893","doi":"10.1109/iccad.2015.7372655","title":"Reducing post-silicon coverage monitoring overhead with emulation and Bayesian feature selection","year":2015,"lang":"en","type":"article","venue":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Emulation; Metric (unit); Overhead (engineering); Bayesian probability; Set (abstract data type); Data mining; Coverage probability; Algorithm; Artificial intelligence; Engineering; Statistics; Mathematics","score_opus":0.08073843140237887,"score_gpt":0.30016361835205957,"score_spread":0.21942518694968072,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246422893","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030564053,0.00012431512,0.966047,0.00012042061,0.000011278898,0.000055905915,0.000062821346,0.002153373,0.0008607863],"genre_scores_gemma":[0.66111153,0.000107235726,0.33614364,0.00019498436,0.000032456413,0.00019951446,0.00045385398,0.0003079746,0.0014488451],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99833727,0.0004646847,0.0000783142,0.0002205002,0.0007520118,0.00014719526],"domain_scores_gemma":[0.9950433,0.0029189491,0.0004991602,0.000737876,0.0007106534,0.0000901302],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015183872,0.0012973555,0.0010100434,0.0012002472,0.00033976434,0.00062366406,0.0014317647,0.0007989454,0.0015980189],"category_scores_gemma":[0.008896832,0.000559716,0.00087961333,0.00071078347,0.00042644926,0.0015045597,0.00092031894,0.0011004384,0.0005316437],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041661254,0.00024627947,0.009288329,0.00010721241,0.00011690211,0.00023970315,0.00014510154,0.4847148,0.037507217,0.0065882425,0.003010512,0.4576191],"study_design_scores_gemma":[0.000018971072,0.000073263465,0.001126423,0.000006482472,0.00001864437,0.00007721172,0.000009427444,0.9868716,0.008301982,0.0028003734,0.00068464765,0.000010968678],"about_ca_topic_score_codex":0.0025996827,"about_ca_topic_score_gemma":0.004786632,"teacher_disagreement_score":0.0025996827,"about_ca_system_score_codex":0.0008171023,"about_ca_system_score_gemma":0.0010132833,"threshold_uncertainty_score":0.008030057},"labels":[],"label_agreement":null},{"id":"W4248062608","doi":"10.32920/ryerson.14661957","title":"Error locating: degree constraints","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; Toronto Metropolitan University","funders":"","keywords":"Degree (music); Graph; Computer science; Representation (politics); Algorithm; Mathematics; Theoretical computer science","score_opus":0.10856966705999489,"score_gpt":0.291768635109581,"score_spread":0.18319896804958613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4248062608","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.084984094,0.0005999841,0.85844857,0.0020095024,0.00021641965,0.000183063,0.0015712682,0.0007881875,0.051199023],"genre_scores_gemma":[0.7662649,0.0013551477,0.20372277,0.0006956692,0.00026805632,0.00043446603,0.001210817,0.0009768227,0.025071282],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976043,0.0004654497,0.00014417325,0.0005727893,0.0007748999,0.0004384425],"domain_scores_gemma":[0.9822006,0.011827973,0.0012662893,0.0022991714,0.0018474599,0.0005585018],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013812325,0.0008968961,0.0006438921,0.0012532442,0.0012303513,0.002109524,0.0017649756,0.001165933,0.010493333],"category_scores_gemma":[0.017490963,0.0006915949,0.0007370358,0.0013341206,0.0018313462,0.004904358,0.002295129,0.0018365802,0.0017665067],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025411032,0.000087155495,0.005177785,0.00061496516,0.0000455369,0.00061928143,0.00057584874,0.24852908,0.020676652,0.59846294,0.016709825,0.108246855],"study_design_scores_gemma":[0.000051132334,0.00014107671,0.0021773197,0.00012062997,0.000046048583,0.0009315052,0.00031329656,0.24498808,0.017272718,0.691171,0.042715732,0.00007153833],"about_ca_topic_score_codex":0.001992045,"about_ca_topic_score_gemma":0.0036548646,"teacher_disagreement_score":0.010493333,"about_ca_system_score_codex":0.0010053018,"about_ca_system_score_gemma":0.0008844095,"threshold_uncertainty_score":0.03510374},"labels":[],"label_agreement":null},{"id":"W4248493726","doi":"10.1109/ishls.1994.302335","title":"Concurrent testing in high level synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Idle; Control flow graph; Data flow diagram; Graph; Signal-flow graph; Automatic test pattern generation; Parallel computing; Test data; Signature (topology); Data-flow analysis; Algorithm; Electronic circuit; Theoretical computer science; Programming language; Mathematics; Engineering; Operating system; Database","score_opus":0.15732788935497025,"score_gpt":0.2430599042369667,"score_spread":0.08573201488199644,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4248493726","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01023276,0.00038235533,0.9832134,0.00014636778,0.00006655545,0.00008886201,0.000020971944,0.0008894145,0.0049593104],"genre_scores_gemma":[0.49916795,0.000426053,0.4957708,0.00022000974,0.00013136842,0.0002900717,0.00008530253,0.0002635219,0.0036449563],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9957743,0.001610948,0.00018165213,0.0006326728,0.001476701,0.00032372153],"domain_scores_gemma":[0.9926439,0.005031064,0.00043626307,0.0011459191,0.00060733606,0.00013560573],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0022836798,0.0009038088,0.0007071283,0.0009884848,0.0008046684,0.0018043546,0.0017411395,0.00073350157,0.0032157686],"category_scores_gemma":[0.009055914,0.00063354615,0.0008502084,0.000882333,0.0032594583,0.0029470131,0.0016515101,0.0017643765,0.000536577],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006062408,0.000196001,0.0015648722,0.00052471727,0.00007646982,0.00048219186,0.0004646995,0.13804391,0.030585593,0.45579386,0.0018768979,0.36978453],"study_design_scores_gemma":[0.00022612851,0.00047153977,0.00029339627,0.000116408635,0.00008582092,0.00048993697,0.0000635329,0.60636365,0.058917508,0.3140761,0.018830834,0.00006509923],"about_ca_topic_score_codex":0.0024105269,"about_ca_topic_score_gemma":0.0022294384,"teacher_disagreement_score":0.0032157686,"about_ca_system_score_codex":0.0014260454,"about_ca_system_score_gemma":0.0015933248,"threshold_uncertainty_score":0.012077391},"labels":[],"label_agreement":null},{"id":"W4249049220","doi":"10.1109/eurdac.1995.527408","title":"Quality considerations in delay fault testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Reliability engineering; Computer science; Very-large-scale integration; Quality (philosophy); Fault (geology); Spice; Test (biology); Electronic engineering; Embedded system; Engineering","score_opus":0.1509609129066438,"score_gpt":0.3026612094866335,"score_spread":0.1517002965799897,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249049220","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21678737,0.0068017207,0.7626631,0.0025718664,0.00014134045,0.00007835985,0.00020717553,0.000671323,0.010077675],"genre_scores_gemma":[0.9660827,0.001525812,0.0309514,0.00021342303,0.000089726214,0.000026076306,0.000091798924,0.00018542318,0.00083365553],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99741,0.00095896504,0.00008857925,0.00014739299,0.0012146258,0.00018044747],"domain_scores_gemma":[0.97794217,0.0181187,0.0010406829,0.0012370241,0.0014846298,0.00017681223],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0035530003,0.0005966304,0.0005583155,0.0010946472,0.00042630598,0.0014123026,0.0009176321,0.0010622811,0.002702343],"category_scores_gemma":[0.030505154,0.00038571045,0.000495179,0.0008161775,0.0015112048,0.0026269085,0.00072772615,0.0007804872,0.00029123173],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006690179,0.00013338962,0.0073085385,0.0006086024,0.00008115581,0.00057414087,0.0004310469,0.6527083,0.029658532,0.24490044,0.0015649325,0.061361916],"study_design_scores_gemma":[0.000077904944,0.0008211826,0.0019660897,0.00010732965,0.00010366648,0.000809879,0.00012941995,0.7819846,0.018602371,0.19181159,0.003539979,0.000046057074],"about_ca_topic_score_codex":0.0017744252,"about_ca_topic_score_gemma":0.0009661143,"teacher_disagreement_score":0.0035530003,"about_ca_system_score_codex":0.0011828261,"about_ca_system_score_gemma":0.00032318404,"threshold_uncertainty_score":0.018790305},"labels":[],"label_agreement":null},{"id":"W4249659896","doi":"10.32920/ryerson.14651967","title":"Designing of an algebraic signature analyzer for mixed-signal systems and testing","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Computer science; Logic analyzer; SIGNAL (programming language); Property (philosophy); Algebraic number; Computer engineering; Algorithm; Cryptography; Theoretical computer science; Electronic circuit; Simple (philosophy); Computer hardware; Mathematics; Engineering","score_opus":0.04143654287555854,"score_gpt":0.2598654539357702,"score_spread":0.21842891106021167,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249659896","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02035131,0.00006822088,0.9762206,0.00011423441,0.000038333386,0.0001231668,0.000049282764,0.0011373908,0.0018975291],"genre_scores_gemma":[0.45039874,0.00011316889,0.5470023,0.00012483935,0.000048206526,0.00015610874,0.00012965464,0.00010990957,0.0019169482],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990707,0.00018715108,0.00007317237,0.00016924502,0.0004228034,0.00007699792],"domain_scores_gemma":[0.99884135,0.0003763599,0.00017786241,0.00019009235,0.00036764995,0.000046696932],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006482286,0.0005903941,0.00054387125,0.00075075775,0.00044726024,0.0010647613,0.0009175014,0.00053915166,0.0020438635],"category_scores_gemma":[0.0020113823,0.00027698773,0.00037412823,0.0006422722,0.00067518523,0.0016198355,0.0006071832,0.00074001047,0.0007505289],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00062670774,0.00015070848,0.0020096153,0.00041099632,0.00008731418,0.0005397439,0.00025406666,0.02650838,0.52125263,0.1388642,0.0024496852,0.30684593],"study_design_scores_gemma":[0.00013328365,0.0007978961,0.0007762891,0.000041648324,0.00009978049,0.001857678,0.00008056063,0.44057113,0.49975854,0.036795184,0.01901078,0.00007719083],"about_ca_topic_score_codex":0.00021965454,"about_ca_topic_score_gemma":0.00032785643,"teacher_disagreement_score":0.0020438635,"about_ca_system_score_codex":0.0005330055,"about_ca_system_score_gemma":0.000825486,"threshold_uncertainty_score":0.0068374276},"labels":[],"label_agreement":null},{"id":"W4249696243","doi":"10.1109/date.2003.1253696","title":"Delay fault testing of core-based systems-on-a-chip","year":2003,"lang":"en","type":"article","venue":"2003 Design, Automation and Test in Europe Conference and Exhibition","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Automatic test pattern generation; Computer science; Modular design; Fault coverage; Embedded system; System on a chip; Chip; System testing; Core (optical fiber); Reliability engineering; Engineering; Operating system","score_opus":0.07171636109265582,"score_gpt":0.25240612388767,"score_spread":0.18068976279501414,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249696243","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39415705,0.00096166664,0.5972945,0.00015246715,0.00008437954,0.00012614983,0.00014453621,0.001977294,0.0051019527],"genre_scores_gemma":[0.8909848,0.00030276016,0.10621904,0.00009339308,0.00003348657,0.000063069136,0.00018233045,0.00008123454,0.0020400297],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994192,0.00012491891,0.000030848914,0.00008502205,0.00026416473,0.0000759147],"domain_scores_gemma":[0.9986865,0.0006308088,0.00014641706,0.00027142966,0.00021217085,0.000052711755],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040246875,0.0004594294,0.0003689915,0.00070361566,0.00019204576,0.0005615368,0.0009813327,0.0005135236,0.0012358003],"category_scores_gemma":[0.00212843,0.00014099141,0.00025146667,0.00042103892,0.00039075396,0.0007846289,0.0004792792,0.00028708333,0.00023025411],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000915016,0.00022584024,0.0063864556,0.0004945739,0.00007259744,0.000489776,0.00025256007,0.08289997,0.41183197,0.030503217,0.0013982465,0.46452978],"study_design_scores_gemma":[0.000104596555,0.0018586743,0.003713871,0.00005104849,0.0000751806,0.00083328725,0.00007614666,0.59181726,0.36432135,0.027306445,0.009811228,0.000030977062],"about_ca_topic_score_codex":0.00059211795,"about_ca_topic_score_gemma":0.0009140984,"teacher_disagreement_score":0.0012358003,"about_ca_system_score_codex":0.00041587895,"about_ca_system_score_gemma":0.000519945,"threshold_uncertainty_score":0.004134178},"labels":[],"label_agreement":null},{"id":"W4249958438","doi":"10.1109/lpe.2000.876774","title":"High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies","year":2002,"lang":"en","type":"article","venue":"ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Computer science; Logic gate; Pass transistor logic; Electronic engineering; Logic synthesis; Computer architecture; Electrical engineering; Engineering; Transistor; Voltage","score_opus":0.00953221977719049,"score_gpt":0.21372013025405398,"score_spread":0.2041879104768635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249958438","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2151735,0.0035533402,0.72304434,0.00082272594,0.00054828316,0.0002988521,0.0005838141,0.0024812005,0.053493954],"genre_scores_gemma":[0.7576656,0.0015500126,0.21882427,0.0005221292,0.00019884683,0.00020134066,0.00044804887,0.00024140223,0.020348258],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998952,0.0000112225025,0.0000080977015,0.000016761585,0.000053724154,0.000014872817],"domain_scores_gemma":[0.99988484,0.000024574743,0.000022144126,0.00002636025,0.000031779342,0.00001023293],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000106823776,0.00031200572,0.00011125953,0.00032666212,0.00020902493,0.00053804996,0.00056035037,0.00018746984,0.0042010928],"category_scores_gemma":[0.00033708452,0.00012422654,0.00015993007,0.0004067937,0.00019005834,0.000627854,0.00025568568,0.00033040336,0.00040366853],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024255505,0.00005199708,0.0010858424,0.00029234265,0.000026867898,0.00053369615,0.000199939,0.008851889,0.59134173,0.10291967,0.0070639737,0.28738946],"study_design_scores_gemma":[0.0002767051,0.0016064422,0.00375293,0.00017445248,0.00013948548,0.0040363483,0.00021381542,0.17200017,0.43577334,0.08532397,0.2965924,0.00010993844],"about_ca_topic_score_codex":0.0002950941,"about_ca_topic_score_gemma":0.001385309,"teacher_disagreement_score":0.0042010928,"about_ca_system_score_codex":0.00037431967,"about_ca_system_score_gemma":0.00027060916,"threshold_uncertainty_score":0.014054},"labels":[],"label_agreement":null},{"id":"W4249979638","doi":"10.32920/ryerson.14660952.v1","title":"Application Of Residue Codes For Error Detection In Mixed Signal Devices","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Adder; Computer science; Modulo; Digital electronics; Residue number system; Residue (chemistry); Electronic circuit; Error detection and correction; Electronic engineering; Computer hardware; Arithmetic; Algorithm; Mathematics; Electrical engineering; Engineering; Telecommunications","score_opus":0.03336020637837663,"score_gpt":0.28002973001090925,"score_spread":0.2466695236325326,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249979638","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16539124,0.0032043548,0.8169999,0.00026825996,0.0001365886,0.00008752648,0.00005295557,0.0010747005,0.0127844205],"genre_scores_gemma":[0.927886,0.00059839175,0.06977899,0.000042099327,0.000026886559,0.000019994537,0.000021715707,0.00003532588,0.0015905874],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997454,0.00006540252,0.000010072899,0.00003074923,0.00012907224,0.000019233898],"domain_scores_gemma":[0.9995389,0.00026343254,0.000045279867,0.00006892671,0.000073272524,0.000010179235],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028010522,0.000312965,0.00022242145,0.0006349108,0.0001652089,0.0005930778,0.00035436166,0.00046122604,0.0013774375],"category_scores_gemma":[0.0014063268,0.00009942067,0.0001420957,0.00034249728,0.0004829947,0.00059256115,0.0002597886,0.00031249097,0.00019398551],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037131264,0.00009970289,0.002083665,0.00046050426,0.00004619129,0.00066388166,0.00039483077,0.07856207,0.32731596,0.24787815,0.0011088679,0.3410148],"study_design_scores_gemma":[0.00003294364,0.00051053776,0.00097295176,0.00009047264,0.000029922556,0.0013310626,0.00006539759,0.56545436,0.36481035,0.052358463,0.014300288,0.000043290223],"about_ca_topic_score_codex":0.0001854461,"about_ca_topic_score_gemma":0.00015453054,"teacher_disagreement_score":0.0013774375,"about_ca_system_score_codex":0.00035688656,"about_ca_system_score_gemma":0.00022972126,"threshold_uncertainty_score":0.0046079755},"labels":[],"label_agreement":null},{"id":"W4250037017","doi":"10.32920/ryerson.14654679.v1","title":"Mixed signal testing system technique with algebraic signature analyzer without carry propagation","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Computer science; Carry (investment); Logic analyzer; Radix (gastropod); SIGNAL (programming language); Algebraic number; Algorithm; Coding (social sciences); Arithmetic; Computer hardware; Computer engineering; Theoretical computer science; Mathematics; Statistics","score_opus":0.027418445665447086,"score_gpt":0.22340083979695796,"score_spread":0.19598239413151086,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250037017","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03576828,0.00047728527,0.9421172,0.00031824634,0.00023292194,0.0001982303,0.00016413914,0.004427955,0.016295757],"genre_scores_gemma":[0.5684695,0.0003019317,0.41573292,0.00027585923,0.00013730163,0.0001565519,0.00028856238,0.00024479887,0.014392516],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987399,0.00017450136,0.00006151272,0.00018485376,0.0007718987,0.00006737225],"domain_scores_gemma":[0.9992562,0.00014108334,0.00009533312,0.00016652654,0.00030445884,0.000036464833],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037086694,0.000588242,0.00042630357,0.0011982037,0.0004582157,0.0011037315,0.0010472359,0.000533889,0.005104718],"category_scores_gemma":[0.0009938125,0.0002257056,0.00031591483,0.0010861548,0.00051927543,0.0015441072,0.000743901,0.0007903196,0.001764254],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000639527,0.00013367088,0.0016625634,0.00035745875,0.00009079409,0.00060965604,0.00025277844,0.0042494987,0.41066948,0.07761014,0.006447095,0.49727732],"study_design_scores_gemma":[0.00016146044,0.0013180361,0.0019081518,0.00006465057,0.00018419957,0.006394788,0.00011992624,0.18666193,0.71763766,0.026266644,0.059170946,0.000111631736],"about_ca_topic_score_codex":0.00047980805,"about_ca_topic_score_gemma":0.00061765057,"teacher_disagreement_score":0.005104718,"about_ca_system_score_codex":0.0004968134,"about_ca_system_score_gemma":0.00071080646,"threshold_uncertainty_score":0.01707697},"labels":[],"label_agreement":null},{"id":"W4251954744","doi":"10.1109/dac.1990.114927","title":"Chortle: a technology mapping program for lookup table-based field programmable gate arrays","year":2002,"lang":"en","type":"article","venue":"27th ACM/IEEE Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":88,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Computer science; Combinational logic; Table (database); Boolean function; Function (biology); Truth table; Logic synthesis; Algorithm; Logic gate; Theoretical computer science; Parallel computing; Data mining; Programming language","score_opus":0.09718467946465961,"score_gpt":0.2815929967923899,"score_spread":0.1844083173277303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251954744","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005266666,0.00009967029,0.9268693,0.0000959979,0.00003595886,0.00023967488,0.00039325832,0.06017524,0.0068242582],"genre_scores_gemma":[0.06468098,0.00014274655,0.91765326,0.00012707734,0.000019020968,0.0006121334,0.0012497369,0.004020788,0.011494214],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997423,0.00003828354,0.00001376165,0.00005710359,0.00012092554,0.000027656239],"domain_scores_gemma":[0.9996582,0.00019353889,0.00003327146,0.000040953408,0.00005878396,0.000015269232],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030747236,0.0010945778,0.00044373763,0.0008244138,0.0004180018,0.0008008464,0.0011819415,0.0004397356,0.020889223],"category_scores_gemma":[0.001113907,0.0005689315,0.0004734525,0.00045909206,0.00040984125,0.001055388,0.00080263143,0.0008205739,0.0038744726],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051805354,0.00018658109,0.0017130497,0.00060342374,0.00006559664,0.0004870175,0.00024069105,0.09388538,0.043308046,0.029470349,0.06444258,0.76507926],"study_design_scores_gemma":[0.00028495284,0.00019829822,0.0006857429,0.00006627706,0.000035748948,0.00051485194,0.0001014648,0.78567535,0.05575495,0.030569449,0.12603815,0.00007475018],"about_ca_topic_score_codex":0.0028366863,"about_ca_topic_score_gemma":0.004975733,"teacher_disagreement_score":0.020889223,"about_ca_system_score_codex":0.00071603793,"about_ca_system_score_gemma":0.0010369655,"threshold_uncertainty_score":0.06988144},"labels":[],"label_agreement":null},{"id":"W4252048528","doi":"10.1109/date.2008.4484892","title":"On Automated Trigger Event Generation in Post-Silicon Validation","year":2008,"lang":"en","type":"article","venue":"2008 Design, Automation and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Event (particle physics); Computer science; Set (abstract data type); State (computer science); Software bug; Embedded system; Real-time computing; Chip; Instruction set; Computer hardware; Software; Programming language","score_opus":0.04077090791037222,"score_gpt":0.2540600839340904,"score_spread":0.2132891760237182,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252048528","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.057519816,0.0002904908,0.93359303,0.00019099496,0.000030407062,0.0002086574,0.000107579326,0.0049659573,0.0030929989],"genre_scores_gemma":[0.7064438,0.00017987995,0.2904946,0.00015658332,0.000036176087,0.00018517891,0.0004074956,0.0006082209,0.0014881068],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9913839,0.004959193,0.00027773116,0.0005860669,0.0023103785,0.0004826845],"domain_scores_gemma":[0.9682543,0.025360497,0.0013353778,0.0035882303,0.001319271,0.00014231532],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004823256,0.0009330586,0.000751417,0.001230541,0.00054407114,0.0014142031,0.0015285509,0.0012471474,0.0036582958],"category_scores_gemma":[0.019160314,0.00051600486,0.0007635269,0.0007008634,0.0015030783,0.001988041,0.0011885398,0.0011787624,0.00083039043],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013810807,0.0005208474,0.008141428,0.00050911837,0.00009509229,0.0013978129,0.0008834787,0.29623348,0.070895836,0.10172615,0.004172802,0.51404285],"study_design_scores_gemma":[0.00011832256,0.00035647445,0.0009388506,0.00007881073,0.000030537565,0.0005419111,0.00005820162,0.871071,0.08591467,0.03605597,0.004794089,0.00004114192],"about_ca_topic_score_codex":0.0008897146,"about_ca_topic_score_gemma":0.0009333663,"teacher_disagreement_score":0.004823256,"about_ca_system_score_codex":0.00071416516,"about_ca_system_score_gemma":0.0008932758,"threshold_uncertainty_score":0.025508106},"labels":[],"label_agreement":null},{"id":"W4252448601","doi":"10.1145/505340.505341","title":"Term ordering problem on MDG","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Rewriting; Computer science; Term (time); Binary decision diagram; Representation (politics); State (computer science); Theoretical computer science; Algorithm; Function (biology); Range (aeronautics); Programming language","score_opus":0.03550860151693333,"score_gpt":0.21769414425739705,"score_spread":0.18218554274046372,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252448601","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023275336,0.0006680962,0.9688347,0.0010966123,0.00009627317,0.0001361241,0.00057872693,0.0005238414,0.004790212],"genre_scores_gemma":[0.46071362,0.0012644924,0.5243816,0.00066067267,0.0001310027,0.0006735802,0.001836931,0.00027752997,0.010060533],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9958412,0.0012459278,0.00044056345,0.00073062757,0.0013214067,0.00042021222],"domain_scores_gemma":[0.99144465,0.0061857174,0.00047156797,0.0008194127,0.00090738526,0.00017135966],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0028455146,0.00071903877,0.0010809678,0.0010105671,0.00079458155,0.0015904602,0.0010574734,0.0013947835,0.005584378],"category_scores_gemma":[0.011624006,0.00054973876,0.00097651035,0.0017382518,0.0015236876,0.0035565523,0.0018296631,0.0022475105,0.00071371475],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033931364,0.000094112154,0.0010278062,0.00049933256,0.000082753715,0.0009973826,0.00029247627,0.2600098,0.0040406557,0.59857404,0.0054697497,0.12857257],"study_design_scores_gemma":[0.00009684161,0.000071228875,0.00012343262,0.000038549526,0.000032124728,0.0002148767,0.000049222246,0.35311404,0.0043978994,0.63233984,0.00949727,0.000024655656],"about_ca_topic_score_codex":0.003179585,"about_ca_topic_score_gemma":0.0026705589,"teacher_disagreement_score":0.005584378,"about_ca_system_score_codex":0.0016474521,"about_ca_system_score_gemma":0.0020684947,"threshold_uncertainty_score":0.018681645},"labels":[],"label_agreement":null},{"id":"W4253111545","doi":"10.1109/iccad.2015.7372654","title":"On-chip generation of uniformly distributed constrained-random stimuli for post-silicon validation","year":2015,"lang":"en","type":"article","venue":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; Reuse; Computer science; Controllability; Chip; Silicon; Silicon chip; System on a chip; Embedded system; Distributed computing; Engineering; Mathematics; Telecommunications; Materials science","score_opus":0.21070800344640697,"score_gpt":0.33471159552160795,"score_spread":0.12400359207520098,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253111545","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.087684356,0.00013457752,0.9034024,0.00008606409,0.00012887151,0.0003573594,0.0001505157,0.0031301973,0.0049255644],"genre_scores_gemma":[0.70838636,0.000068226065,0.28738457,0.00015897793,0.00002521117,0.0004174933,0.00021423363,0.0005254215,0.002819513],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991887,0.00016986008,0.00004477179,0.00015211488,0.00036964743,0.00007489702],"domain_scores_gemma":[0.9982504,0.0007387813,0.00021047636,0.00044104405,0.0002849549,0.00007423532],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007231257,0.00059396226,0.0003784149,0.00036987796,0.00019924088,0.00036432652,0.0009795639,0.00036501454,0.004616423],"category_scores_gemma":[0.0029767046,0.00020227152,0.00021911318,0.00022036397,0.00045392133,0.00046723982,0.00071019004,0.00048341454,0.00088278926],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00066991686,0.00023350674,0.0011841917,0.00037953607,0.000047314617,0.0005470991,0.0002070243,0.076230556,0.7401715,0.017737594,0.0024628805,0.16012888],"study_design_scores_gemma":[0.00009897483,0.00077179255,0.0007122607,0.000024360303,0.000025474512,0.00036965823,0.000036214937,0.36894983,0.6165777,0.00432762,0.008051675,0.00005437092],"about_ca_topic_score_codex":0.00013973251,"about_ca_topic_score_gemma":0.00031689246,"teacher_disagreement_score":0.004616423,"about_ca_system_score_codex":0.00028227537,"about_ca_system_score_gemma":0.00052881823,"threshold_uncertainty_score":0.015443444},"labels":[],"label_agreement":null},{"id":"W4253479099","doi":"10.1145/611851.611868","title":"Testing for bit error rate in FPGA communication interfaces","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Bit error rate; Computer science; Additive white Gaussian noise; Field-programmable gate array; Communications system; Scheme (mathematics); Speedup; Channel (broadcasting); Software; Embedded system; Computer hardware; Parallel computing; Telecommunications","score_opus":0.08144489204242937,"score_gpt":0.29596564012781995,"score_spread":0.21452074808539057,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253479099","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8371587,0.000266505,0.15750034,0.00008492113,0.00005745005,0.00008441172,0.00011366954,0.0022115787,0.002522354],"genre_scores_gemma":[0.96654886,0.000090792004,0.032241333,0.00003092388,0.000011568243,0.00003335114,0.00008533326,0.00005732152,0.0009005891],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983974,0.00050564884,0.00011676443,0.00020335297,0.0006450802,0.0001316854],"domain_scores_gemma":[0.99511695,0.0024331445,0.0008047063,0.00062289834,0.0008849895,0.00013745767],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009230588,0.00049080286,0.0003760366,0.00096248393,0.00019425427,0.00039608707,0.0006812588,0.00044118564,0.0018010674],"category_scores_gemma":[0.005494869,0.0001458356,0.00015110489,0.00048759722,0.0002736721,0.00074758683,0.0003167321,0.00030221985,0.00037662746],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0028610595,0.00058292795,0.04103535,0.00041555284,0.00013602337,0.0009208135,0.00039600825,0.049050253,0.69294435,0.0043860273,0.0012093335,0.20606242],"study_design_scores_gemma":[0.000085237225,0.00317085,0.0126239685,0.000023832288,0.000059146583,0.0009786397,0.000056492023,0.21694225,0.7639699,0.0006780197,0.001376889,0.000034747743],"about_ca_topic_score_codex":0.00030338328,"about_ca_topic_score_gemma":0.00038149385,"teacher_disagreement_score":0.0018010674,"about_ca_system_score_codex":0.00030267084,"about_ca_system_score_gemma":0.00020584484,"threshold_uncertainty_score":0.006025195},"labels":[],"label_agreement":null},{"id":"W4253889669","doi":"10.1109/iccad.2017.8203766","title":"An automated SAT-based method for the design of on-chip bit-flip detectors","year":2017,"lang":"en","type":"article","venue":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Pruning; Detector; Bit (key); Computer hardware; Chip; Flip chip; 8-bit; Computer engineering; Algorithm; Parallel computing","score_opus":0.2204056047715306,"score_gpt":0.39432137075876855,"score_spread":0.17391576598723796,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253889669","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003614878,0.0001275346,0.9930768,0.000050259907,0.000026545595,0.00011373058,0.00011649504,0.0017965,0.0010772166],"genre_scores_gemma":[0.115017846,0.00014931834,0.8817929,0.00013602008,0.000027630653,0.00030600393,0.00064208923,0.0003150761,0.0016131349],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99882704,0.0003572784,0.000056241424,0.00016822194,0.0005002314,0.000091076145],"domain_scores_gemma":[0.99830294,0.001017139,0.00010995058,0.00021942153,0.00032389333,0.000026602003],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00090227945,0.0013280927,0.0006790811,0.0010591904,0.00042008978,0.00088984217,0.002097041,0.0008453598,0.007473146],"category_scores_gemma":[0.002710075,0.00055981387,0.0013753996,0.00069979817,0.00067774364,0.0010349695,0.000876486,0.0015461072,0.0013428075],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025822013,0.00028271214,0.0011606816,0.0008423918,0.0002672219,0.00030245533,0.00012245658,0.38093454,0.06675074,0.052340213,0.0063527334,0.49038562],"study_design_scores_gemma":[0.00005708341,0.00013523495,0.00017382075,0.000029433295,0.00005030991,0.00010074758,0.000014022617,0.9658653,0.017418401,0.011946553,0.004194155,0.000014950989],"about_ca_topic_score_codex":0.0018001504,"about_ca_topic_score_gemma":0.004718902,"teacher_disagreement_score":0.007473146,"about_ca_system_score_codex":0.00082994974,"about_ca_system_score_gemma":0.0017878677,"threshold_uncertainty_score":0.025000155},"labels":[],"label_agreement":null},{"id":"W4254635952","doi":"10.32920/ryerson.14651967.v1","title":"Designing of an algebraic signature analyzer for mixed-signal systems and testing","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Computer science; Logic analyzer; SIGNAL (programming language); Property (philosophy); Algebraic number; Computer engineering; Algorithm; Mixed-signal integrated circuit; Theoretical computer science; Simple (philosophy); Electronic circuit; Computer hardware; Integrated circuit; Mathematics; Engineering","score_opus":0.04143654287555854,"score_gpt":0.2598654539357702,"score_spread":0.21842891106021167,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254635952","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02035131,0.00006822088,0.9762206,0.00011423441,0.000038333386,0.0001231668,0.000049282764,0.0011373908,0.0018975291],"genre_scores_gemma":[0.45039874,0.00011316889,0.5470023,0.00012483935,0.000048206526,0.00015610874,0.00012965464,0.00010990957,0.0019169482],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990707,0.00018715108,0.00007317237,0.00016924502,0.0004228034,0.00007699792],"domain_scores_gemma":[0.99884135,0.0003763599,0.00017786241,0.00019009235,0.00036764995,0.000046696932],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006482286,0.0005903941,0.00054387125,0.00075075775,0.00044726024,0.0010647613,0.0009175014,0.00053915166,0.0020438635],"category_scores_gemma":[0.0020113823,0.00027698773,0.00037412823,0.0006422722,0.00067518523,0.0016198355,0.0006071832,0.00074001047,0.0007505289],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00062670774,0.00015070848,0.0020096153,0.00041099632,0.00008731418,0.0005397439,0.00025406666,0.02650838,0.52125263,0.1388642,0.0024496852,0.30684593],"study_design_scores_gemma":[0.00013328365,0.0007978961,0.0007762891,0.000041648324,0.00009978049,0.001857678,0.00008056063,0.44057113,0.49975854,0.036795184,0.01901078,0.00007719083],"about_ca_topic_score_codex":0.00021965454,"about_ca_topic_score_gemma":0.00032785643,"teacher_disagreement_score":0.0020438635,"about_ca_system_score_codex":0.0005330055,"about_ca_system_score_gemma":0.000825486,"threshold_uncertainty_score":0.0068374276},"labels":[],"label_agreement":null},{"id":"W4282043149","doi":"10.1109/fccm53951.2022.9786137","title":"Odin-II Partial Technology Mapping for Yosys Coarse-grained Netlists in VTR","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Verilog; Computer science; Routing (electronic design automation); Computer architecture; Interface (matter); Embedded system; Parallel computing; Field-programmable gate array","score_opus":0.028609013036683527,"score_gpt":0.24135585861279876,"score_spread":0.21274684557611523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4282043149","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07687495,0.00042781903,0.86299735,0.00013628494,0.000109343775,0.00022354705,0.0019077453,0.03342873,0.023894245],"genre_scores_gemma":[0.46236068,0.00030268685,0.5131544,0.00022516292,0.000027671724,0.0003333945,0.0046076416,0.0039425213,0.015045781],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99981445,0.00003706294,0.00001685768,0.00003341786,0.000066631335,0.000031636228],"domain_scores_gemma":[0.99977356,0.00007191914,0.000023372788,0.00008037543,0.00004274801,0.000007973895],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030048625,0.00060058077,0.0002953308,0.000651715,0.00024080859,0.000766203,0.0006178581,0.00021072185,0.01541302],"category_scores_gemma":[0.00072688714,0.00032199876,0.0004767237,0.00035276602,0.00022860954,0.0006822018,0.0006329402,0.0004085493,0.0018896331],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005575005,0.00015173692,0.0033074394,0.0009027384,0.000078239274,0.00050916127,0.00045999393,0.19988923,0.09335532,0.06348026,0.02587353,0.6114349],"study_design_scores_gemma":[0.00026308975,0.0005236552,0.0024832475,0.00018651302,0.00007576269,0.0005386164,0.00016266652,0.6789913,0.1219309,0.04469563,0.1500854,0.00006311336],"about_ca_topic_score_codex":0.0025120631,"about_ca_topic_score_gemma":0.005725017,"teacher_disagreement_score":0.01541302,"about_ca_system_score_codex":0.00055943493,"about_ca_system_score_gemma":0.0008900389,"threshold_uncertainty_score":0.051561654},"labels":[],"label_agreement":null},{"id":"W4283739058","doi":"10.1109/ets54262.2022.9810365","title":"ETS 2022 Panel Discussion","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Automatic test pattern generation; Mixed-signal integrated circuit; Task (project management); Computer science; Computer engineering; Selection (genetic algorithm); Algorithm; Fault (geology); State (computer science); Electronic circuit; Digital electronics; Estimation; Theoretical computer science; Integrated circuit; Machine learning; Engineering; Electrical engineering; Systems engineering","score_opus":0.03453987174596114,"score_gpt":0.23605276141571735,"score_spread":0.20151288966975622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4283739058","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002504675,0.0042943414,0.0024118323,0.25874588,0.11012752,0.0019042091,0.023190646,0.0007062769,0.5961146],"genre_scores_gemma":[0.008962424,0.0015903356,0.0014593893,0.27368018,0.0195419,0.0018358822,0.005141391,0.00021110871,0.68757737],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9966594,0.0003564405,0.00012635182,0.0006132916,0.0015816808,0.0006628265],"domain_scores_gemma":[0.9953054,0.0011054444,0.00016266492,0.0003157811,0.0025068296,0.0006039097],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0072206836,0.001346892,0.0007656741,0.0012002026,0.0029247776,0.007266557,0.0025248972,0.029989773,0.12845285],"category_scores_gemma":[0.009144478,0.0005626225,0.0020135113,0.0013164732,0.00092937646,0.0031774216,0.0022414438,0.009629968,0.09012165],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006384722,0.000037527832,0.00020785931,0.000082530416,0.0000068426607,0.00009215401,0.000020372921,0.0001371846,0.00033512176,0.0044610393,0.9887344,0.00582094],"study_design_scores_gemma":[0.000025732525,0.000018481507,0.0012813304,0.00015697135,0.000009626029,0.00002656048,0.00004376661,0.00007845039,0.00021687306,0.0019885807,0.9961384,0.000015165635],"about_ca_topic_score_codex":0.012503887,"about_ca_topic_score_gemma":0.016151827,"teacher_disagreement_score":0.87154716,"about_ca_system_score_codex":0.0042008115,"about_ca_system_score_gemma":0.008747583,"threshold_uncertainty_score":0.4297176},"labels":[],"label_agreement":null},{"id":"W4285196889","doi":"10.1007/978-3-030-97899-0_5","title":"Unit Testing","year":2022,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Unit testing; Computer science; Unit (ring theory); Code (set theory); Quality (philosophy); Software engineering; Programming language; Software; Set (abstract data type); Psychology","score_opus":0.0898502409378196,"score_gpt":0.23823086807027571,"score_spread":0.14838062713245612,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285196889","genre_codex":"other","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014986064,0.0026372029,0.06665819,0.0006094852,0.00067570456,0.00011179671,0.00021507376,0.0014132033,0.9261808],"genre_scores_gemma":[0.039515175,0.0027392572,0.026580522,0.001082953,0.00031003932,0.00015687384,0.00053989893,0.000500136,0.9285751],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993393,0.00010363909,0.000017283728,0.000083799845,0.00039931576,0.000056710523],"domain_scores_gemma":[0.99927896,0.00023282813,0.000023180046,0.00019948395,0.00022485103,0.000040640676],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040952547,0.0010509203,0.00055392156,0.0014229605,0.0009094896,0.0016712857,0.002066824,0.0011635659,0.13602853],"category_scores_gemma":[0.0017729165,0.0004236737,0.00040482692,0.0011578872,0.00096126646,0.0021759528,0.0015372342,0.0015963027,0.05120407],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054821154,0.00008280969,0.00016591397,0.00023926407,0.000007744965,0.000121381425,0.00019621804,0.0012397482,0.0062272567,0.16765937,0.14836885,0.6756366],"study_design_scores_gemma":[0.000012751874,0.00015184739,0.00044776613,0.00026526354,0.000013952656,0.00085154135,0.00015096011,0.004776473,0.013369014,0.08822243,0.8917162,0.000021805017],"about_ca_topic_score_codex":0.000900023,"about_ca_topic_score_gemma":0.0017908197,"teacher_disagreement_score":0.13602853,"about_ca_system_score_codex":0.000733897,"about_ca_system_score_gemma":0.0007183799,"threshold_uncertainty_score":0.45506078},"labels":[],"label_agreement":null},{"id":"W4287607633","doi":"","title":"Modeling Novel Non-JTAG IEEE 1687-Like Architectures","year":2020,"lang":"en","type":"article","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Embedded system; Computer architecture","score_opus":0.02443612338906395,"score_gpt":0.21892908507104572,"score_spread":0.19449296168198177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4287607633","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5777287,0.00076005113,0.2901272,0.0007762949,0.00027681785,0.00007583576,0.0002891184,0.0008987243,0.12906724],"genre_scores_gemma":[0.95728344,0.00018706481,0.020793019,0.00009896053,0.000034724504,0.00003663255,0.000116340976,0.00008832314,0.021361621],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99992895,0.000017325787,0.0000018983113,0.000011583208,0.000023966497,0.000016303895],"domain_scores_gemma":[0.9998437,0.000042495616,0.000021837954,0.000021017344,0.00005245882,0.000018526209],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016834395,0.00025885945,0.00020449617,0.00026552405,0.00022666594,0.0007932516,0.00094473833,0.000803632,0.004394424],"category_scores_gemma":[0.0004656945,0.00014038075,0.00028041034,0.00027083504,0.0002698319,0.0006337436,0.0001579335,0.0003441085,0.0007304407],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016044962,0.00013862948,0.0014155371,0.00009747906,0.000051934614,0.00027256543,0.00012398232,0.76807123,0.027796669,0.18199399,0.0040097344,0.015867833],"study_design_scores_gemma":[0.000005483832,0.000029190383,0.00021349594,0.000004221157,0.000007785731,0.000027892813,0.000012736486,0.98893064,0.001212138,0.007901332,0.0016510932,0.000003976509],"about_ca_topic_score_codex":0.0017747673,"about_ca_topic_score_gemma":0.004016486,"teacher_disagreement_score":0.004394424,"about_ca_system_score_codex":0.0007167349,"about_ca_system_score_gemma":0.0004314137,"threshold_uncertainty_score":0.01470077},"labels":[],"label_agreement":null},{"id":"W4297984654","doi":"10.1109/sbcci55532.2022.9893251","title":"Integrating Machine-Learning Probes into the VTR FPGA Design Flow","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; Routing (electronic design automation); Computer science; Verilog; Router; Embedded system; Path (computing); Interconnection; Place and route; Set (abstract data type); Computer architecture; Parallel computing; Computer engineering; Distributed computing; Computer network","score_opus":0.023934761848642464,"score_gpt":0.22596729622945425,"score_spread":0.20203253438081178,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4297984654","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007702203,0.000094087096,0.98279417,0.000114573624,0.000024506126,0.00007786174,0.000049023776,0.0070287776,0.0021148534],"genre_scores_gemma":[0.25763556,0.00014432015,0.737469,0.0003131346,0.000027178285,0.00017127166,0.00022070635,0.0008240817,0.0031947377],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992467,0.000231972,0.000043791697,0.00015081986,0.0002501968,0.000076582524],"domain_scores_gemma":[0.99778277,0.0013256451,0.0002380371,0.0003729908,0.00024783783,0.000032752258],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008104228,0.0009787636,0.00036549193,0.000658635,0.00022609415,0.0009894548,0.0015300681,0.0005950063,0.005806533],"category_scores_gemma":[0.004545009,0.00053133187,0.00037563458,0.00035584564,0.00048143236,0.0018013855,0.00064372394,0.0010168649,0.0014497001],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038256132,0.00014687063,0.002700137,0.0003333137,0.00004466125,0.00028412105,0.00021715865,0.22489485,0.06599463,0.022164479,0.005090115,0.6777472],"study_design_scores_gemma":[0.000038856306,0.00036428974,0.00052807195,0.000050470255,0.000019300554,0.00020655537,0.00004076835,0.9104032,0.06527565,0.009849185,0.013186895,0.00003673698],"about_ca_topic_score_codex":0.0011051286,"about_ca_topic_score_gemma":0.0017103261,"teacher_disagreement_score":0.005806533,"about_ca_system_score_codex":0.00078073307,"about_ca_system_score_gemma":0.0009834194,"threshold_uncertainty_score":0.019424796},"labels":[],"label_agreement":null},{"id":"W4308197436","doi":"10.32920/21502173.v1","title":"Designing of an Algebraic Signature Analyzer for Mixed-Signal Systems","year":2022,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Signature (topology); Algebraic number; Spectrum analyzer; Computer science; Coding (social sciences); Cryptography; Algorithm; SIGNAL (programming language); Carry (investment); Scheme (mathematics); Theoretical computer science; Arithmetic; Mathematics; Statistics; Programming language; Telecommunications","score_opus":0.030682335414621925,"score_gpt":0.2666986697595477,"score_spread":0.23601633434492578,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308197436","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032243192,0.00008369929,0.9639356,0.00014554449,0.000059428094,0.00016356939,0.000055734592,0.001093614,0.0022195722],"genre_scores_gemma":[0.5194027,0.000110596106,0.47771057,0.0001625149,0.000057656685,0.00012311559,0.00012864708,0.00008471898,0.002219433],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991684,0.00021226674,0.00006484602,0.000151287,0.00032144837,0.0000818476],"domain_scores_gemma":[0.9992719,0.00021936219,0.00009957414,0.00011085831,0.00025225544,0.00004597853],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006239194,0.0005425489,0.00055369694,0.0006285923,0.0004785148,0.0010175912,0.00079415285,0.0005632701,0.0019684874],"category_scores_gemma":[0.001088022,0.00029376047,0.00028682372,0.00041796116,0.00057620986,0.0014703878,0.00061886857,0.00067602,0.00084983214],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006972274,0.00015545628,0.001740328,0.0002897862,0.00008007097,0.00040851597,0.00020352464,0.013235653,0.6632574,0.09838829,0.001766483,0.21977726],"study_design_scores_gemma":[0.00015970883,0.0009421046,0.00071535376,0.000023663488,0.00008211288,0.0013417952,0.00006649982,0.33429003,0.6287222,0.015748065,0.01783276,0.0000756452],"about_ca_topic_score_codex":0.00022804309,"about_ca_topic_score_gemma":0.00032411868,"teacher_disagreement_score":0.0019684874,"about_ca_system_score_codex":0.000506429,"about_ca_system_score_gemma":0.0007102029,"threshold_uncertainty_score":0.0065851808},"labels":[],"label_agreement":null},{"id":"W4308271044","doi":"10.32920/21502173","title":"Designing of an Algebraic Signature Analyzer for Mixed-Signal Systems","year":2022,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Signature (topology); Algebraic number; Spectrum analyzer; Computer science; Cryptography; Coding (social sciences); Algorithm; Arithmetic; Carry (investment); SIGNAL (programming language); Scheme (mathematics); Theoretical computer science; Mathematics; Statistics; Programming language; Telecommunications","score_opus":0.030682335414621925,"score_gpt":0.2666986697595477,"score_spread":0.23601633434492578,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308271044","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032243192,0.00008369929,0.9639356,0.00014554449,0.000059428094,0.00016356939,0.000055734592,0.001093614,0.0022195722],"genre_scores_gemma":[0.5194027,0.000110596106,0.47771057,0.0001625149,0.000057656685,0.00012311559,0.00012864708,0.00008471898,0.002219433],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991684,0.00021226674,0.00006484602,0.000151287,0.00032144837,0.0000818476],"domain_scores_gemma":[0.9992719,0.00021936219,0.00009957414,0.00011085831,0.00025225544,0.00004597853],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006239194,0.0005425489,0.00055369694,0.0006285923,0.0004785148,0.0010175912,0.00079415285,0.0005632701,0.0019684874],"category_scores_gemma":[0.001088022,0.00029376047,0.00028682372,0.00041796116,0.00057620986,0.0014703878,0.00061886857,0.00067602,0.00084983214],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006972274,0.00015545628,0.001740328,0.0002897862,0.00008007097,0.00040851597,0.00020352464,0.013235653,0.6632574,0.09838829,0.001766483,0.21977726],"study_design_scores_gemma":[0.00015970883,0.0009421046,0.00071535376,0.000023663488,0.00008211288,0.0013417952,0.00006649982,0.33429003,0.6287222,0.015748065,0.01783276,0.0000756452],"about_ca_topic_score_codex":0.00022804309,"about_ca_topic_score_gemma":0.00032411868,"teacher_disagreement_score":0.0019684874,"about_ca_system_score_codex":0.000506429,"about_ca_system_score_gemma":0.0007102029,"threshold_uncertainty_score":0.0065851808},"labels":[],"label_agreement":null},{"id":"W4311839452","doi":"10.1109/icfpt56656.2022.9974385","title":"Boosting Domain-Specific Debug Through Inter-frame Compression","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Computer science; Lossy compression; Embedded system; Background debug mode interface; Field-programmable gate array; Context (archaeology); Lossless compression; Data compression; Artificial intelligence; Programming language","score_opus":0.0315975700068976,"score_gpt":0.24475519916918906,"score_spread":0.21315762916229147,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4311839452","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06228612,0.00057904574,0.9280717,0.00024664268,0.00008973106,0.0000745287,0.000084886175,0.004349116,0.0042182915],"genre_scores_gemma":[0.71390164,0.0004785817,0.27867678,0.00029464354,0.00011763748,0.00014686355,0.0005037284,0.00037418716,0.0055059865],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99950457,0.000074000265,0.000019369403,0.00008607388,0.00024953927,0.000066402645],"domain_scores_gemma":[0.9985012,0.00052167545,0.00013421086,0.00047696,0.00031885368,0.000047013295],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00074934534,0.00088470447,0.00048475483,0.00084393925,0.00026592307,0.0005689923,0.0009972132,0.00055406254,0.0027550769],"category_scores_gemma":[0.0049520605,0.000219029,0.00026886145,0.00061153754,0.0005293352,0.0012322271,0.0009929839,0.0011433074,0.0011926084],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006027749,0.00022491766,0.002782649,0.000115691706,0.000041000378,0.0002521023,0.00016288267,0.2206734,0.047427498,0.019496813,0.0064795753,0.7017407],"study_design_scores_gemma":[0.000035860518,0.00017678896,0.00065658195,0.000022451793,0.00002144988,0.0002072235,0.00004093744,0.93562096,0.046354394,0.009600458,0.0072455164,0.000017413002],"about_ca_topic_score_codex":0.00096831546,"about_ca_topic_score_gemma":0.001198622,"teacher_disagreement_score":0.0027550769,"about_ca_system_score_codex":0.00038455243,"about_ca_system_score_gemma":0.0006080522,"threshold_uncertainty_score":0.009216666},"labels":[],"label_agreement":null},{"id":"W4312889722","doi":"10.1109/tcad.2022.3226668","title":"Bulls-Eye: Active Few-Shot Learning Guided Logic Synthesis","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"National Science Foundation","keywords":"Shot (pellet); Computer science; Artificial intelligence; Materials science","score_opus":0.0656011685826022,"score_gpt":0.2561631510089744,"score_spread":0.1905619824263722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312889722","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026975563,0.0005412998,0.96043825,0.00018149627,0.000062566134,0.00007962622,0.00015925571,0.007743711,0.0038182463],"genre_scores_gemma":[0.5043185,0.00020912319,0.48480895,0.00060032675,0.00004529445,0.00016895331,0.0009250309,0.0011390691,0.0077847852],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994728,0.000110957284,0.000023273953,0.00018431425,0.00015870314,0.000050030972],"domain_scores_gemma":[0.99892646,0.0007047715,0.000056678982,0.00015802617,0.0001056357,0.000048366226],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011779732,0.0011527049,0.0011081446,0.00073481794,0.00042303826,0.000977647,0.0022616822,0.0015531804,0.004478726],"category_scores_gemma":[0.0023748735,0.0006533991,0.00075069873,0.0004485013,0.0009926145,0.0014543649,0.001182299,0.0015799226,0.0009728164],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004615116,0.0002194259,0.0007948345,0.00021419016,0.000093604256,0.00017083473,0.00016098823,0.6361076,0.022547677,0.009817883,0.0062074903,0.32320395],"study_design_scores_gemma":[0.0000131172155,0.000027403308,0.000035007106,0.000003994726,0.000005338076,0.000012083845,0.0000058221776,0.99198216,0.0037460276,0.0035574366,0.0006063896,0.0000052392134],"about_ca_topic_score_codex":0.0047466955,"about_ca_topic_score_gemma":0.010413054,"teacher_disagreement_score":0.0047466955,"about_ca_system_score_codex":0.0010296734,"about_ca_system_score_gemma":0.0010998286,"threshold_uncertainty_score":0.01498282},"labels":[],"label_agreement":null},{"id":"W4318256984","doi":"10.1145/3557988.3569713","title":"Machine-Learning Based Delay Prediction for FPGA Technology Mapping","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Lookup table; Computer science; Field-programmable gate array; Heuristics; Logic gate; Estimator; Delay calculation; Heuristic; Logic analyzer; Logic block; Algorithm; Computer engineering; Computer hardware; Propagation delay; Artificial intelligence; Spectrum analyzer","score_opus":0.019372535282054015,"score_gpt":0.2174524271682847,"score_spread":0.19807989188623068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4318256984","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06476256,0.0008693587,0.92708796,0.00015455714,0.000068156194,0.000040131745,0.00040049906,0.0049184063,0.0016983307],"genre_scores_gemma":[0.76185614,0.00027560577,0.23453775,0.000090514666,0.000054731434,0.00006670296,0.0007517947,0.00012234878,0.0022443535],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997911,0.00002982171,0.000011893226,0.00007348664,0.0000620231,0.000031709642],"domain_scores_gemma":[0.99937123,0.00027596756,0.000094297495,0.00007804649,0.00015815778,0.000022209164],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025382004,0.00078511884,0.00040239777,0.00086411816,0.00021887284,0.00040691547,0.00076989614,0.00041925366,0.0016576872],"category_scores_gemma":[0.0015484927,0.00021721094,0.00029425073,0.0006876843,0.00017155436,0.0006082582,0.0002543387,0.00061686663,0.0006294997],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009962389,0.00007834542,0.0038313642,0.00006507935,0.000032418426,0.00008588173,0.000021232927,0.62297404,0.012129961,0.001825886,0.002520667,0.3563355],"study_design_scores_gemma":[0.0000031700695,0.0000167529,0.00032243732,0.0000028909926,0.0000042204497,0.000023927652,0.0000034449033,0.9947738,0.0031692507,0.0011374023,0.00053936965,0.0000034460172],"about_ca_topic_score_codex":0.0042124423,"about_ca_topic_score_gemma":0.00659939,"teacher_disagreement_score":0.0042124423,"about_ca_system_score_codex":0.0006279288,"about_ca_system_score_gemma":0.000855279,"threshold_uncertainty_score":0.0083758235},"labels":[],"label_agreement":null},{"id":"W4319320075","doi":"10.1002/jcd.21876","title":"Balanced covering arrays: A classification of covering arrays and packing arrays via exact methods","year":2023,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Wilfrid Laurier University","funders":"National Institute of Standards and Technology; Österreichische Forschungsförderungsgesellschaft","keywords":"Mathematics; Solver; Combinatorics; Extension (predicate logic); Tuple; Packing problems; Column (typography); Class (philosophy); Upper and lower bounds; Discrete mathematics; Rank (graph theory); Computer science; Mathematical optimization; Geometry","score_opus":0.06385576691572493,"score_gpt":0.3199365614301567,"score_spread":0.2560807945144318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4319320075","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09192817,0.0006366425,0.8907514,0.0002607379,0.00003642898,0.000088895555,0.00027539095,0.00044429468,0.015578107],"genre_scores_gemma":[0.57314336,0.0005882182,0.4193423,0.00020762614,0.000096217314,0.00020217149,0.001097824,0.00019293731,0.0051292833],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9987382,0.0002621873,0.00007433112,0.00021756934,0.0005211876,0.00018647836],"domain_scores_gemma":[0.9967487,0.0019412044,0.00035773145,0.00055321894,0.00030850584,0.000090674694],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008333014,0.000510607,0.00060220715,0.0010829779,0.0005174825,0.0017042438,0.00074671645,0.00069879956,0.0046156584],"category_scores_gemma":[0.005290711,0.00039892376,0.0005981295,0.001815401,0.0010106455,0.0029600891,0.00091084506,0.00086600863,0.00045702784],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001674303,0.00013446553,0.0058347397,0.00032776294,0.000035883524,0.0002442374,0.00037101994,0.16924335,0.009622718,0.5580684,0.0037203806,0.25222957],"study_design_scores_gemma":[0.000027246871,0.00013299083,0.0013954369,0.000074231706,0.000018123987,0.0005193387,0.00015211382,0.5863572,0.007751873,0.39127737,0.012269516,0.00002469351],"about_ca_topic_score_codex":0.0006014222,"about_ca_topic_score_gemma":0.00059293373,"teacher_disagreement_score":0.0046156584,"about_ca_system_score_codex":0.0007140699,"about_ca_system_score_gemma":0.0006050034,"threshold_uncertainty_score":0.015440941},"labels":[],"label_agreement":null},{"id":"W4319870499","doi":"10.1145/3543622.3573135","title":"Towards a Machine Learning Approach to Predicting the Difficulty of FPGA Routing Problems","year":2023,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Field-programmable gate array; Benchmark (surveying); Router; Routing (electronic design automation); Suite; Latency (audio); Network routing; Computer engineering; Machine learning; Embedded system; Parallel computing; Computer network","score_opus":0.03845802490921186,"score_gpt":0.24112559709556639,"score_spread":0.20266757218635453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4319870499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.129313,0.000827313,0.8608251,0.0014534238,0.00009345361,0.00015409231,0.00065968704,0.0036876309,0.0029862789],"genre_scores_gemma":[0.66635835,0.00030811975,0.3280053,0.00042330057,0.0002075857,0.0002699549,0.0013668058,0.00023379923,0.0028268225],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99918634,0.0002631724,0.000056515484,0.0002445324,0.00015732272,0.00009210211],"domain_scores_gemma":[0.9911419,0.0066224365,0.0007223694,0.00039911352,0.0009057116,0.0002083265],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016455468,0.0015418614,0.0008138992,0.0015999936,0.00045181232,0.0012931975,0.0017133681,0.0016667782,0.002546121],"category_scores_gemma":[0.011500861,0.000605331,0.0006826161,0.0007697307,0.00066665845,0.0018518621,0.0007822247,0.0028954798,0.00072361826],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015915802,0.00024316821,0.008879912,0.00009252855,0.000055332002,0.00006936171,0.00003900008,0.8866763,0.0016120069,0.0031007493,0.0038459117,0.0952265],"study_design_scores_gemma":[0.000005453658,0.000019437597,0.00017103855,0.000004044914,0.0000021241779,0.0000061261417,0.0000040820773,0.9976592,0.0002433105,0.0017808302,0.00010231584,0.0000020262476],"about_ca_topic_score_codex":0.004370342,"about_ca_topic_score_gemma":0.0051734583,"teacher_disagreement_score":0.004370342,"about_ca_system_score_codex":0.0010259985,"about_ca_system_score_gemma":0.0013005214,"threshold_uncertainty_score":0.008702576},"labels":[],"label_agreement":null},{"id":"W4320801705","doi":"10.1109/tbcas.2023.3234474","title":"Editorial Selected Papers From the 2022 IEEE International Solid-State Circuits Conference","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Biomedical Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Solid-state; Electronic circuit; Electrical engineering; Computer science; State (computer science); Electronic engineering; Engineering physics; Engineering","score_opus":0.026119792478954514,"score_gpt":0.2495144559909987,"score_spread":0.22339466351204418,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4320801705","genre_codex":"editorial","genre_gemma":"editorial","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"editorial","genre_consensus":"editorial","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0001574667,0.006648891,0.0003193026,0.016978433,0.971527,0.00005528344,0.0001754115,0.00012004571,0.0040181046],"genre_scores_gemma":[0.0010499831,0.008000379,0.00020155493,0.012427907,0.93989563,0.00004777598,0.00025636677,0.000091405505,0.038029052],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99851197,0.00014149334,0.00019930156,0.00020679939,0.00081053155,0.00012993325],"domain_scores_gemma":[0.9847905,0.0020834974,0.00082305656,0.00021768289,0.0094310865,0.0026540644],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0026080867,0.0031334143,0.0026151564,0.0038863218,0.0014174208,0.004801247,0.0022656107,0.005645339,0.05871111],"category_scores_gemma":[0.008089788,0.00073694316,0.002237474,0.0013802417,0.0007670266,0.0026187296,0.00076426653,0.005692974,0.042990223],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013470251,0.000017630191,0.000047878828,0.00029597594,0.000023462586,0.00014248208,0.0000048660577,0.00003076599,0.00026246533,0.00009227047,0.987877,0.011070399],"study_design_scores_gemma":[0.000114043614,0.0000817676,0.00055143185,0.00030519796,0.00006057307,0.0003468007,0.000032688,0.0001360615,0.0005256382,0.000454588,0.99736977,0.000021420232],"about_ca_topic_score_codex":0.00057693856,"about_ca_topic_score_gemma":0.0015836066,"teacher_disagreement_score":0.05871111,"about_ca_system_score_codex":0.0011936363,"about_ca_system_score_gemma":0.00095647114,"threshold_uncertainty_score":0.19640821},"labels":[],"label_agreement":null},{"id":"W4322397474","doi":"10.1145/3585074","title":"Optimal Pattern Retargeting in IEEE 1687 Networks: A SAT-based Upper-Bound Computation","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Computer science; Scalability; Upper and lower bounds; Computation; Satisfiability; Distributed computing; Bounded function; Theoretical computer science; Algorithm; Mathematics","score_opus":0.03149180253073142,"score_gpt":0.2612826725885759,"score_spread":0.2297908700578445,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4322397474","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12884007,0.00041716138,0.8537134,0.0006173197,0.000090245965,0.00013575188,0.00041541737,0.0026765184,0.013094159],"genre_scores_gemma":[0.6014535,0.00021977413,0.39128786,0.00032366285,0.00005420015,0.00021335944,0.0012144936,0.00044285838,0.004790268],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99873537,0.00035482703,0.000056790086,0.00022024507,0.00035988583,0.00027282102],"domain_scores_gemma":[0.99640095,0.0026827394,0.00023197675,0.00032791335,0.0002822943,0.00007411757],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011607015,0.0008659818,0.0006768313,0.0012373899,0.00057057344,0.0015942233,0.0014439739,0.001073405,0.007318717],"category_scores_gemma":[0.0077913697,0.0004883161,0.0011629343,0.0012730283,0.0011561139,0.0023478456,0.0011848808,0.0013210343,0.0008354504],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027237146,0.00015167332,0.0015774163,0.00019759926,0.000057996927,0.00014494207,0.00013494132,0.8431844,0.008934094,0.03373186,0.004153672,0.10745908],"study_design_scores_gemma":[0.00001505869,0.000037519938,0.0001443044,0.000012209459,0.0000097280845,0.000021018315,0.000027018286,0.97939986,0.0021093104,0.017656907,0.00056116236,0.000005898818],"about_ca_topic_score_codex":0.0075908,"about_ca_topic_score_gemma":0.013707485,"teacher_disagreement_score":0.0075908,"about_ca_system_score_codex":0.001760588,"about_ca_system_score_gemma":0.0016952172,"threshold_uncertainty_score":0.024483502},"labels":[],"label_agreement":null},{"id":"W4323544935","doi":"10.5281/zenodo.7706943","title":"Low-Latency Distance Protective Relay on FPGA","year":2014,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Relay; Field-programmable gate array; Latency (audio); Computer science; Low latency (capital markets); Embedded system; Computer network; Telecommunications; Physics","score_opus":0.024463397563875645,"score_gpt":0.22209810622338008,"score_spread":0.19763470865950444,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4323544935","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25604966,0.0022666147,0.6648592,0.00040588432,0.0003282323,0.0003989946,0.00043489606,0.025633032,0.049623556],"genre_scores_gemma":[0.8841781,0.00047824785,0.09879247,0.00015683171,0.000042721036,0.00008872136,0.00031930205,0.00020059118,0.015743053],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997539,0.000043773412,0.000015898859,0.000045381305,0.00009917881,0.0000419346],"domain_scores_gemma":[0.9997644,0.00006659846,0.000030831445,0.000059311962,0.000066225795,0.000012550015],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013816025,0.0004900334,0.0002199628,0.0003132226,0.0001506619,0.00056621584,0.00080858235,0.00021298155,0.0075168186],"category_scores_gemma":[0.00039273547,0.00015730136,0.00017172769,0.00018795596,0.00012622024,0.0005907839,0.0001783065,0.0002758758,0.0012492602],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019448808,0.00017604968,0.0033333588,0.001455897,0.00013909089,0.0011708547,0.00039183837,0.050861135,0.4509506,0.021446194,0.020852916,0.4472772],"study_design_scores_gemma":[0.0005130163,0.003385796,0.0046289796,0.00017931411,0.00029089433,0.002393976,0.0001658791,0.33305606,0.50910777,0.0037265448,0.1424474,0.00010447387],"about_ca_topic_score_codex":0.0012826212,"about_ca_topic_score_gemma":0.0013687204,"teacher_disagreement_score":0.0075168186,"about_ca_system_score_codex":0.000401135,"about_ca_system_score_gemma":0.0003589749,"threshold_uncertainty_score":0.025146306},"labels":[],"label_agreement":null},{"id":"W4327666220","doi":"10.5281/zenodo.7736505","title":"TA01-23: Analysing the impact of Undervolting on the REliability of modern Multicore Processors (UREMP)","year":2023,"lang":"en","type":"report","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Horizon 2020 Framework Programme; TRIUMF","keywords":"Multi-core processor; Reliability (semiconductor); Parallel computing; Computer science; Reliability engineering; Engineering; Physics","score_opus":0.16648951674332116,"score_gpt":0.3370432611537077,"score_spread":0.17055374441038654,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4327666220","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98514694,0.0004349022,0.0044567953,0.00017837207,0.00004664349,0.000046092384,0.0033712971,0.00076060963,0.0055583273],"genre_scores_gemma":[0.99012697,0.00008671568,0.0023579162,0.000043657015,0.000016901957,0.00004517719,0.003694226,0.00019306407,0.0034355004],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99936014,0.00012350998,0.000019091753,0.000095518146,0.00027222888,0.00012959137],"domain_scores_gemma":[0.9960508,0.0020745199,0.00028586914,0.00038134668,0.0010545126,0.00015299139],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001149202,0.00040421187,0.00037568994,0.00059470354,0.00027205033,0.00058254035,0.0009082015,0.0006495385,0.0047256863],"category_scores_gemma":[0.0035483998,0.00016842198,0.0005016247,0.0008806881,0.00031506302,0.00051141705,0.00033484696,0.00057812425,0.00095677644],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00686682,0.0010781096,0.104152404,0.0011721943,0.0005306216,0.0014688568,0.0002998471,0.6023456,0.13210036,0.003673674,0.03655638,0.10975516],"study_design_scores_gemma":[0.0002524763,0.005483275,0.15759124,0.00004846385,0.00028354506,0.00048037132,0.00029896732,0.67794186,0.14764045,0.0017940863,0.008123184,0.00006208181],"about_ca_topic_score_codex":0.009174818,"about_ca_topic_score_gemma":0.00918,"teacher_disagreement_score":0.009174818,"about_ca_system_score_codex":0.0008720672,"about_ca_system_score_gemma":0.0008322666,"threshold_uncertainty_score":0.018242836},"labels":[],"label_agreement":null},{"id":"W4362453037","doi":"10.1145/3590768","title":"MEDUSA: A Multi-Resolution Machine Learning Congestion Estimation Method for 2D and 3D Global Routing","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; National Tsing Hua University; Chinese University of Hong Kong; University of Hong Kong","keywords":"Computer science; Convolutional neural network; Router; Routing (electronic design automation); Network congestion; Real-time computing; Computer network; Artificial intelligence","score_opus":0.04535847245118739,"score_gpt":0.3110048256251456,"score_spread":0.2656463531739582,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4362453037","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005556986,0.00013403458,0.9890381,0.00007190499,0.000029533709,0.00004379835,0.0001121318,0.0044097225,0.0006037498],"genre_scores_gemma":[0.17401399,0.0002234438,0.8194242,0.00018581432,0.000035740846,0.00025528888,0.00079948886,0.0012775807,0.0037844155],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997278,0.00004489559,0.000013261978,0.00006236632,0.00012137346,0.000030429374],"domain_scores_gemma":[0.999481,0.00019805429,0.00008529924,0.000078054254,0.00012778629,0.000029770923],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007193863,0.0014888998,0.0006806951,0.0012530211,0.0003616685,0.001019293,0.0014438913,0.00089267764,0.0042741783],"category_scores_gemma":[0.0022636855,0.00074709865,0.0009623569,0.0006158019,0.00035978656,0.0012153884,0.001163608,0.0012750633,0.0007838398],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015658574,0.00007513411,0.0017309734,0.00015058389,0.00013636478,0.00016904625,0.00016214332,0.5463351,0.017953245,0.0072185756,0.012145229,0.41376698],"study_design_scores_gemma":[0.000011400729,0.000019819441,0.00017446524,0.0000068064846,0.000008347126,0.00003998166,0.000009987687,0.9930139,0.0028674304,0.0017843276,0.0020499562,0.000013562827],"about_ca_topic_score_codex":0.004189654,"about_ca_topic_score_gemma":0.007705806,"teacher_disagreement_score":0.0042741783,"about_ca_system_score_codex":0.00087167666,"about_ca_system_score_gemma":0.0011523031,"threshold_uncertainty_score":0.014298618},"labels":[],"label_agreement":null},{"id":"W4380607193","doi":"10.1109/mdat.2023.3286334","title":"Integrating Machine-Learning Probes in FPGA CAD: Why and How?","year":2023,"lang":"en","type":"article","venue":"IEEE Design and Test","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; CAD; Computer science; Computer architecture; Embedded system; Current (fluid); Design flow; Machine learning; Engineering; Engineering drawing; Electrical engineering","score_opus":0.036332079742271824,"score_gpt":0.23663622381963625,"score_spread":0.20030414407736444,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4380607193","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03254847,0.0069085276,0.9260852,0.008262906,0.00055849884,0.00018276373,0.00006198566,0.0031667121,0.022225028],"genre_scores_gemma":[0.5363513,0.0048396,0.44336477,0.0031508205,0.00041126984,0.00013658238,0.00009728659,0.00046878317,0.011179602],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9975902,0.00079737784,0.000096092954,0.00018434467,0.0011481143,0.00018399305],"domain_scores_gemma":[0.9935521,0.003893333,0.00042663113,0.0006869841,0.0013151759,0.00012574546],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029409735,0.00072616286,0.0005838817,0.00067935063,0.00038346119,0.0028168838,0.0016132416,0.0014612608,0.00391376],"category_scores_gemma":[0.011478743,0.0005469455,0.00027801612,0.00058282807,0.0012338919,0.0059329984,0.0008890303,0.0019110544,0.0019230162],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003517337,0.00022317156,0.0061986013,0.0007470261,0.0000558678,0.00037655476,0.00039066953,0.026936302,0.054220654,0.08990414,0.0065215933,0.81407356],"study_design_scores_gemma":[0.00014836139,0.004320183,0.0054897545,0.0014910785,0.00014841107,0.0037286226,0.0009333762,0.36177608,0.23998895,0.14582238,0.2358604,0.00029241617],"about_ca_topic_score_codex":0.00062951585,"about_ca_topic_score_gemma":0.0011285024,"teacher_disagreement_score":0.00391376,"about_ca_system_score_codex":0.0008614636,"about_ca_system_score_gemma":0.00070409995,"threshold_uncertainty_score":0.015553534},"labels":[],"label_agreement":null},{"id":"W4380931213","doi":"10.2172/1985113","title":"Memorandum of Understanding for the 2006 Meson Test Beam Program: The FP420 (CMS+ATLAS) Fast Timing Test","year":2006,"lang":"en","type":"report","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Atlas (anatomy); Test (biology); Particle physics; Memorandum; Nuclear physics; Physics; Computer science; Political science; Geology","score_opus":0.12997704444023594,"score_gpt":0.31524944621313433,"score_spread":0.1852724017728984,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4380931213","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0048344093,0.0048323767,0.033647206,0.2940412,0.29342124,0.0040922356,0.0133960545,0.01338731,0.33834797],"genre_scores_gemma":[0.020081192,0.003298311,0.027461821,0.120408274,0.06503836,0.006131863,0.015917955,0.007218482,0.7344436],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.98208517,0.002163257,0.0019544945,0.002164681,0.009403627,0.0022287718],"domain_scores_gemma":[0.9596739,0.006411176,0.0029306435,0.0042840703,0.023971159,0.0027291593],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.03133763,0.002052714,0.0021743309,0.002276697,0.0065755467,0.013716661,0.005976524,0.009431936,0.07830626],"category_scores_gemma":[0.06286004,0.0014686085,0.0019411839,0.0011654538,0.0034531904,0.0063318675,0.0068139085,0.0138824815,0.076467566],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006604131,0.00003675328,0.00010124861,0.000045960012,0.0000057781695,0.000079783356,0.0001281836,0.00013518553,0.0004129653,0.009813895,0.9770463,0.012127919],"study_design_scores_gemma":[0.00003650936,0.000046917856,0.00028421413,0.00014522593,0.00000955793,0.000062666564,0.000082973165,0.00014075512,0.00045937733,0.0019506833,0.99675363,0.000027422408],"about_ca_topic_score_codex":0.009656381,"about_ca_topic_score_gemma":0.007299391,"teacher_disagreement_score":0.07830626,"about_ca_system_score_codex":0.011261039,"about_ca_system_score_gemma":0.0210878,"threshold_uncertainty_score":0.2619605},"labels":[],"label_agreement":null},{"id":"W4385585356","doi":"10.1145/3587135.3592184","title":"Tower field support for synthesis of datapaths","year":2023,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Finite field; Computer science; Field (mathematics); Finite field arithmetic; Tower; Cryptography; Vector space; Key (lock); Implementation; Computer architecture; Parallel computing; Embedded system; Computer engineering; Theoretical computer science; Engineering; Programming language; Mathematics; Algorithm; Pure mathematics; Discrete mathematics","score_opus":0.03825955692244742,"score_gpt":0.2795239102747581,"score_spread":0.24126435335231067,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385585356","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.076217875,0.00027644818,0.90809447,0.00010338708,0.00008566521,0.00007304729,0.00025298103,0.00316877,0.011727386],"genre_scores_gemma":[0.69594216,0.00023478817,0.29879248,0.000091661495,0.000040387502,0.000092421295,0.00056060654,0.00041245253,0.003833033],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.999629,0.00007498064,0.00003279262,0.000072830524,0.0001293432,0.000061090876],"domain_scores_gemma":[0.99945575,0.00025722408,0.00004604733,0.0001228962,0.00009882827,0.000019339037],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045575708,0.00045726492,0.00029510228,0.0005069765,0.00032949148,0.00074804074,0.0006121881,0.00031655218,0.0050211637],"category_scores_gemma":[0.0013795221,0.00021122253,0.0005362879,0.00037441973,0.000669974,0.0012122507,0.00066002086,0.0005963129,0.00083894137],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00068027637,0.000115768526,0.002164014,0.00081742776,0.000049705028,0.0007935636,0.00065472216,0.1192987,0.18911184,0.41284767,0.0054499554,0.2680164],"study_design_scores_gemma":[0.00013265031,0.000916614,0.0006561299,0.00022809954,0.000071397786,0.00063843676,0.00017900195,0.39903373,0.32455608,0.20589595,0.06762868,0.00006329584],"about_ca_topic_score_codex":0.00050533155,"about_ca_topic_score_gemma":0.0008165848,"teacher_disagreement_score":0.0050211637,"about_ca_system_score_codex":0.00062451995,"about_ca_system_score_gemma":0.00069712865,"threshold_uncertainty_score":0.016797423},"labels":[],"label_agreement":null},{"id":"W4388821093","doi":"10.1109/ats59501.2023.10318022","title":"Industry Session I: On Automotive Testing","year":2023,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Microsemi (Canada)","funders":"","keywords":"Automotive industry; Session (web analytics); Quality (philosophy); Time to market; Test (biology); Test strategy; Automotive electronics; Computer science; Manufacturing engineering; Reliability engineering; Fault (geology); Engineering; Automotive engineering; Operating system","score_opus":0.08204957130390911,"score_gpt":0.2930687504635943,"score_spread":0.2110191791596852,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4388821093","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0111091295,0.050202645,0.031922523,0.11985049,0.1927566,0.002101174,0.002223799,0.0025532208,0.5872804],"genre_scores_gemma":[0.04026759,0.0183811,0.007180543,0.03531826,0.062021382,0.0012106049,0.003537152,0.0013290772,0.8307543],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99749255,0.0004746831,0.00008731745,0.000488607,0.00080404896,0.00065283495],"domain_scores_gemma":[0.99555886,0.00036090685,0.00012098876,0.00019325948,0.0018990499,0.0018670633],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0038139161,0.0026243574,0.0010360285,0.0020291563,0.0032666854,0.005013968,0.0015885676,0.006911571,0.1458771],"category_scores_gemma":[0.0033803307,0.0006591512,0.0012264339,0.0014643603,0.0007944612,0.003324298,0.0062080193,0.005359876,0.1164497],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011964699,0.00017853772,0.00044404424,0.00022563816,0.000012119776,0.00018157739,0.00017632969,0.00030591097,0.0025823833,0.0026160826,0.9203221,0.07283567],"study_design_scores_gemma":[0.000019458006,0.00018679499,0.00089321064,0.00028223338,0.000009091545,0.00022199893,0.0002783986,0.00027862145,0.00075414515,0.0020012972,0.9950513,0.000023451774],"about_ca_topic_score_codex":0.0012901508,"about_ca_topic_score_gemma":0.003658565,"teacher_disagreement_score":0.1458771,"about_ca_system_score_codex":0.0022822178,"about_ca_system_score_gemma":0.002650735,"threshold_uncertainty_score":0.4880075},"labels":[],"label_agreement":null},{"id":"W4389166808","doi":"10.1109/iccad57390.2023.10323739","title":"Invited Paper: RapidWright: Unleashing the Full Power of FPGA Technology with Domain-Specific Tooling","year":2023,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Field-programmable gate array; Computer science; Implementation; Leverage (statistics); Compiler; Flexibility (engineering); Computer architecture; Embedded system; Domain (mathematical analysis); Compile time; Predictability; Variety (cybernetics); Quality (philosophy); Software engineering; Operating system; Artificial intelligence","score_opus":0.014319789937563651,"score_gpt":0.20766245588317897,"score_spread":0.19334266594561533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389166808","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021763977,0.022741701,0.37672913,0.22547072,0.15636998,0.000886694,0.0017249247,0.019100515,0.17521244],"genre_scores_gemma":[0.13761324,0.017422842,0.14656202,0.043031245,0.04902339,0.00046964863,0.0028673394,0.017567351,0.5854429],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99739397,0.00054746197,0.000071229006,0.0004751339,0.0012398172,0.00027227978],"domain_scores_gemma":[0.9939511,0.0021481803,0.00015799276,0.00035907363,0.00224615,0.0011376174],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0055908635,0.0009772414,0.0004959589,0.0009022782,0.000927872,0.003435148,0.0013160564,0.0022379945,0.039414123],"category_scores_gemma":[0.011011623,0.00049337803,0.0005468532,0.0005540517,0.0012692811,0.004055636,0.001741273,0.003225681,0.01379458],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001913894,0.00003692279,0.00044870502,0.0001763599,0.000015593114,0.00027714972,0.00025745688,0.0013265574,0.0045315656,0.009839141,0.8670989,0.11580019],"study_design_scores_gemma":[0.000035325316,0.000082043705,0.00021813302,0.000062142295,0.000009590623,0.00038110287,0.00012005802,0.0022857976,0.004565698,0.0046921717,0.98750186,0.00004610362],"about_ca_topic_score_codex":0.001175088,"about_ca_topic_score_gemma":0.0021579282,"teacher_disagreement_score":0.039414123,"about_ca_system_score_codex":0.0010256994,"about_ca_system_score_gemma":0.0013673382,"threshold_uncertainty_score":0.1318534},"labels":[],"label_agreement":null},{"id":"W4393028507","doi":"10.23919/usnc-ursinrsm60317.2024.10465070","title":"Deployment of an RFSoC-Based Correlator at the Deep Dish Development Array","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Software deployment; Computer hardware; Operating system","score_opus":0.01707241550236456,"score_gpt":0.23579146133627193,"score_spread":0.2187190458339074,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393028507","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60013014,0.00041279505,0.28574306,0.0011567153,0.0007433366,0.0009588866,0.003073618,0.028029865,0.07975159],"genre_scores_gemma":[0.8380782,0.00007166711,0.13389872,0.0005215873,0.00006965445,0.00017610725,0.0029030705,0.00027567608,0.024005346],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993326,0.000053683274,0.000019050414,0.00014379069,0.0002796423,0.00017117633],"domain_scores_gemma":[0.9989492,0.00008253218,0.00006171149,0.00014639065,0.0005715412,0.00018870378],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00087060384,0.00038141897,0.0002617622,0.0007225086,0.0004383595,0.00060133165,0.0010483604,0.00032345284,0.0053223283],"category_scores_gemma":[0.00095773774,0.00020415953,0.00014459231,0.00049929845,0.00031533497,0.000389636,0.0008353076,0.0005207721,0.0028743506],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021977378,0.0006582297,0.062935725,0.00018919141,0.00012604085,0.0009777524,0.00065351167,0.019409437,0.4769231,0.0077448143,0.04548593,0.38269848],"study_design_scores_gemma":[0.0005906314,0.003248817,0.03980379,0.00005452907,0.0001518444,0.00094818795,0.00035008026,0.32239047,0.49326247,0.000980764,0.13805097,0.00016747034],"about_ca_topic_score_codex":0.013367206,"about_ca_topic_score_gemma":0.026837178,"teacher_disagreement_score":0.013367206,"about_ca_system_score_codex":0.0010578245,"about_ca_system_score_gemma":0.0025596968,"threshold_uncertainty_score":0.026578784},"labels":[],"label_agreement":null},{"id":"W4393428403","doi":"10.5281/zenodo.1188308","title":"Virtual Chip-Seq Predictions For Tf Binding In Cistrome And Encode-Dream Datasets","year":2018,"lang":"en","type":"dataset","venue":"Figshare","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"ENCODE; Computer science; Dream; Chip; Computational biology; Biology; Neuroscience; Genetics; Telecommunications; Gene","score_opus":0.046120791773983864,"score_gpt":0.2806521390408998,"score_spread":0.23453134726691593,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393428403","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022319558,0.0002215932,0.00087331934,0.00008219821,0.000052618147,0.000020197456,0.9925472,0.002708205,0.0012626916],"genre_scores_gemma":[0.0022124313,0.00005915654,0.0007608755,0.00008253856,0.000005862102,0.0000774274,0.99598986,0.00022906964,0.0005828633],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991217,0.000105542356,0.000056881232,0.0003779215,0.00020874261,0.00012914915],"domain_scores_gemma":[0.9985421,0.00055504736,0.00008346376,0.00048304547,0.00024451624,0.00009191667],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009772675,0.002923151,0.0015362508,0.001773509,0.0010903686,0.0015568562,0.0036684775,0.002338392,0.051265597],"category_scores_gemma":[0.00398695,0.0010260766,0.0019241101,0.0025543373,0.0005224725,0.0008227222,0.0017606674,0.0022249338,0.047159016],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007013022,0.00013294036,0.0075108088,0.0022015208,0.00031304586,0.0002301143,0.00008072581,0.007533765,0.006233271,0.0015944365,0.9635319,0.009936034],"study_design_scores_gemma":[0.002044091,0.0003454095,0.032209408,0.0005100393,0.00052536145,0.00085842685,0.00022842802,0.020638067,0.020884912,0.010102907,0.9114665,0.00018653997],"about_ca_topic_score_codex":0.011157084,"about_ca_topic_score_gemma":0.026152382,"teacher_disagreement_score":0.051265597,"about_ca_system_score_codex":0.001101664,"about_ca_system_score_gemma":0.0017250706,"threshold_uncertainty_score":0.1715005},"labels":[],"label_agreement":null},{"id":"W4393576971","doi":"10.1145/3626202.3637557","title":"HiSpMV: Hybrid Row Distribution and Vector Buffering for Imbalanced SpMV Acceleration on FPGAs","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Acceleration; Computer science; Parallel computing; Distribution (mathematics); Embedded system; Mathematics; Physics","score_opus":0.02127032867942789,"score_gpt":0.25356921540838084,"score_spread":0.23229888672895296,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393576971","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27461675,0.0027337922,0.65762526,0.00065660174,0.00069821876,0.00027112116,0.0011899375,0.03953722,0.02267106],"genre_scores_gemma":[0.7729584,0.00038581202,0.21483636,0.00032180053,0.00011522119,0.00018647908,0.0014980751,0.0005771178,0.009120842],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975604,0.000029158216,0.000016048363,0.000044316363,0.000091511014,0.000062881525],"domain_scores_gemma":[0.99966455,0.00007772678,0.00003839372,0.000092481176,0.00008376671,0.000043143547],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026158357,0.0008000874,0.00032302664,0.00069644867,0.00039007992,0.0007483588,0.0011687591,0.00025430086,0.009240819],"category_scores_gemma":[0.00082347286,0.00027514974,0.00022887692,0.0007017008,0.00025982253,0.0012136498,0.0007907553,0.00048376512,0.0016143281],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016901529,0.00035832904,0.0060110483,0.00042684656,0.00012300552,0.0006486861,0.0003149043,0.07129409,0.12647787,0.017315226,0.052164216,0.7231757],"study_design_scores_gemma":[0.00040334297,0.0014541446,0.0031329426,0.00008958336,0.00006990692,0.00049013045,0.00021998731,0.7664636,0.16728087,0.011469634,0.04883981,0.000086139975],"about_ca_topic_score_codex":0.0025738876,"about_ca_topic_score_gemma":0.005120937,"teacher_disagreement_score":0.009240819,"about_ca_system_score_codex":0.0005290479,"about_ca_system_score_gemma":0.0007309392,"threshold_uncertainty_score":0.030913591},"labels":[],"label_agreement":null},{"id":"W4393640756","doi":"10.5281/zenodo.1209308","title":"Virtual Chip-Seq Predictions For Tf Binding In Cistrome And Encode-Dream Datasets","year":2018,"lang":"en","type":"dataset","venue":"Figshare","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"ENCODE; Computational biology; Computer science; Dream; Biology; Genetics; Neuroscience; Gene","score_opus":0.046120791773983864,"score_gpt":0.2806521390408998,"score_spread":0.23453134726691593,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393640756","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027382341,0.00020734288,0.0012218923,0.000088097106,0.000055706412,0.000025969188,0.9902778,0.0040304367,0.001354444],"genre_scores_gemma":[0.0026188334,0.000052010637,0.0011045185,0.00009569057,0.0000052406335,0.000096466756,0.9950694,0.00031747366,0.0006403879],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99905676,0.000115205294,0.000060663027,0.00041256563,0.00021692654,0.00013796201],"domain_scores_gemma":[0.99867356,0.0004945072,0.00007487354,0.00043848404,0.00023673395,0.00008183445],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009876032,0.003003516,0.0014347476,0.0016818582,0.001057432,0.001600213,0.003718199,0.0022031562,0.047772948],"category_scores_gemma":[0.0038813576,0.0012066851,0.0022386326,0.0024444738,0.00048837287,0.00089584646,0.001663522,0.002174756,0.04438661],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007976441,0.00015017175,0.009307013,0.002457827,0.0004255757,0.00022819325,0.00009061073,0.0104540875,0.0073736156,0.0017293791,0.95521843,0.011767445],"study_design_scores_gemma":[0.0022743628,0.00039764558,0.039582964,0.0005091667,0.0005986196,0.0007855225,0.00022575632,0.031805594,0.02939044,0.010315642,0.88389087,0.000223259],"about_ca_topic_score_codex":0.012626037,"about_ca_topic_score_gemma":0.028062087,"teacher_disagreement_score":0.047772948,"about_ca_system_score_codex":0.001320242,"about_ca_system_score_gemma":0.0017193232,"threshold_uncertainty_score":0.15981644},"labels":[],"label_agreement":null},{"id":"W4393718762","doi":"10.5281/zenodo.823296","title":"Datasets For Predicting Tf Binding Using Virtual Chip-Seq","year":2018,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Chip; Computational biology; Data mining; Biology; Telecommunications","score_opus":0.06458392582838181,"score_gpt":0.2803095754634961,"score_spread":0.2157256496351143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393718762","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024275242,0.00033008878,0.0051644766,0.00011234204,0.000101786754,0.00008949797,0.98183477,0.0074343644,0.00250527],"genre_scores_gemma":[0.0015595309,0.00011045128,0.0047464813,0.00011321169,0.0000062704357,0.0002949142,0.991835,0.00052280456,0.00081137434],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99848807,0.00022344718,0.00016146642,0.00050311204,0.00044362977,0.00018023279],"domain_scores_gemma":[0.99831843,0.0005054885,0.00009758211,0.00057225494,0.0003539784,0.00015230349],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018803093,0.0025929122,0.0020573598,0.0018437725,0.0015466108,0.0018305053,0.0049541756,0.0024542606,0.058978908],"category_scores_gemma":[0.004393154,0.0012670676,0.0025861298,0.0037084594,0.00040295147,0.001252168,0.0017841952,0.0034487708,0.07023052],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008023254,0.00032149302,0.005254312,0.0031194766,0.00035322623,0.00020823034,0.00009631114,0.017271867,0.018946024,0.0028176075,0.9255195,0.025289677],"study_design_scores_gemma":[0.0012186702,0.00051990146,0.018727759,0.0005801793,0.00041897185,0.00046890165,0.00018295566,0.035286687,0.046600513,0.014465003,0.8812407,0.00028975288],"about_ca_topic_score_codex":0.009232057,"about_ca_topic_score_gemma":0.016269187,"teacher_disagreement_score":0.058978908,"about_ca_system_score_codex":0.0013301091,"about_ca_system_score_gemma":0.0021821484,"threshold_uncertainty_score":0.19730413},"labels":[],"label_agreement":null},{"id":"W4393891185","doi":"10.5281/zenodo.1188307","title":"Virtual Chip-Seq Predictions For Tf Binding In Cistrome And Encode-Dream Datasets","year":2018,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"ENCODE; Computer science; Dream; Computational biology; Psychology; Biology; Genetics; Neuroscience; Gene","score_opus":0.0372425169514423,"score_gpt":0.25867396446351104,"score_spread":0.22143144751206872,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393891185","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0035285891,0.00025656272,0.0011875198,0.00008887438,0.000057902853,0.000026903277,0.99008894,0.0033094094,0.0014552695],"genre_scores_gemma":[0.0022534956,0.000052144078,0.0008457304,0.00006804808,0.000004812369,0.00007490874,0.9959408,0.00019165975,0.0005683671],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991085,0.000104914856,0.000056099758,0.00039213913,0.00021284653,0.00012554725],"domain_scores_gemma":[0.99885,0.0003822663,0.000071133465,0.00039958337,0.0002156742,0.00008146825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00092152273,0.0029622188,0.0015064277,0.0016721921,0.0010452828,0.0014613081,0.00349509,0.0021690105,0.03404445],"category_scores_gemma":[0.0033015185,0.00096211856,0.0018105358,0.0024564795,0.0005563126,0.0007939712,0.0016441623,0.002234119,0.03683011],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008318274,0.00018153651,0.007917703,0.0021444876,0.00032085466,0.00026790748,0.00009389526,0.008586303,0.0089285895,0.0018169265,0.9577386,0.011171488],"study_design_scores_gemma":[0.0019254106,0.00037983648,0.03500488,0.00042013323,0.0004838536,0.0010193968,0.00026299266,0.02683783,0.026610777,0.009649059,0.89721525,0.0001905555],"about_ca_topic_score_codex":0.011475178,"about_ca_topic_score_gemma":0.026217908,"teacher_disagreement_score":0.03404445,"about_ca_system_score_codex":0.0011589862,"about_ca_system_score_gemma":0.0017560759,"threshold_uncertainty_score":0.11388999},"labels":[],"label_agreement":null},{"id":"W4396949573","doi":"10.1109/isqed60706.2024.10528365","title":"Fast Current Constraints Generation for Chip Safety","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Semiconductor Research Corporation","keywords":"Computer science; Current (fluid); System on a chip; Chip; Embedded system; Electrical engineering; Engineering; Telecommunications","score_opus":0.05402567065239991,"score_gpt":0.2941325262833827,"score_spread":0.2401068556309828,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4396949573","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0056002694,0.00006749692,0.9913037,0.000104981475,0.00002321539,0.00003845943,0.00007919944,0.0006273122,0.0021555175],"genre_scores_gemma":[0.29000697,0.00023927826,0.7047236,0.00012673016,0.000045913508,0.000198048,0.0006190325,0.0003757957,0.0036646936],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99959904,0.000076193406,0.000016736289,0.000039926355,0.0002279858,0.00004027732],"domain_scores_gemma":[0.99911684,0.00045297644,0.00005581451,0.00015673538,0.00019241917,0.000025149991],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035512412,0.0006124814,0.00061170076,0.0005408971,0.0004502864,0.00076307665,0.0006692031,0.0006075372,0.0061368095],"category_scores_gemma":[0.0024358206,0.00038434207,0.00057711976,0.00041778086,0.000544597,0.0009552581,0.0009793255,0.0013545945,0.0013957749],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013835108,0.00007190207,0.0005152991,0.00021170493,0.000034511595,0.00019784605,0.00018812068,0.6031721,0.02673728,0.13187806,0.0076347743,0.22921996],"study_design_scores_gemma":[0.000016595415,0.000024028963,0.000044969267,0.000009256599,0.000003206105,0.0000437922,0.000020283316,0.96246123,0.006580581,0.027713435,0.0030735417,0.000009024596],"about_ca_topic_score_codex":0.001958204,"about_ca_topic_score_gemma":0.002674144,"teacher_disagreement_score":0.0061368095,"about_ca_system_score_codex":0.00042013984,"about_ca_system_score_gemma":0.0012084455,"threshold_uncertainty_score":0.020529628},"labels":[],"label_agreement":null},{"id":"W4400034195","doi":"10.1109/ets61313.2024.10567190","title":"Combining Built-In Redundancy Analysis with ECC for Memory Testing","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Computer science; Redundancy (engineering); Reliability engineering; Parallel computing; Operating system; Engineering","score_opus":0.0374927988206278,"score_gpt":0.2747800540312756,"score_spread":0.23728725521064778,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4400034195","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.064300306,0.0008074055,0.92255944,0.00022777818,0.00008918348,0.00006613991,0.00010943747,0.0048814556,0.006958827],"genre_scores_gemma":[0.7310057,0.00031036834,0.26527283,0.00013049616,0.00006393182,0.00005467444,0.00021277096,0.0002496658,0.0026994667],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99932337,0.00014196975,0.00003584423,0.000092258226,0.00035452878,0.000052084357],"domain_scores_gemma":[0.99809986,0.00075453153,0.00016036953,0.0005601345,0.00039860242,0.000026518635],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005859081,0.0007374486,0.0003556708,0.0013059991,0.0001902596,0.0006727973,0.0008834086,0.0005073751,0.0016755116],"category_scores_gemma":[0.0027864075,0.00019189695,0.00034342686,0.00043337673,0.00046069024,0.001129104,0.0006108033,0.00046600576,0.0005828986],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037323506,0.0001457581,0.0030627886,0.00031657203,0.00010179564,0.00076642336,0.00020190203,0.08934231,0.26967838,0.034576934,0.003165607,0.59826833],"study_design_scores_gemma":[0.000026990414,0.00041261245,0.0011132911,0.00006524437,0.00007675257,0.00089514675,0.000037687372,0.67763376,0.28842953,0.023092076,0.008169049,0.00004787947],"about_ca_topic_score_codex":0.0002779268,"about_ca_topic_score_gemma":0.00043885896,"teacher_disagreement_score":0.0016755116,"about_ca_system_score_codex":0.0002586754,"about_ca_system_score_gemma":0.00030839304,"threshold_uncertainty_score":0.005605161},"labels":[],"label_agreement":null},{"id":"W4401023825","doi":"10.24963/ijcai.2024/616","title":"StarFT: Robust Fine-tuning of Zero-shot Models via Spuriosity Alignment","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Kootenay Association for Science & Technology","funders":"National Science and Technology Major Project","keywords":"Adaptation (eye); Computer science; Test (biology); Transfer (computing); Parallel computing; Physics","score_opus":0.06075186670880472,"score_gpt":0.24759304127799764,"score_spread":0.1868411745691929,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401023825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05109802,0.00054234714,0.93901944,0.0002972228,0.00012682097,0.00008315346,0.0002672704,0.006387551,0.0021781838],"genre_scores_gemma":[0.7379959,0.00037047922,0.2474164,0.0009350901,0.00020881291,0.00026063586,0.0028970893,0.0014962998,0.008419244],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9989002,0.00027643025,0.000041512114,0.00043699326,0.00020673008,0.00013815644],"domain_scores_gemma":[0.99820685,0.00078973576,0.00018431513,0.00042305866,0.00023613032,0.00015993598],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018649411,0.0017414188,0.0012466724,0.0009460966,0.0006023926,0.0014525772,0.0030421142,0.0018168861,0.0026649956],"category_scores_gemma":[0.006778044,0.0005180617,0.0012480292,0.0005951719,0.0013659748,0.0025227186,0.0025812811,0.0034064353,0.001663853],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005919387,0.00043936237,0.0038711948,0.0003300218,0.00026838033,0.00025978772,0.0004975666,0.48690072,0.03344588,0.017220268,0.013689212,0.44248566],"study_design_scores_gemma":[0.00001599374,0.000066306195,0.00021371449,0.0000127155845,0.000012705233,0.000041943527,0.00003371858,0.9858269,0.0039853756,0.008805281,0.00097039895,0.000015023656],"about_ca_topic_score_codex":0.0046225996,"about_ca_topic_score_gemma":0.0062568025,"teacher_disagreement_score":0.0046225996,"about_ca_system_score_codex":0.001121554,"about_ca_system_score_gemma":0.0012300623,"threshold_uncertainty_score":0.00986284},"labels":[],"label_agreement":null},{"id":"W4401328687","doi":"10.1109/mm.2024.3436008","title":"A Comparison of Single-Ended, NRZ Unidirectional Signaling and Single-Ended, NRZ Simultaneous-Bidirectional Signaling for Die-to-Die Links","year":2024,"lang":"en","type":"article","venue":"IEEE Micro","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Die (integrated circuit); Computer science; Electronic engineering; Engineering","score_opus":0.05331171728180428,"score_gpt":0.29899589557327844,"score_spread":0.24568417829147415,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401328687","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9497896,0.0009786016,0.033629045,0.000095140305,0.000073079456,0.00004421503,0.000108775355,0.00025232727,0.015029328],"genre_scores_gemma":[0.98372513,0.0004580825,0.013563653,0.000033232314,0.000009129723,0.000017100203,0.00007825501,0.000027587339,0.002087689],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99951017,0.00008892157,0.000024384548,0.00005979285,0.00026243128,0.000054243934],"domain_scores_gemma":[0.9989203,0.00044736784,0.00016581951,0.00014157199,0.00028882117,0.000036213696],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006333004,0.00029199742,0.0001768473,0.00038859027,0.0003096487,0.0007892949,0.0004215046,0.0003551658,0.0015169356],"category_scores_gemma":[0.0011905221,0.00010767948,0.0001714605,0.0003447168,0.00026641716,0.0006216401,0.00028586714,0.00024439307,0.0003622943],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010379774,0.00013614456,0.0028098503,0.0003942755,0.00003898346,0.00022551283,0.00014989734,0.014403559,0.8985882,0.005407667,0.00031775952,0.07649011],"study_design_scores_gemma":[0.000051731517,0.002255645,0.0067551583,0.00004931334,0.0000866363,0.00081474014,0.0002803709,0.05775596,0.92320853,0.0007705074,0.007923483,0.0000479456],"about_ca_topic_score_codex":0.00023718008,"about_ca_topic_score_gemma":0.0008231398,"teacher_disagreement_score":0.0015169356,"about_ca_system_score_codex":0.00025069632,"about_ca_system_score_gemma":0.00023844097,"threshold_uncertainty_score":0.00507468},"labels":[],"label_agreement":null},{"id":"W4401414663","doi":"10.1109/iseda62518.2024.10617677","title":"FPGA Divide-and-Conquer Placement using Deep Reinforcement Learning","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Machine Intelligence Institute","keywords":"Divide and conquer algorithms; Field-programmable gate array; Computer science; Reinforcement learning; Computer architecture; Artificial intelligence; Embedded system; Programming language","score_opus":0.029344314839098943,"score_gpt":0.26348098540636566,"score_spread":0.23413667056726672,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401414663","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.044570517,0.0002838636,0.95009357,0.00029662528,0.00004913007,0.00007200182,0.000038482547,0.0009950533,0.0036006633],"genre_scores_gemma":[0.8659515,0.000104413826,0.12980615,0.00015686231,0.000031082425,0.00011948384,0.00007458768,0.000063341606,0.0036926665],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997701,0.000050824026,0.000009038506,0.000060819577,0.000053204178,0.000056041376],"domain_scores_gemma":[0.9994802,0.00027402825,0.00007368396,0.000042393352,0.00008324411,0.00004645554],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005519205,0.0009181599,0.00086839584,0.00027418789,0.0002885583,0.0004986533,0.001005787,0.00093440193,0.0025377027],"category_scores_gemma":[0.0012762375,0.00045592352,0.00032602804,0.0003016367,0.00068916415,0.0006928249,0.0007425737,0.0011117577,0.00031545738],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051692645,0.000049508744,0.00030117552,0.000025233427,0.000014774485,0.00003367376,0.00001853938,0.9532893,0.0011278954,0.0020042928,0.00073477736,0.04234915],"study_design_scores_gemma":[0.000007898409,0.000020532409,0.000019709252,0.0000017063988,0.000001759171,0.0000036860922,0.0000024158587,0.9986665,0.00024934523,0.00092900894,0.00009636889,0.0000010117873],"about_ca_topic_score_codex":0.005954856,"about_ca_topic_score_gemma":0.006930714,"teacher_disagreement_score":0.005954856,"about_ca_system_score_codex":0.0009830513,"about_ca_system_score_gemma":0.001336651,"threshold_uncertainty_score":0.011840403},"labels":[],"label_agreement":null},{"id":"W4403278921","doi":"10.1109/fpl64840.2024.00016","title":"Better Together: Combining Analytical and Annealing Methods for FPGA Placement","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Simulated annealing; Annealing (glass); Parallel computing; Embedded system; Algorithm; Materials science","score_opus":0.05415036455726825,"score_gpt":0.3706481131847995,"score_spread":0.3164977486275313,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4403278921","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006378312,0.00032303343,0.9859071,0.00012875252,0.000066533416,0.000030933512,0.00002811153,0.0016320399,0.005505259],"genre_scores_gemma":[0.23472007,0.0004391012,0.7591792,0.00023619429,0.000060191152,0.00009354266,0.00013675432,0.000866908,0.0042681126],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999348,0.00017089596,0.000026204796,0.00007984016,0.00031351624,0.00006151204],"domain_scores_gemma":[0.9993735,0.0002557505,0.0000485628,0.00018776995,0.000108509914,0.000025912661],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007213033,0.00089127955,0.00064112706,0.0008988082,0.00042926677,0.0012511666,0.0009895482,0.00086382305,0.0036985008],"category_scores_gemma":[0.0022143049,0.00058907596,0.0008309013,0.00069992826,0.0007627764,0.001124104,0.000913019,0.0010463638,0.0012831033],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000060832765,0.000040028717,0.0004119644,0.000112343965,0.00006222254,0.00010034813,0.00008910877,0.8350026,0.010901343,0.040662553,0.0021663986,0.11039026],"study_design_scores_gemma":[0.000008561038,0.00002797956,0.00007013851,0.000012755485,0.000010630524,0.000032474974,0.000012528614,0.9809363,0.0029007231,0.012199004,0.003778949,0.000010098264],"about_ca_topic_score_codex":0.0041391854,"about_ca_topic_score_gemma":0.0064528943,"teacher_disagreement_score":0.0041391854,"about_ca_system_score_codex":0.0009737646,"about_ca_system_score_gemma":0.0013416479,"threshold_uncertainty_score":0.012372732},"labels":[],"label_agreement":null},{"id":"W4404057397","doi":"10.1109/socc62300.2024.10737861","title":"Assessing the Circuit Requirements for a Real-Time Spectrum Analyzer on 65-nm CMOS Technology","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Spectrum analyzer; CMOS; Computer science; Electronic engineering; Engineering; Telecommunications","score_opus":0.05166688467334686,"score_gpt":0.3288348053439317,"score_spread":0.2771679206705849,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404057397","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3940836,0.0017752522,0.57049376,0.0010631698,0.0002996377,0.0007788749,0.00060720247,0.004339133,0.026559463],"genre_scores_gemma":[0.841217,0.00051118643,0.15196964,0.00020744288,0.00004920809,0.00017832965,0.00028854187,0.00022976597,0.0053488538],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988971,0.00019286531,0.00005592445,0.00012808756,0.0006181842,0.00010787782],"domain_scores_gemma":[0.9982924,0.0006760355,0.0002145282,0.0001434369,0.00062038214,0.00005321717],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007165761,0.0005584672,0.0002973883,0.00049651274,0.00027420174,0.00084686786,0.0010475762,0.00051476003,0.0041473582],"category_scores_gemma":[0.0029413844,0.00020334571,0.0002277619,0.00034780224,0.00020282967,0.0011370232,0.00025626188,0.00037566735,0.00081932714],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007102089,0.00018927654,0.009218836,0.0011264153,0.00012088551,0.0007991809,0.00032924803,0.0603569,0.7377797,0.013026236,0.004275711,0.17206746],"study_design_scores_gemma":[0.0001752075,0.0043695364,0.011461115,0.0001873667,0.0003211147,0.0026019718,0.00037804348,0.32724863,0.58923554,0.0025942745,0.061345372,0.00008177868],"about_ca_topic_score_codex":0.0013290656,"about_ca_topic_score_gemma":0.0027084087,"teacher_disagreement_score":0.0041473582,"about_ca_system_score_codex":0.0010104169,"about_ca_system_score_gemma":0.0010412907,"threshold_uncertainty_score":0.013874292},"labels":[],"label_agreement":null},{"id":"W4404577475","doi":"10.1109/epeps61853.2024.10754066","title":"An Efficient Machine Learning Approach for PSIJ Analysis in a Chain of CMOS Inverters","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Computer science; Chain (unit); Electronic engineering; Computer architecture; Engineering","score_opus":0.01986821825024623,"score_gpt":0.25512071318307544,"score_spread":0.2352524949328292,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404577475","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007783619,0.00010005899,0.9911281,0.000025700436,0.000008548575,0.000014917371,0.000016068372,0.00037980083,0.00054322253],"genre_scores_gemma":[0.6531572,0.00027113222,0.34392813,0.000058113375,0.00004056275,0.00007974261,0.00011477047,0.000094113835,0.0022563217],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998658,0.000023333007,0.0000079841875,0.00002546725,0.000061724655,0.000015640126],"domain_scores_gemma":[0.9997918,0.00010656264,0.00002490853,0.000020981248,0.000048911246,0.0000069058815],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027553935,0.0004882756,0.00044150115,0.00050069176,0.0002829452,0.00037376693,0.00062505325,0.0005033843,0.001737194],"category_scores_gemma":[0.00080498436,0.0002538036,0.0004228921,0.00032944308,0.0002313723,0.00063564087,0.00027310205,0.00064158725,0.00033939528],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004789087,0.000035110224,0.00056636025,0.0000710107,0.00003712958,0.00010104067,0.00002711525,0.8194699,0.018366043,0.0074170586,0.00043630047,0.15342502],"study_design_scores_gemma":[6.452598e-7,0.0000066509874,0.000048566362,0.000001077538,0.0000019167123,0.000008102503,0.000001138957,0.99858356,0.00067032606,0.00059444545,0.000082064566,0.0000014548921],"about_ca_topic_score_codex":0.0027342648,"about_ca_topic_score_gemma":0.004018251,"teacher_disagreement_score":0.0027342648,"about_ca_system_score_codex":0.00043818215,"about_ca_system_score_gemma":0.00049516646,"threshold_uncertainty_score":0.0058115125},"labels":[],"label_agreement":null},{"id":"W4404609305","doi":"10.1109/epeps61853.2024.10754479","title":"Hand-Drawn Circuit Schematic Digitization and Netlisting Using Machine Learning with Emphasis on Signal Integrity Applications","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Schematic; Emphasis (telecommunications); Digitization; Signal integrity; Computer science; SIGNAL (programming language); Electrical engineering; Electronic engineering; Engineering; Telecommunications; Programming language","score_opus":0.0414855787540066,"score_gpt":0.26353408024771063,"score_spread":0.22204850149370403,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404609305","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0050118407,0.00014990223,0.98794866,0.00006555516,0.000023517809,0.0000774907,0.000101501006,0.0037975882,0.0028239624],"genre_scores_gemma":[0.12759475,0.00044645995,0.8644489,0.00013560549,0.000028912526,0.00012647093,0.00049112336,0.0005775561,0.006150202],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997162,0.000052650896,0.00001795362,0.000064698186,0.00013310334,0.000015256144],"domain_scores_gemma":[0.9986058,0.00079079,0.00012937552,0.0002737115,0.00017662926,0.000023661509],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043981758,0.0006907425,0.0004090573,0.0012502153,0.00026474017,0.0008861143,0.0011076259,0.00044655308,0.013489327],"category_scores_gemma":[0.0025357744,0.00035034423,0.0004002326,0.00080349,0.0005754821,0.0011374793,0.0005411031,0.00078858103,0.001851433],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010075201,0.00003961318,0.0005529995,0.0003955284,0.000046643516,0.00020922064,0.00014700086,0.10379357,0.05911739,0.0160247,0.0035020814,0.8160705],"study_design_scores_gemma":[0.000045461515,0.0002839928,0.0014522532,0.0001451401,0.00005183794,0.0013309605,0.00011014006,0.76108754,0.15694493,0.025307644,0.053178355,0.00006173727],"about_ca_topic_score_codex":0.0010517451,"about_ca_topic_score_gemma":0.0030683326,"teacher_disagreement_score":0.013489327,"about_ca_system_score_codex":0.0005123751,"about_ca_system_score_gemma":0.00059787073,"threshold_uncertainty_score":0.04512632},"labels":[],"label_agreement":null},{"id":"W4404848376","doi":"10.1109/itc51657.2024.00060","title":"Power-Aware Test Scheduling for Memory BIST","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Computer science; Built-in self-test; Embedded system; Scheduling (production processes); Reliability engineering; Engineering","score_opus":0.02113130188272484,"score_gpt":0.2659945834382687,"score_spread":0.24486328155554388,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404848376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09788235,0.000572616,0.89536875,0.0001484877,0.00004752465,0.00015772477,0.00013644852,0.0017264236,0.00395977],"genre_scores_gemma":[0.8290188,0.00013280493,0.1693288,0.000062774016,0.000033416956,0.00010220567,0.00021955045,0.00017140518,0.00093025196],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99957186,0.00015762766,0.000023404136,0.000073058705,0.00009945037,0.000074571595],"domain_scores_gemma":[0.99886084,0.0006326844,0.00012817199,0.00015050305,0.00016094041,0.00006688775],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00049952575,0.0005585204,0.00036784142,0.0006212537,0.00029067363,0.00047070955,0.00079957943,0.00030569526,0.0023327863],"category_scores_gemma":[0.002221841,0.00018809616,0.00026141005,0.000538377,0.00026651903,0.0005428435,0.00042028388,0.0003330882,0.0003837042],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00055479293,0.0002856017,0.0025413707,0.00014752858,0.000039346818,0.00012436666,0.00008061158,0.5310903,0.050505385,0.011024963,0.0028732298,0.4007325],"study_design_scores_gemma":[0.000037101538,0.00018278134,0.0004976419,0.000007221734,0.000013828615,0.00005705275,0.000014609508,0.98393965,0.010225597,0.004109889,0.0009079525,0.000006667767],"about_ca_topic_score_codex":0.0012645508,"about_ca_topic_score_gemma":0.0024176799,"teacher_disagreement_score":0.0023327863,"about_ca_system_score_codex":0.0006311926,"about_ca_system_score_gemma":0.0009440608,"threshold_uncertainty_score":0.007803917},"labels":[],"label_agreement":null},{"id":"W4405937423","doi":"10.1109/iccais63750.2024.10814271","title":"Anomaly Detection in Dynamic Power Events Using Data Fusion for Chip Design","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada); McMaster University","funders":"","keywords":"Anomaly detection; Chip; Computer science; System on a chip; Sensor fusion; Power (physics); Embedded system; Data mining; Artificial intelligence; Telecommunications; Physics","score_opus":0.08861643092463771,"score_gpt":0.318515474037961,"score_spread":0.22989904311332326,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405937423","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03743069,0.00047895443,0.959338,0.0001279236,0.000048942326,0.00008321846,0.00028245192,0.0017296693,0.00048012068],"genre_scores_gemma":[0.6366689,0.0002750763,0.36128953,0.000082445295,0.000060103168,0.00017746234,0.00090150844,0.000053622087,0.0004913072],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984499,0.00023596786,0.00015216353,0.00041776727,0.00061205466,0.00013216842],"domain_scores_gemma":[0.99762815,0.0010168267,0.00041538052,0.00033587555,0.00053012505,0.000073575764],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014162246,0.0009766184,0.0011678577,0.0029081465,0.0004075634,0.0008047823,0.0011019643,0.0008160337,0.0005191599],"category_scores_gemma":[0.0050098943,0.00030355976,0.0010544745,0.0023045298,0.0004457586,0.0011233917,0.00092649425,0.0009196733,0.00031773048],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041463648,0.00040000817,0.01958353,0.00022864752,0.00022231895,0.0003295578,0.00022910853,0.27292883,0.029740317,0.003442636,0.0018668956,0.6706135],"study_design_scores_gemma":[0.000008107629,0.00013817575,0.0034355756,0.000013593607,0.00003093264,0.00013861895,0.000030224903,0.9785048,0.01266883,0.003464813,0.0015481202,0.000018246166],"about_ca_topic_score_codex":0.0016308856,"about_ca_topic_score_gemma":0.0014639351,"teacher_disagreement_score":0.0029081465,"about_ca_system_score_codex":0.0006552946,"about_ca_system_score_gemma":0.0007556572,"threshold_uncertainty_score":0.0074898005},"labels":[],"label_agreement":null},{"id":"W4406669948","doi":"10.1016/b978-0-08-093854-7.50011-2","title":"10.1016/b978-0-08-093854-7.50011-2","year":2000,"lang":"en","type":"book-chapter","venue":"Time to knit","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Electronic circuit; Computer security; Computer science; Engineering; Electrical engineering","score_opus":0.013461821114455421,"score_gpt":0.17598226140703477,"score_spread":0.16252044029257934,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406669948","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000272221,0.00043749856,0.0015707549,0.0003227009,0.00018283758,0.000060730174,0.00073047273,0.0010921366,0.9953307],"genre_scores_gemma":[0.00071859325,0.0002539191,0.0005472421,0.000121867146,0.00003576507,0.000039098348,0.0004588139,0.00026974516,0.99755496],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99951386,0.00002664743,0.000026866626,0.00017296172,0.00017197075,0.000087783315],"domain_scores_gemma":[0.9984425,0.00047971116,0.00011421124,0.00021363022,0.0003323437,0.0004175885],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0009240937,0.001986923,0.0013600813,0.0019972564,0.0013610992,0.004292084,0.0028241917,0.0041078143,0.97988814],"category_scores_gemma":[0.0014154724,0.0008102163,0.00087490893,0.00198544,0.0013348375,0.0041537145,0.0025600707,0.0020898627,0.98916],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018398525,0.00013235895,0.00042857314,0.00045789185,0.000023697723,0.0001527587,0.000085584434,0.0004436557,0.0037737645,0.0069473297,0.3227461,0.6646243],"study_design_scores_gemma":[0.000020525413,0.000056755453,0.00046088558,0.00024561337,0.000009148464,0.0002217635,0.000081952865,0.00018317862,0.00049622334,0.0010861584,0.99712354,0.000014361732],"about_ca_topic_score_codex":0.0028739173,"about_ca_topic_score_gemma":0.002693708,"teacher_disagreement_score":0.020111859,"about_ca_system_score_codex":0.0009807182,"about_ca_system_score_gemma":0.00076001446,"threshold_uncertainty_score":0.02868712},"labels":[],"label_agreement":null},{"id":"W4408016951","doi":"10.1109/ojsscs.2025.3546889","title":"Simultaneous Bidirectional Signaling for Die-to-Die Links: Signal Integrity Challenges and Hybrid Circuits","year":2025,"lang":"en","type":"article","venue":"IEEE Open Journal of the Solid-State Circuits Society","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Die (integrated circuit); Signal integrity; SIGNAL (programming language); Electronic circuit; Computer science; Engineering; Electrical engineering; Printed circuit board","score_opus":0.05023149463749195,"score_gpt":0.30844015203189745,"score_spread":0.2582086573944055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408016951","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09324146,0.02864432,0.8230662,0.0017126005,0.00069485017,0.00011362981,0.000093019014,0.0009138831,0.051520113],"genre_scores_gemma":[0.8152125,0.018898852,0.14291492,0.0008892992,0.00057991495,0.00013293406,0.00015326892,0.00031410134,0.02090434],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993074,0.000097735894,0.000024775974,0.00009216345,0.00040664186,0.00007123972],"domain_scores_gemma":[0.9992335,0.000309944,0.00009484716,0.000115551404,0.00022019295,0.000025930241],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00077848794,0.0004832556,0.00037199547,0.00040888324,0.00035649264,0.0016677197,0.00094124244,0.00092532183,0.002704082],"category_scores_gemma":[0.0012079144,0.00024604745,0.00023737035,0.00042147667,0.00064071314,0.0026952329,0.0008618006,0.0012884961,0.0010075057],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001860056,0.000085438514,0.0011754179,0.0009785243,0.00006537666,0.0004388883,0.0005872218,0.016947707,0.41236332,0.20592816,0.003740732,0.35750327],"study_design_scores_gemma":[0.000038974118,0.001776675,0.0010707738,0.0005042426,0.00014613685,0.00429685,0.0006580553,0.13957658,0.5338274,0.08164602,0.23633023,0.00012815258],"about_ca_topic_score_codex":0.0001345666,"about_ca_topic_score_gemma":0.00026806133,"teacher_disagreement_score":0.002704082,"about_ca_system_score_codex":0.0004993137,"about_ca_system_score_gemma":0.0002793025,"threshold_uncertainty_score":0.009046078},"labels":[],"label_agreement":null},{"id":"W4408662702","doi":"10.12737/2219-0767-2025-44-51","title":"A set-theoretic model of a test structure for verifying in silicon libraries of standard digital elements","year":2025,"lang":"en","type":"article","venue":"Modeling of systems and processes","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Mitel (Canada)","funders":"","keywords":"Set (abstract data type); Computer science; Test (biology); Programming language; Geology","score_opus":0.02561653560717215,"score_gpt":0.25223050171891986,"score_spread":0.22661396611174772,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408662702","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016758816,0.00011949912,0.97710735,0.0001582786,0.00001834815,0.00008749581,0.00016474264,0.00022099644,0.005364606],"genre_scores_gemma":[0.7079823,0.00038930037,0.28350204,0.00021479695,0.00007249436,0.0008391055,0.0005464638,0.000121761055,0.006331733],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985967,0.00039630616,0.000077713245,0.00022323271,0.00056829146,0.00013769767],"domain_scores_gemma":[0.99753726,0.0015875989,0.00023681035,0.00026122824,0.00031210887,0.000065015796],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00127938,0.00082430535,0.0008731917,0.0012352166,0.0006808765,0.0022927774,0.0019696925,0.0015432854,0.0032645173],"category_scores_gemma":[0.0043796827,0.0005863358,0.0015738006,0.0007169443,0.0024920793,0.002375478,0.0009868705,0.0016130867,0.0008704442],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008279871,0.000054850123,0.00047183377,0.00011072181,0.00003126968,0.00015647059,0.00010997947,0.76337,0.0053638094,0.22129598,0.00041826002,0.008533966],"study_design_scores_gemma":[0.00001728315,0.00006582771,0.00007591131,0.000013414203,0.000011666282,0.000050407685,0.000010870169,0.95919454,0.0015192378,0.03827861,0.0007529058,0.000009344843],"about_ca_topic_score_codex":0.0038944858,"about_ca_topic_score_gemma":0.0028129257,"teacher_disagreement_score":0.0038944858,"about_ca_system_score_codex":0.0021572977,"about_ca_system_score_gemma":0.0021963876,"threshold_uncertainty_score":0.015652359},"labels":[],"label_agreement":null},{"id":"W4408674003","doi":"10.14447/jnmes.v28i1.a04","title":"An Experimental Investigation on Feature Extraction and Fault Detection in Analog Circuits Using Fuzzy Logic and Neural Network","year":2025,"lang":"en","type":"article","venue":"Journal of New Materials for Electrochemical Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Fuzzy logic; Artificial neural network; Computer science; Pattern recognition (psychology); Artificial intelligence; Feature extraction; Feature (linguistics); Fault (geology); Electronic circuit; Fault detection and isolation; Engineering; Electrical engineering","score_opus":0.03184020385465785,"score_gpt":0.2937701139476578,"score_spread":0.26192991009299993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408674003","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.79846424,0.00043825657,0.19466615,0.0003052072,0.000115287796,0.0001846658,0.00024102995,0.0004484352,0.0051367283],"genre_scores_gemma":[0.934878,0.00016162515,0.06307184,0.000054194676,0.000009812579,0.00007208182,0.00012510883,0.000023537492,0.0016037342],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99964786,0.00006359385,0.000023265822,0.00007058262,0.00015214892,0.000042555537],"domain_scores_gemma":[0.99903643,0.00057776755,0.000060760744,0.00012631048,0.0001717757,0.000027032396],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005335858,0.0003038745,0.00025819344,0.00044602383,0.00033942665,0.00033919327,0.00045653342,0.00048445596,0.0032838383],"category_scores_gemma":[0.0027724998,0.0001295772,0.00015732656,0.00034679208,0.00042257417,0.0007666565,0.00033287518,0.0003258947,0.00022258905],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001403655,0.0006298615,0.0033883264,0.0006349215,0.00004671696,0.0005174873,0.00052979554,0.025070535,0.627702,0.0064780577,0.0012241303,0.33237454],"study_design_scores_gemma":[0.000090509166,0.003395287,0.012921412,0.000079269026,0.000055828234,0.0009405543,0.0003907042,0.3509182,0.6201763,0.0044441186,0.0065351976,0.00005264421],"about_ca_topic_score_codex":0.0008437716,"about_ca_topic_score_gemma":0.0013693535,"teacher_disagreement_score":0.0032838383,"about_ca_system_score_codex":0.0003273951,"about_ca_system_score_gemma":0.00018686485,"threshold_uncertainty_score":0.010985494},"labels":[],"label_agreement":null},{"id":"W4409095292","doi":"10.36227/techrxiv.174362915.57674078/v1","title":"Keep Calm but Log for Trouble: Coordination-Free Fault-Tolerance for In-Switch Applications","year":2025,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Fault tolerance; Computer science; Distributed computing","score_opus":0.0305201941821239,"score_gpt":0.2927864858052114,"score_spread":0.26226629162308746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4409095292","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21668822,0.00042463373,0.7485425,0.0008049258,0.00019978135,0.00019366333,0.00015760884,0.025482448,0.0075062187],"genre_scores_gemma":[0.8826631,0.00010622321,0.112356216,0.00020571848,0.00005542781,0.00008815289,0.00020536955,0.0005651217,0.0037547392],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989166,0.0002693445,0.00007149024,0.00017916666,0.00038964787,0.00017384616],"domain_scores_gemma":[0.9975853,0.0004974406,0.0003235525,0.0011127865,0.00029310593,0.00018777857],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011952359,0.0006931204,0.00053460547,0.00054097443,0.0007859066,0.0009481745,0.002233833,0.0008392092,0.0019158535],"category_scores_gemma":[0.0035396973,0.0002847022,0.00024310256,0.00039098237,0.0008199657,0.0014217698,0.0017891633,0.0010764673,0.0006410152],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0028599126,0.0009281196,0.009608534,0.00035949424,0.0002157174,0.0010136263,0.0018707043,0.3141835,0.18459593,0.029052654,0.029483924,0.42582783],"study_design_scores_gemma":[0.00022292919,0.0005050703,0.0016785257,0.000026992278,0.00007505418,0.00033849268,0.00019558103,0.88712764,0.08099793,0.014449435,0.014326124,0.000056203597],"about_ca_topic_score_codex":0.0016922663,"about_ca_topic_score_gemma":0.0016022681,"teacher_disagreement_score":0.002233833,"about_ca_system_score_codex":0.0005172589,"about_ca_system_score_gemma":0.0006680991,"threshold_uncertainty_score":0.0064091086},"labels":[],"label_agreement":null},{"id":"W4410639847","doi":"10.1109/tcad.2025.3573225","title":"Automated Bitstream-Level Cost-Reliability Design-Space Exploration for SRAM-Based FPGAs","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Department of Municipal Affairs and Environment; Magistrat der Stadt Wien","keywords":"Bitstream; Static random-access memory; Field-programmable gate array; Reliability (semiconductor); Embedded system; Computer science; Space (punctuation); Reliability engineering; Computer architecture; Computer hardware; Engineering; Operating system; Decoding methods; Algorithm","score_opus":0.0858026392403485,"score_gpt":0.2823273070086705,"score_spread":0.19652466776832198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410639847","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4825908,0.0010894494,0.5063728,0.00021360419,0.000040371586,0.00018815069,0.00017530164,0.001615157,0.0077144573],"genre_scores_gemma":[0.83571076,0.00020489217,0.16217454,0.00005238054,0.0000084370695,0.00016894317,0.00017118387,0.00011930814,0.0013894215],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99957377,0.0001552684,0.000013177238,0.000039121805,0.0001596516,0.000058971185],"domain_scores_gemma":[0.9993399,0.00040317775,0.00008127287,0.00005506208,0.00010257141,0.000018024288],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008521086,0.0010812666,0.00048171586,0.0009873455,0.00022726796,0.00050702674,0.0006113336,0.0004637385,0.002062499],"category_scores_gemma":[0.0015502343,0.00028325993,0.0005975372,0.00037315866,0.00033620725,0.0004953003,0.0005606581,0.0004956262,0.00023454448],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008736966,0.00009527309,0.0013313894,0.00012620974,0.000040643725,0.0001057655,0.00007303623,0.87498844,0.01839809,0.0033312568,0.0004855903,0.10093688],"study_design_scores_gemma":[0.000026465237,0.00026093613,0.00057091605,0.000016424634,0.000023254519,0.00006898917,0.000039799903,0.9846027,0.010504064,0.0029508006,0.0009263013,0.00000943765],"about_ca_topic_score_codex":0.00079454295,"about_ca_topic_score_gemma":0.001222996,"teacher_disagreement_score":0.002062499,"about_ca_system_score_codex":0.0006432897,"about_ca_system_score_gemma":0.0006750643,"threshold_uncertainty_score":0.006899774},"labels":[],"label_agreement":null},{"id":"W4411173488","doi":"10.1109/vts65138.2025.11022822","title":"Periodic Non-Destructive Memory BIST for Automotive Applications","year":2025,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Automotive industry; Computer science; Embedded system; Engineering","score_opus":0.008822296399753512,"score_gpt":0.2614732971939645,"score_spread":0.252651000794211,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411173488","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3478156,0.0052001285,0.6000392,0.0008827585,0.0004632676,0.00019595727,0.00020605583,0.0064778174,0.038719237],"genre_scores_gemma":[0.9502362,0.00042295086,0.042860284,0.00023980394,0.00005198597,0.00004384853,0.00013190141,0.00009266132,0.005920303],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999846,0.00002045618,0.000005399262,0.000017585442,0.000093369614,0.000017310922],"domain_scores_gemma":[0.99973613,0.00006567756,0.000042720003,0.00006092037,0.00007704987,0.000017430808],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014517766,0.00017854467,0.000123444,0.0002776077,0.00014362916,0.00029765695,0.0005820556,0.00025112668,0.0018210246],"category_scores_gemma":[0.0005633716,0.00009107244,0.00009196328,0.00020918086,0.0001947396,0.00031394104,0.00031212476,0.00030755097,0.0005682866],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003027146,0.00016139049,0.0020572697,0.00025664055,0.000017331417,0.00029447582,0.00008869535,0.012633775,0.5346437,0.011632024,0.004738569,0.43317333],"study_design_scores_gemma":[0.000095765005,0.0022160092,0.007693493,0.00009563541,0.00005594464,0.0027450968,0.000093702154,0.3026223,0.62587196,0.012510241,0.045940142,0.000059625727],"about_ca_topic_score_codex":0.00029017442,"about_ca_topic_score_gemma":0.0009084087,"teacher_disagreement_score":0.0018210246,"about_ca_system_score_codex":0.0001975081,"about_ca_system_score_gemma":0.00026828298,"threshold_uncertainty_score":0.0060918927},"labels":[],"label_agreement":null},{"id":"W4411183891","doi":"10.1080/03610918.2025.2515193","title":"A simple and efficient eM-algorithm for one-shot device data analysis","year":2025,"lang":"en","type":"article","venue":"Communications in Statistics - Simulation and Computation","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Humanities and Social Science Fund of Ministry of Education of China; Xi’an Jiaotong-Liverpool University","keywords":"Simple (philosophy); Algorithm; Shot (pellet); Computer science; Single shot; One shot; SIMPLE algorithm; Physics; Materials science; Optics; Engineering; Computational physics; Mechanical engineering","score_opus":0.2658385146670058,"score_gpt":0.46930164693187465,"score_spread":0.20346313226486884,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411183891","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0004357709,0.000048072317,0.9989662,0.000029196626,0.000011427361,0.000018086408,0.00003040602,0.00032110917,0.00013982687],"genre_scores_gemma":[0.019191328,0.00012496863,0.9787709,0.00009733393,0.000034588676,0.00020510856,0.0004162444,0.00018998916,0.00096960383],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988733,0.00040861996,0.00006958749,0.00027635138,0.00030904435,0.00006317213],"domain_scores_gemma":[0.9978174,0.0013742635,0.000121268786,0.00030908355,0.00031765774,0.0000601679],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0026488071,0.0014021051,0.0015924104,0.0012343263,0.0006475272,0.0010888869,0.0031182515,0.0016610262,0.0045260424],"category_scores_gemma":[0.008474875,0.00096425123,0.0013005876,0.0014313646,0.00094081607,0.0018397578,0.0022924806,0.00252295,0.0034558037],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017605594,0.00011154866,0.0015338265,0.00029142576,0.00025523786,0.00021454252,0.00014546621,0.414397,0.008084286,0.040703557,0.007187961,0.5268991],"study_design_scores_gemma":[0.000025388483,0.000029290095,0.00028614717,0.000018266644,0.000017572173,0.00016608235,0.000023332555,0.9639568,0.0026064098,0.028498739,0.004339429,0.000032508182],"about_ca_topic_score_codex":0.0022362042,"about_ca_topic_score_gemma":0.0027675787,"teacher_disagreement_score":0.0045260424,"about_ca_system_score_codex":0.00065667316,"about_ca_system_score_gemma":0.0016051701,"threshold_uncertainty_score":0.0151411295},"labels":[],"label_agreement":null},{"id":"W4412105016","doi":"10.1080/03610918.2025.2527161","title":"On the maximum likelihood estimation based on one-shot test device data and the associated adaptive design","year":2025,"lang":"en","type":"article","venue":"Communications in Statistics - Simulation and Computation","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Xi’an Jiaotong-Liverpool University; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Maximum likelihood; Estimation; Statistics; Test (biology); Computer science; Maximum likelihood sequence estimation; Econometrics; Mathematics; Engineering; Biology","score_opus":0.26907235851098976,"score_gpt":0.41436910661066106,"score_spread":0.1452967480996713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4412105016","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012258101,0.00010934094,0.9980895,0.00003967808,0.000007852714,0.000020197107,0.000017248702,0.000078364465,0.0004120251],"genre_scores_gemma":[0.12282659,0.00049790175,0.87335634,0.00017357104,0.00007556898,0.00033289727,0.0003547751,0.000114198614,0.0022680426],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9971607,0.0015432839,0.00009554672,0.00049243995,0.00063137984,0.000076765966],"domain_scores_gemma":[0.99139774,0.00676734,0.0004069374,0.0006226059,0.0007156995,0.0000897191],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003515216,0.0012178586,0.0013963106,0.0013853004,0.00042528802,0.0011472792,0.0017549151,0.001512913,0.002570291],"category_scores_gemma":[0.020710947,0.00070933404,0.0010038319,0.0012692036,0.001750881,0.001964006,0.0015128669,0.0020127813,0.0011115057],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017059874,0.000099616474,0.0022678142,0.00054022216,0.0001572235,0.00022679493,0.00030545017,0.5217165,0.009105735,0.10354921,0.0022027895,0.3596581],"study_design_scores_gemma":[0.00001923271,0.00007703928,0.0006768491,0.000052431868,0.00002493302,0.00019387594,0.000022939385,0.9610288,0.0028784252,0.03254906,0.0024228462,0.000053621425],"about_ca_topic_score_codex":0.0017089483,"about_ca_topic_score_gemma":0.0017051348,"teacher_disagreement_score":0.003515216,"about_ca_system_score_codex":0.00061461545,"about_ca_system_score_gemma":0.0013007239,"threshold_uncertainty_score":0.01859045},"labels":[],"label_agreement":null},{"id":"W4412964632","doi":"10.23919/vlsitechnologyandcir65189.2025.11074897","title":"A 3nm 125 Tops/W-29 TFLOPS/W, 90 TOPS/mm<sup>2</sup>-17 TFLOPS/mm<sup>2</sup> SRAM-Based INT8 and FP16 Digital-CIM Compiler with Multi-Weight Update/Cycle","year":2025,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"National Defence Medical Centre","funders":"","keywords":"TOPS; Computer science; Static random-access memory; Compiler; Operating system; Parallel computing; Computer graphics (images); Computer hardware; Physics","score_opus":0.011896974347527347,"score_gpt":0.22653231742507246,"score_spread":0.21463534307754512,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4412964632","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6657303,0.0010154542,0.27020726,0.0007890523,0.00050505967,0.00040341087,0.004886009,0.022320084,0.034143317],"genre_scores_gemma":[0.75421506,0.00030855645,0.21373692,0.0006927504,0.000053908916,0.00028145767,0.003810856,0.0021056226,0.024794804],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997805,0.000021083062,0.00001370596,0.000056527624,0.00009275425,0.0000354663],"domain_scores_gemma":[0.99956053,0.000107161926,0.00005665928,0.000051938965,0.00019424588,0.000029399549],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025480372,0.00031488854,0.0003406587,0.0004908712,0.0002957013,0.00036220814,0.0012970831,0.00026803935,0.0071160225],"category_scores_gemma":[0.000613738,0.00017485267,0.00018165419,0.0004960586,0.00018987975,0.000581311,0.00027748517,0.00024507908,0.0016026748],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010162392,0.00029814828,0.005224181,0.0009536601,0.0001308769,0.00071544363,0.0005216004,0.01958173,0.685749,0.008293927,0.06302236,0.21449278],"study_design_scores_gemma":[0.00010406472,0.0013967074,0.0053087887,0.0000471556,0.00007631041,0.0013047531,0.00012803316,0.06397955,0.8282684,0.0010102645,0.09829185,0.00008411976],"about_ca_topic_score_codex":0.0014511414,"about_ca_topic_score_gemma":0.00468316,"teacher_disagreement_score":0.0071160225,"about_ca_system_score_codex":0.0005571091,"about_ca_system_score_gemma":0.0007521098,"threshold_uncertainty_score":0.02380544},"labels":[],"label_agreement":null},{"id":"W4413212618","doi":"10.1109/tcpmt.2025.3597811","title":"Stable HIPPO-Based Circuit Macro-Modeling","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Components Packaging and Manufacturing Technology","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Macro; Computer science; Electronic engineering; Computer architecture; Engineering; Programming language","score_opus":0.021946389548986395,"score_gpt":0.23679390555897387,"score_spread":0.21484751600998747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413212618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02308135,0.00017142948,0.9672974,0.00009463507,0.000037858666,0.00004926271,0.00029357497,0.00096593157,0.008008553],"genre_scores_gemma":[0.8900185,0.00036304386,0.09995959,0.00008451005,0.000030259409,0.00025284672,0.0004109179,0.0002220288,0.0086582955],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99982774,0.00003097061,0.000009198224,0.000044247205,0.00006407372,0.000023768242],"domain_scores_gemma":[0.9998173,0.00006869998,0.000026187889,0.000033846398,0.000044547567,0.000009371418],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024134805,0.0005811149,0.00039838033,0.00023412355,0.00023728391,0.0004404024,0.0010572094,0.00057993276,0.0028275375],"category_scores_gemma":[0.00048560367,0.00023861633,0.00059251394,0.00015111569,0.0005021613,0.0007882644,0.0005553714,0.0007568849,0.0004384688],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002481024,0.000010021836,0.00024819886,0.00003481165,0.000013484928,0.00006196279,0.000030010118,0.9710576,0.005903429,0.013711348,0.00043088009,0.008473479],"study_design_scores_gemma":[0.0000011149517,0.0000081478365,0.000038503786,0.0000012746391,0.0000023227353,0.000006552529,0.0000016126186,0.99785846,0.00060750864,0.0011299449,0.00034282546,0.0000017042444],"about_ca_topic_score_codex":0.0040084976,"about_ca_topic_score_gemma":0.005524497,"teacher_disagreement_score":0.0040084976,"about_ca_system_score_codex":0.0005772678,"about_ca_system_score_gemma":0.0006736304,"threshold_uncertainty_score":0.009459019},"labels":[],"label_agreement":null},{"id":"W4413278528","doi":"10.1109/icfpt64416.2024.11113427","title":"A Regression-Based Approach Towards Estimating the Area, Delay and Leakage Power of Synthesizable FPGA Tiles","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Leakage (economics); Computer science; Leakage power; Regression; Regression analysis; Embedded system; Power (physics); Parallel computing; Computer architecture; Statistics; Power consumption; Mathematics; Machine learning","score_opus":0.026180538752499455,"score_gpt":0.24935499920319956,"score_spread":0.2231744604507001,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413278528","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02057557,0.00014193032,0.97762156,0.000027528358,0.0000055018922,0.00002383524,0.00008785935,0.00067976216,0.00083647226],"genre_scores_gemma":[0.5587476,0.0003915096,0.43667895,0.00006152591,0.000026774529,0.00017248148,0.00047185028,0.0003159533,0.0031333675],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99958044,0.000090518726,0.000017723507,0.00013747584,0.00013965956,0.00003411269],"domain_scores_gemma":[0.9992471,0.00039870033,0.00012828638,0.00009863045,0.00011426524,0.000013050813],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045461417,0.00092739647,0.00062111515,0.0006893901,0.00016384578,0.00052861363,0.0006620554,0.0004985437,0.0013126851],"category_scores_gemma":[0.001970045,0.00055407546,0.0007715028,0.0005974931,0.00029291253,0.00061272894,0.00032022837,0.0007333447,0.0005727259],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024305265,0.000022721728,0.0006814374,0.00004864747,0.000034666595,0.000037014477,0.00001745255,0.9348029,0.023612821,0.0011025824,0.00013709963,0.039478324],"study_design_scores_gemma":[0.0000018382747,0.0000312862,0.00025690268,0.0000033704582,0.00000952426,0.000021623115,0.0000033615213,0.9940176,0.004907223,0.00042122393,0.00032201095,0.0000040643076],"about_ca_topic_score_codex":0.0027541602,"about_ca_topic_score_gemma":0.003961049,"teacher_disagreement_score":0.0027541602,"about_ca_system_score_codex":0.00049033714,"about_ca_system_score_gemma":0.00062729296,"threshold_uncertainty_score":0.0054762363},"labels":[],"label_agreement":null},{"id":"W4413755345","doi":"10.1109/isvlsi65124.2025.11130337","title":"HW/SW Formal Co-Verification of Rust-based Designs Using Hardware Abstraction Model","year":2025,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Computer science; Formal verification; Abstraction; Formal methods; Verification; Programming language; Rust (programming language); Intelligent verification; Embedded system; Software; Software development; Software construction","score_opus":0.08984288716523385,"score_gpt":0.32225323535860273,"score_spread":0.23241034819336887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413755345","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008534211,0.00008397399,0.9882089,0.0000614539,0.000026963253,0.00008311082,0.00005437043,0.0015556375,0.001391378],"genre_scores_gemma":[0.3986465,0.00028838243,0.59666514,0.00015918277,0.00004220116,0.0005829225,0.00034566523,0.00054685824,0.0027231963],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9955872,0.0011495629,0.0003264286,0.0004898797,0.0020704598,0.0003764896],"domain_scores_gemma":[0.99576616,0.0016679051,0.0005750131,0.0011272402,0.00077282515,0.00009086495],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029837734,0.00093804626,0.00059284474,0.0010510775,0.00051230035,0.0012431808,0.0015015911,0.0007112958,0.0029897501],"category_scores_gemma":[0.006003376,0.00072234333,0.0021599436,0.0004598185,0.0018773287,0.0017857152,0.0020255588,0.0016967666,0.0005681241],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002142642,0.00009769193,0.0021750529,0.00059064693,0.00012876977,0.0008050736,0.000471493,0.70475554,0.042480897,0.17082588,0.0018965828,0.07555819],"study_design_scores_gemma":[0.00005236711,0.00016982485,0.00022733204,0.00006931087,0.000067199166,0.00018107369,0.00003519284,0.93543065,0.021142066,0.034881208,0.0077133146,0.000030483683],"about_ca_topic_score_codex":0.002824812,"about_ca_topic_score_gemma":0.0037601853,"teacher_disagreement_score":0.0029897501,"about_ca_system_score_codex":0.0010588686,"about_ca_system_score_gemma":0.003021817,"threshold_uncertainty_score":0.015779912},"labels":[],"label_agreement":null},{"id":"W4414539710","doi":"10.1109/icc52391.2025.11161873","title":"Performance-Complexity Tradeoff for ISAC Transceiver Design: A Deep Unfolding Method","year":2025,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Transceiver; Artificial neural network; Waveform; Iterative method; Interference (communication); Similarity (geometry); Reciprocal; Power (physics); Deep learning; Representation (politics)","score_opus":0.08526682396315237,"score_gpt":0.3160812659802182,"score_spread":0.2308144420170658,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4414539710","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009366232,0.00009780728,0.98853356,0.000105026906,0.000009899404,0.000013831758,0.000010577461,0.00013368964,0.001729387],"genre_scores_gemma":[0.60774165,0.00024033777,0.38818133,0.00019267295,0.000034887547,0.00009019606,0.00007441639,0.000068944406,0.0033755563],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998118,0.000048033926,0.0000071650484,0.000038096478,0.000068756024,0.000026189919],"domain_scores_gemma":[0.9996662,0.00015276646,0.000029341118,0.000039407965,0.00009141723,0.00002089021],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005182197,0.00060283166,0.0003324784,0.0001763852,0.00023580824,0.0003588661,0.0005718567,0.0005609094,0.001922823],"category_scores_gemma":[0.0013227308,0.00023274608,0.00022888783,0.00022840867,0.00041559973,0.00076833507,0.0005976716,0.0008288393,0.00030812],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007632724,0.00005025883,0.0006690666,0.00008158808,0.000021882348,0.0000800214,0.00007845449,0.8143636,0.02034326,0.018850287,0.0015585993,0.1438267],"study_design_scores_gemma":[0.0000018612589,0.000020280982,0.000032990436,0.0000018400938,0.000002071066,0.000016125288,0.0000033198248,0.99702543,0.0011184291,0.0014961641,0.00027971173,0.0000018152114],"about_ca_topic_score_codex":0.0011461437,"about_ca_topic_score_gemma":0.0021241372,"teacher_disagreement_score":0.001922823,"about_ca_system_score_codex":0.00046719596,"about_ca_system_score_gemma":0.0007805675,"threshold_uncertainty_score":0.0064324737},"labels":[],"label_agreement":null},{"id":"W4415028107","doi":"10.1145/3766550","title":"A Versatile Strategy for Comprehensive Data Collection and Retention in Embedded SoC Memories","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Embedded Computing Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Bitmap; Automotive industry; Encoding (memory); Data collection; Component (thermodynamics); Chip; Set (abstract data type); Test data; Flash (photography); Fault (geology)","score_opus":0.09791235405972466,"score_gpt":0.32872811746065184,"score_spread":0.2308157634009272,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415028107","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13780546,0.0013058556,0.85217077,0.00017042021,0.00006291595,0.00014807706,0.0002807692,0.0056241225,0.0024316015],"genre_scores_gemma":[0.639405,0.00039118613,0.35480848,0.00023685694,0.000053472806,0.0002266631,0.0006962991,0.0002286008,0.0039534704],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99961144,0.000033413722,0.00003410845,0.000091412825,0.00017169632,0.000057964564],"domain_scores_gemma":[0.99912995,0.00019696455,0.00012663942,0.0003147671,0.00018910402,0.000042633354],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002877026,0.00056276325,0.00053472345,0.0011702698,0.0003853073,0.0007916877,0.0012662201,0.00040670022,0.0013016125],"category_scores_gemma":[0.0012972634,0.00023185679,0.00033325684,0.0010666354,0.00041803866,0.0012623467,0.00095568766,0.0004436105,0.0007186082],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034489614,0.00010041789,0.002033251,0.00012614604,0.000029771443,0.00026549795,0.00024924972,0.007789429,0.2714238,0.0038106756,0.0017626646,0.7120642],"study_design_scores_gemma":[0.000040520124,0.0008877854,0.004075121,0.000059031034,0.000085922584,0.0013140321,0.00020234285,0.1632047,0.81080043,0.004803283,0.0144433025,0.00008347399],"about_ca_topic_score_codex":0.00048843387,"about_ca_topic_score_gemma":0.0006988768,"teacher_disagreement_score":0.0013016125,"about_ca_system_score_codex":0.00039701606,"about_ca_system_score_gemma":0.0005559495,"threshold_uncertainty_score":0.0043543577},"labels":[],"label_agreement":null},{"id":"W4415028235","doi":"10.1145/3771280","title":"Advanced And-Inverter Graph Decomposition Technique for Reducing Circuit Complexity","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Cybernet Systems Corporation (Canada)","funders":"Deutsche Forschungsgemeinschaft","keywords":"Circuit complexity; Parameterized complexity; Computational complexity theory; Benchmark (surveying); Upper and lower bounds; Scalability; Electronic design automation; Reduction (mathematics); Decomposition; Treewidth","score_opus":0.03414227269556842,"score_gpt":0.2868559670828685,"score_spread":0.25271369438730007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415028235","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018478833,0.00034588244,0.97157955,0.0002240726,0.00007055869,0.00010336768,0.00018185019,0.0013114383,0.0077045057],"genre_scores_gemma":[0.37016046,0.0005450526,0.6194711,0.00033527956,0.000056234123,0.00022569716,0.00086658704,0.00037877305,0.007960812],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999435,0.0000999086,0.000032615328,0.000104971456,0.0002451507,0.00008224875],"domain_scores_gemma":[0.99933004,0.0002103719,0.000068969974,0.00018393851,0.0001728277,0.00003387394],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042489416,0.0008463145,0.00052951934,0.00090884935,0.000501278,0.00073289644,0.0009788964,0.0004298075,0.0070390985],"category_scores_gemma":[0.0013813943,0.00029987612,0.0009874367,0.00084250787,0.0004583732,0.0017263984,0.0008126562,0.0012783009,0.0009058504],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029293585,0.00021923525,0.0011840946,0.0005335272,0.00010061703,0.00042675724,0.00018469912,0.22844023,0.14190777,0.13211204,0.012218312,0.48237976],"study_design_scores_gemma":[0.00006258204,0.0002198466,0.0004095605,0.00005757279,0.00009978908,0.0003376159,0.000057769244,0.8630363,0.054278158,0.059717372,0.021693649,0.000029882758],"about_ca_topic_score_codex":0.0021051192,"about_ca_topic_score_gemma":0.0045513003,"teacher_disagreement_score":0.0070390985,"about_ca_system_score_codex":0.0009543052,"about_ca_system_score_gemma":0.0014083284,"threshold_uncertainty_score":0.023548126},"labels":[],"label_agreement":null},{"id":"W4415256969","doi":"10.1109/tnsm.2025.3622149","title":"Active Learning for Transformer-Based Fault Diagnosis in 5G and Beyond Mobile Networks","year":2025,"lang":"","type":"article","venue":"IEEE Transactions on Network and Service Management","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Rogers Communications (Canada); University of Regina; University of Waterloo","funders":"","keywords":"Interpretability; Exploit; Dependency (UML); Novelty; Transformer; Artificial neural network; Active learning (machine learning); Fault detection and isolation","score_opus":0.011274635602358916,"score_gpt":0.24012425179767458,"score_spread":0.22884961619531566,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415256969","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025053376,0.0005067269,0.9720923,0.00036482685,0.00005077614,0.000041373645,0.00012228865,0.00095255807,0.0008158959],"genre_scores_gemma":[0.83923084,0.00045309748,0.15639178,0.00038423348,0.00016290568,0.00010491854,0.000577292,0.00010607028,0.0025888735],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992642,0.00020653344,0.000044164986,0.00022825396,0.0001746216,0.000082234685],"domain_scores_gemma":[0.9971233,0.0020114807,0.00022635418,0.00017627017,0.0003846542,0.00007796041],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015687331,0.0010390254,0.0011068891,0.0015032794,0.0004396962,0.0010120017,0.0018798286,0.0013078513,0.0010562264],"category_scores_gemma":[0.0049410253,0.0004001483,0.0008380273,0.00091560854,0.0007825002,0.0016890815,0.0010107129,0.0016756058,0.000310345],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046456704,0.00025216455,0.0041891234,0.00014777502,0.00011179245,0.00023435273,0.00016195585,0.5292419,0.0073394296,0.008069512,0.0037859404,0.4460015],"study_design_scores_gemma":[0.0000050475765,0.000018986928,0.00016959054,0.000004366456,0.000007923456,0.000022285825,0.00000820981,0.9940759,0.0013662697,0.0040311604,0.00028671714,0.0000034804423],"about_ca_topic_score_codex":0.0037210633,"about_ca_topic_score_gemma":0.00443261,"teacher_disagreement_score":0.0037210633,"about_ca_system_score_codex":0.0010548342,"about_ca_system_score_gemma":0.0006469492,"threshold_uncertainty_score":0.0082963705},"labels":[],"label_agreement":null},{"id":"W4415382450","doi":"10.1145/3772082","title":"MAD-HiSpMV: Matrix Adaptive Design with Hybrid Row Distribution for Imbalanced SpMV Acceleration on FPGAs","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Speedup; Kernel (algebra); Multiplication (music); Benchmark (surveying); Matrix multiplication; Bottleneck; CUDA; Sparse matrix; Performance improvement","score_opus":0.025410174397121586,"score_gpt":0.25433817854651447,"score_spread":0.22892800414939288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415382450","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13650991,0.0012914165,0.8340383,0.00034699068,0.00018045452,0.00014995386,0.00029224923,0.012782787,0.014407933],"genre_scores_gemma":[0.69976753,0.0002321318,0.29378232,0.0003094903,0.00004071172,0.00019081953,0.000430306,0.00034189565,0.004904768],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997731,0.000042539486,0.000013481382,0.000041619103,0.000083456755,0.000045813686],"domain_scores_gemma":[0.99977416,0.000048932314,0.000040785173,0.00005721356,0.00005949167,0.000019423134],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002141616,0.00073481124,0.00025646205,0.0004820075,0.00024820596,0.00048521688,0.00083493674,0.00023672146,0.004232735],"category_scores_gemma":[0.00055825344,0.00021620654,0.00028436742,0.00037055084,0.00022906926,0.0005916057,0.0004461754,0.00048068218,0.00091824],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056178716,0.00024614178,0.005270081,0.00046605605,0.000108774235,0.00053116604,0.0002921401,0.222332,0.16429096,0.025907403,0.024954721,0.5550387],"study_design_scores_gemma":[0.00013241215,0.00086862827,0.0013121263,0.000052607473,0.000054139327,0.00035961828,0.00007762752,0.87561446,0.08188348,0.00824393,0.031357992,0.000043004013],"about_ca_topic_score_codex":0.0011688564,"about_ca_topic_score_gemma":0.0028023992,"teacher_disagreement_score":0.004232735,"about_ca_system_score_codex":0.00044542176,"about_ca_system_score_gemma":0.0006710098,"threshold_uncertainty_score":0.014159918},"labels":[],"label_agreement":null},{"id":"W4415821730","doi":"10.1109/itc58126.2025.00031","title":"Holistic Validation Pattern Generation for IEEE 1687 and Streaming Scan Networks","year":2025,"lang":"","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Leverage (statistics); Scalability; Automatic test pattern generation; Design for testing; Testability; Test (biology); Model validation","score_opus":0.0591532459732943,"score_gpt":0.293946239085775,"score_spread":0.2347929931124807,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415821730","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.117227286,0.00015726275,0.8748119,0.00018774702,0.000044443364,0.00019305831,0.0002526482,0.0019870994,0.005138465],"genre_scores_gemma":[0.6520156,0.000105651445,0.34417427,0.000118212454,0.000014464126,0.00021587186,0.0006378827,0.00021973124,0.0024983203],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9990582,0.00020397348,0.00005677627,0.00016992052,0.0004214957,0.00008965957],"domain_scores_gemma":[0.99866915,0.00038958754,0.00019749616,0.00032714815,0.00037945688,0.00003721929],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005897386,0.00046583652,0.00019622323,0.0006120918,0.00022689448,0.00045457127,0.000694021,0.0004716388,0.0015874623],"category_scores_gemma":[0.002280211,0.00018908984,0.00030453113,0.00041900013,0.00044323344,0.0006601451,0.0004979334,0.0003533837,0.00033470112],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045537768,0.00016306185,0.0088255005,0.00029604195,0.00006767894,0.0008567059,0.00024665036,0.19723144,0.19933423,0.03103472,0.0053401715,0.55614835],"study_design_scores_gemma":[0.000038759805,0.00043519097,0.0017484339,0.0000376584,0.00004127487,0.00086137623,0.00007855649,0.8023771,0.16660704,0.017370898,0.010375908,0.000027794586],"about_ca_topic_score_codex":0.00096546515,"about_ca_topic_score_gemma":0.0018275279,"teacher_disagreement_score":0.0015874623,"about_ca_system_score_codex":0.00040305444,"about_ca_system_score_gemma":0.0008684182,"threshold_uncertainty_score":0.0053105354},"labels":[],"label_agreement":null},{"id":"W4415822077","doi":"10.1109/itc58126.2025.00053","title":"Scan Strategies for High Quality Latch Array Testing","year":2025,"lang":"","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Fluidigm (Canada); Advanced Micro Devices (Canada)","funders":"","keywords":"Reset (finance); Overhead (engineering); Built-in self-test; Power consumption; Static random-access memory; Power (physics); Logic gate; Decoding methods; Design for testing","score_opus":0.08030973097528506,"score_gpt":0.33336195564124094,"score_spread":0.2530522246659559,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415822077","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.064868815,0.0032150757,0.91968775,0.00030140704,0.000055540186,0.0001616929,0.00012183276,0.0012860761,0.01030186],"genre_scores_gemma":[0.70916593,0.0014427376,0.28387418,0.0003286635,0.000051141687,0.00014216107,0.00027233057,0.00020623804,0.004516558],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994216,0.00013916726,0.000030814525,0.00006248365,0.00030577192,0.000040176],"domain_scores_gemma":[0.99922264,0.00026937664,0.00010774002,0.00012099346,0.00025696107,0.00002240843],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002901996,0.0004202566,0.00023034745,0.00070856145,0.00017419369,0.00044715495,0.00059977104,0.00043593778,0.0029147465],"category_scores_gemma":[0.0008542329,0.00016298005,0.00017711459,0.00055118714,0.00041318435,0.000941551,0.00044162388,0.00034408146,0.00060207286],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036399282,0.00008053011,0.0033470017,0.00048276843,0.00006656193,0.0005023316,0.00021320577,0.029471403,0.52019453,0.054112215,0.002839813,0.3883256],"study_design_scores_gemma":[0.00011252596,0.0015384709,0.0032596276,0.00012151349,0.00011770912,0.0028861326,0.00028445284,0.4240401,0.4900889,0.037286963,0.04019121,0.00007235732],"about_ca_topic_score_codex":0.00033646054,"about_ca_topic_score_gemma":0.0009059237,"teacher_disagreement_score":0.0029147465,"about_ca_system_score_codex":0.000314533,"about_ca_system_score_gemma":0.00029069415,"threshold_uncertainty_score":0.009750843},"labels":[],"label_agreement":null},{"id":"W4416819650","doi":"10.1108/978-1-64113-953-320251008","title":"Automated Test Assembly","year":2020,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"","score_opus":0.030649120632162186,"score_gpt":0.2343276826552107,"score_spread":0.20367856202304851,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416819650","genre_codex":"other","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005504136,0.0027985792,0.42789876,0.000397864,0.0009902999,0.00027437732,0.0010074626,0.014585547,0.54654294],"genre_scores_gemma":[0.063418455,0.0019081546,0.22971562,0.00046453098,0.00032279713,0.00025711223,0.00440955,0.00214386,0.69736],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992725,0.00006897836,0.000018647788,0.00009564302,0.0004903636,0.000053887834],"domain_scores_gemma":[0.9993468,0.00017298905,0.000029102368,0.00020233248,0.0002260411,0.000022782297],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029693526,0.0014429251,0.00072400115,0.0022064983,0.00092262134,0.0017731045,0.0019358174,0.0008985187,0.108871125],"category_scores_gemma":[0.0009797997,0.00087324576,0.0006214393,0.0012935504,0.00058859977,0.0013366478,0.0012179306,0.001386936,0.054290745],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008058484,0.0001045556,0.0002081596,0.00027956296,0.00001818771,0.00017609271,0.00010419347,0.0055290605,0.02647588,0.037595853,0.099618815,0.829809],"study_design_scores_gemma":[0.000027593207,0.00022988123,0.0011979664,0.00021402435,0.000037838112,0.0010270592,0.00007164523,0.031004751,0.042692535,0.027870918,0.8955852,0.000040527255],"about_ca_topic_score_codex":0.0013276903,"about_ca_topic_score_gemma":0.0026727025,"teacher_disagreement_score":0.108871125,"about_ca_system_score_codex":0.00060664956,"about_ca_system_score_gemma":0.0007756752,"threshold_uncertainty_score":0.36421025},"labels":[],"label_agreement":null},{"id":"W4416874618","doi":"10.1109/ipfa65338.2025.11256606","title":"Transformer-Based Machine Learning Model for Power Plane Defect Localization and Higher-Order Electromagnetic Behavior Analysis in 3D IC Structures","year":2025,"lang":"","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Reliability (semiconductor); Chip; Power (physics); Function (biology); Field (mathematics); Feature (linguistics); Plane (geometry); Key (lock)","score_opus":0.011881405689781908,"score_gpt":0.25231428100748376,"score_spread":0.24043287531770186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416874618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013110482,0.000060998158,0.9850959,0.00006369458,0.000008127915,0.000011341534,0.000036454625,0.0002541486,0.0013588275],"genre_scores_gemma":[0.8894412,0.0002336688,0.10482439,0.00009824393,0.000019931882,0.000082511426,0.00014317149,0.000100665064,0.0050562746],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998919,0.000027349754,0.0000044612602,0.000022170103,0.000041378225,0.000012777026],"domain_scores_gemma":[0.99978405,0.00010848649,0.000029391907,0.000023282442,0.00004494469,0.0000097832],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029166663,0.00038483556,0.00033126475,0.00045515294,0.0001380902,0.00042662898,0.0008060476,0.00056328916,0.0011865462],"category_scores_gemma":[0.0008360999,0.00020698081,0.0005033893,0.00030642416,0.00043548876,0.00071576424,0.00038517968,0.0005507736,0.00031462059],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023775132,0.000018740802,0.0003631384,0.000020419844,0.000013460815,0.0000456545,0.000024609384,0.96903294,0.0051990394,0.010839972,0.00033410816,0.014084043],"study_design_scores_gemma":[5.4791104e-7,0.0000027066344,0.000020532465,4.0475587e-7,8.278103e-7,0.0000051659163,7.274283e-7,0.9989635,0.00023093956,0.0007086454,0.00006523007,7.491792e-7],"about_ca_topic_score_codex":0.003325913,"about_ca_topic_score_gemma":0.003000913,"teacher_disagreement_score":0.003325913,"about_ca_system_score_codex":0.0006005009,"about_ca_system_score_gemma":0.00041499245,"threshold_uncertainty_score":0.0066130757},"labels":[],"label_agreement":null},{"id":"W48507360","doi":"","title":"ModelSim verification tool in testing cores-based system-on-chips","year":2008,"lang":"en","type":"article","venue":"International Conference on Modelling, Identification and Control","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"ModelSim; Testability; Benchmark (surveying); Embedded system; Computer science; Design for testing; Computer architecture; Very-large-scale integration; Field-programmable gate array; Computer engineering; Reliability engineering; Engineering; VHDL","score_opus":0.10088495812814416,"score_gpt":0.26483620270937097,"score_spread":0.1639512445812268,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W48507360","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007010757,0.00021839161,0.9841149,0.00008858,0.000061358325,0.00008178041,0.00011415386,0.004216958,0.0040931813],"genre_scores_gemma":[0.4273239,0.0008989613,0.56279695,0.00019138878,0.00004704824,0.00076898106,0.00071791577,0.0010030547,0.0062518376],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988142,0.000502907,0.00008256377,0.00007526526,0.00044771272,0.00007741797],"domain_scores_gemma":[0.99879384,0.0006707534,0.00010170099,0.0002402979,0.00017367302,0.00001969983],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012204779,0.00090905116,0.00054405845,0.0008427419,0.0003684289,0.00057720806,0.0010793112,0.0006779856,0.003971381],"category_scores_gemma":[0.0034977617,0.0004462737,0.0008763103,0.00039198704,0.00044465158,0.0009921617,0.00061515986,0.0010974533,0.000753982],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021387918,0.00015789575,0.0014479846,0.0007357709,0.00016408354,0.00069848483,0.00023514217,0.71211296,0.045008827,0.08092391,0.0062571485,0.15204391],"study_design_scores_gemma":[0.000053767806,0.00017901404,0.00019940124,0.00007546672,0.000038970127,0.0002058041,0.000024907367,0.94919914,0.029930275,0.008099302,0.01197582,0.000018140674],"about_ca_topic_score_codex":0.0020563086,"about_ca_topic_score_gemma":0.002223975,"teacher_disagreement_score":0.003971381,"about_ca_system_score_codex":0.00041251056,"about_ca_system_score_gemma":0.0011576694,"threshold_uncertainty_score":0.013285577},"labels":[],"label_agreement":null},{"id":"W578461542","doi":"10.1016/j.dam.2015.03.012","title":"Synthesizing cubes to satisfy a given intersection pattern","year":2015,"lang":"en","type":"article","venue":"Discrete Applied Mathematics","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"National Natural Science Foundation of China; National Science Foundation","keywords":"Intersection (aeronautics); Set (abstract data type); Set function; Set operations; Mathematics; Power set; Function (biology); Discrete mathematics; Cartesian product; Product (mathematics); Combinatorics; Algorithm; Computer science","score_opus":0.03778289706106965,"score_gpt":0.25627612562961505,"score_spread":0.2184932285685454,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W578461542","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24374045,0.00015255257,0.71914583,0.0003849036,0.00015556406,0.0002966254,0.00057586323,0.0016082058,0.03393999],"genre_scores_gemma":[0.6198749,0.00016401998,0.37480825,0.00019219726,0.000024593226,0.00018264938,0.0008183967,0.00021042913,0.0037246153],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99956435,0.00005820678,0.00003228952,0.00007808302,0.00017524837,0.00009176191],"domain_scores_gemma":[0.9993337,0.0002364697,0.00008636428,0.0001267555,0.00018621942,0.000030472922],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002814238,0.00065451756,0.00046273717,0.00046997718,0.00034877678,0.0009206548,0.00076330395,0.00065175444,0.005267954],"category_scores_gemma":[0.0019099233,0.000277072,0.00047592417,0.00080793194,0.00041223853,0.0008515746,0.0008120961,0.0006107556,0.00074961863],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00079920323,0.00034101302,0.0040861666,0.00072591356,0.00018056689,0.0007656938,0.00031511564,0.16842471,0.20138957,0.26087996,0.008166287,0.35392585],"study_design_scores_gemma":[0.00025313694,0.0009185157,0.00073314126,0.00012307179,0.00011717504,0.00068913447,0.00037502087,0.5683447,0.27001256,0.1387642,0.019619467,0.000049856553],"about_ca_topic_score_codex":0.0010382392,"about_ca_topic_score_gemma":0.0023279164,"teacher_disagreement_score":0.005267954,"about_ca_system_score_codex":0.00046095753,"about_ca_system_score_gemma":0.0010074188,"threshold_uncertainty_score":0.017623067},"labels":[],"label_agreement":null},{"id":"W585227607","doi":"10.20381/ruor-7694","title":"Response data compaction in BIST under generalized mergeability based on switching theory formulation and utilizing a new measure of failure probability.","year":2000,"lang":"en","type":"dissertation","venue":"Library and Archives Canada (Government of Canada)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Measure (data warehouse); Compaction; Mathematics; Computer science; Engineering; Data mining; Geotechnical engineering","score_opus":0.016903986131010452,"score_gpt":0.19843271207112273,"score_spread":0.18152872594011227,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W585227607","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07433751,0.0004404868,0.9220357,0.00014651763,0.000020671925,0.00004691921,0.000042411426,0.00009407251,0.002835666],"genre_scores_gemma":[0.9357187,0.0005763478,0.06131424,0.00009767251,0.00010359426,0.00012122384,0.000117615935,0.000042072414,0.0019085773],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994671,0.00017521578,0.00002403875,0.00007209333,0.00021067141,0.000050946855],"domain_scores_gemma":[0.9983034,0.0012029685,0.00019923638,0.00009252893,0.00016544375,0.0000364882],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000785069,0.00033079102,0.0003390504,0.0007240098,0.00015194854,0.0006547356,0.00040544834,0.0004161278,0.0009513226],"category_scores_gemma":[0.003343482,0.0001840055,0.00050294545,0.0006391738,0.00096716743,0.0011209004,0.00049870106,0.00049355935,0.00009116114],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000190141,0.000082746315,0.002417231,0.0002613448,0.00008034264,0.0004103794,0.00024700625,0.46521294,0.0330312,0.41226745,0.0009709058,0.08482835],"study_design_scores_gemma":[0.0000103572,0.00012640886,0.00078138063,0.000011078788,0.000016700751,0.0001256302,0.000030180652,0.93478954,0.0037944673,0.05988994,0.0004141075,0.000010190289],"about_ca_topic_score_codex":0.0006282568,"about_ca_topic_score_gemma":0.00050220673,"teacher_disagreement_score":0.0009513226,"about_ca_system_score_codex":0.0008017707,"about_ca_system_score_gemma":0.00045674652,"threshold_uncertainty_score":0.005817294},"labels":[],"label_agreement":null},{"id":"W607115385","doi":"","title":"Proceedings of the fifth IASTED International Conference on Circuits, Signals, and Systems, July 2-4, 2007, Banff, Alberta, Canada","year":2007,"lang":"en","type":"book","venue":"ACTA Press eBooks","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Geography; Library science; Computer science","score_opus":0.038320559532434406,"score_gpt":0.22749354489393894,"score_spread":0.18917298536150454,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W607115385","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020316081,0.022293048,0.13149568,0.006745056,0.03336372,0.00040067482,0.0029400047,0.0055715987,0.7768742],"genre_scores_gemma":[0.014279523,0.0068392935,0.013410449,0.00030771343,0.0005251157,0.000042264644,0.0018363505,0.00038665064,0.96237266],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994849,0.000051941668,0.0000109359335,0.000044473934,0.00032379536,0.00008388866],"domain_scores_gemma":[0.9988651,0.000096153206,0.000011013632,0.000076751014,0.0007391263,0.00021193638],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010005235,0.001312365,0.0011380727,0.0012985311,0.0010434531,0.003006682,0.0011256277,0.0007915281,0.17219244],"category_scores_gemma":[0.0011885144,0.00032841577,0.00054995314,0.0010733262,0.0007507406,0.0007841412,0.00084986375,0.0013965932,0.0606496],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013817992,0.00015004253,0.0009164293,0.00013158363,0.000027428243,0.00012370384,0.00012899551,0.0019578186,0.002708651,0.00282725,0.7339256,0.25696436],"study_design_scores_gemma":[0.000031259777,0.000120179684,0.0027437326,0.0001560366,0.000057650144,0.00032028698,0.00043949403,0.010295657,0.0035062935,0.0025575864,0.9797386,0.000033295666],"about_ca_topic_score_codex":0.10030444,"about_ca_topic_score_gemma":0.31285697,"teacher_disagreement_score":0.8996956,"about_ca_system_score_codex":0.0018402552,"about_ca_system_score_gemma":0.0046415045,"threshold_uncertainty_score":0.5760411},"labels":[],"label_agreement":null},{"id":"W641940708","doi":"","title":"A digital tester architecture for a system-on-chip implementation.","year":2003,"lang":"en","type":"article","venue":"Scholarship at UWindsor (University of Windsor)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science; Architecture; Chip; Embedded system; Computer hardware; Computer architecture; Telecommunications; Geography","score_opus":0.021524531897211062,"score_gpt":0.23152685162964212,"score_spread":0.21000231973243105,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W641940708","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008881858,0.0011409266,0.91870177,0.0007814193,0.00057799503,0.00047578706,0.00045983662,0.0150537435,0.05392662],"genre_scores_gemma":[0.2612295,0.0017396837,0.65329117,0.0021688626,0.00034306964,0.0007306294,0.0018453669,0.0010237617,0.07762801],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991773,0.00017903728,0.000051229774,0.00012932705,0.00038997,0.00007313427],"domain_scores_gemma":[0.99930036,0.0001420441,0.000038497437,0.00021392555,0.00024858816,0.000056526136],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00087384006,0.00071723305,0.0002933373,0.00087414193,0.00031803834,0.0016619468,0.0015578772,0.0007157875,0.031995136],"category_scores_gemma":[0.0014061796,0.00034550723,0.00033364247,0.00047440935,0.0005331369,0.0021042698,0.0007873155,0.0010160088,0.013248555],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000374887,0.00031961006,0.0017130284,0.0008245619,0.00014220974,0.0005447093,0.00051141315,0.0062619895,0.13975,0.15366565,0.057365403,0.63852656],"study_design_scores_gemma":[0.00017281409,0.0011914606,0.0012791537,0.0002596509,0.00015009496,0.0020097618,0.00020326058,0.06621839,0.1176196,0.028839024,0.7819591,0.000097594544],"about_ca_topic_score_codex":0.00064555055,"about_ca_topic_score_gemma":0.0012484102,"teacher_disagreement_score":0.031995136,"about_ca_system_score_codex":0.00058348285,"about_ca_system_score_gemma":0.0008725758,"threshold_uncertainty_score":0.107034445},"labels":[],"label_agreement":null},{"id":"W6887416584","doi":"10.1594/pangaea.836727","title":"Zooplankton abundance and size structure in the North Atlantic from MSM26_137-17","year":2014,"lang":"en","type":"dataset","venue":"Publishing Network for Geoscientific and Environmental Data (PANGAEA) (Alfred Wegener Institute for Polar and Marine Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"Seventh Framework Programme","keywords":"Zooplankton; Abundance (ecology); Data logger; Plankton; Chlorophyll a; Hydrobiology; Bioindicator; Water quality","score_opus":0.044725241711292496,"score_gpt":0.2635933392653877,"score_spread":0.2188680975540952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6887416584","genre_codex":"empirical","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9352103,0.0001210628,0.00034722028,0.000050574457,0.000033068714,0.000051080366,0.05532863,0.00010565179,0.008752399],"genre_scores_gemma":[0.77732146,0.00016272196,0.0022770285,0.00010826623,0.00004578967,0.000222816,0.20187229,0.00015020573,0.017839484],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.999821,0.000013559858,0.000018864206,0.00005552844,0.00006142043,0.000029681045],"domain_scores_gemma":[0.99976045,0.000007897565,0.00004932186,0.000023781333,0.00009223302,0.0000663285],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032592705,0.00036647948,0.00023720451,0.0010038505,0.00045834828,0.00040523717,0.00041432085,0.00019061714,0.004003152],"category_scores_gemma":[0.00030234118,0.00014686197,0.0003307614,0.0011732331,0.000118347474,0.0001904845,0.0005137684,0.0002509565,0.0025439288],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005879915,0.00015264383,0.9280985,0.000099481666,0.00013754469,0.0003557754,0.0006492738,0.0007569354,0.021852722,0.00021113177,0.016374364,0.030723657],"study_design_scores_gemma":[0.0000065325057,0.000031776966,0.99337476,0.0000062830222,0.000009546628,0.000037000762,0.000071169256,0.00014500816,0.0003759169,0.0000106906755,0.0059272293,0.0000040268983],"about_ca_topic_score_codex":0.058771055,"about_ca_topic_score_gemma":0.14950301,"teacher_disagreement_score":0.058771055,"about_ca_system_score_codex":0.00064766454,"about_ca_system_score_gemma":0.00055072526,"threshold_uncertainty_score":0.116857946},"labels":[],"label_agreement":null},{"id":"W6889790059","doi":"10.32920/21493938","title":"Signature Testing of Analog-To-Digital Converters","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Converters; Accumulator (cryptography); Aliasing; Signature (topology); Overhead (engineering); Built-in self-test; Bandwidth (computing); Automatic test equipment","score_opus":0.02062582393583112,"score_gpt":0.2347436726728548,"score_spread":0.21411784873702366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6889790059","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31155214,0.0012968142,0.67708135,0.00017249834,0.00006497953,0.0000679669,0.00013308517,0.0015882999,0.008042832],"genre_scores_gemma":[0.95002687,0.00026212324,0.04781393,0.000054290642,0.000017049357,0.000020585228,0.00007943071,0.000050630653,0.0016750395],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99847084,0.00033663327,0.00009129241,0.00013676244,0.00085892866,0.00010555852],"domain_scores_gemma":[0.99782467,0.0008824673,0.00038500846,0.00035875273,0.00045627152,0.00009280722],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044077158,0.00044886683,0.00041097373,0.0010298156,0.00027200833,0.0007625718,0.00074503646,0.00039543587,0.0011299714],"category_scores_gemma":[0.0034259602,0.00016333991,0.00021796985,0.0010839036,0.0005432035,0.0008690701,0.00058250845,0.00032825363,0.0003264775],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009403912,0.000112526206,0.004735008,0.0003505072,0.00004394268,0.0008064615,0.00027548723,0.07195874,0.49084863,0.025391048,0.0008440552,0.4036933],"study_design_scores_gemma":[0.000045541852,0.00060056313,0.0035409697,0.0000524474,0.00003833513,0.0014190236,0.000083405735,0.35907575,0.6110225,0.01830061,0.0057791793,0.000041736905],"about_ca_topic_score_codex":0.0005151559,"about_ca_topic_score_gemma":0.00041184438,"teacher_disagreement_score":0.0011299714,"about_ca_system_score_codex":0.0006090022,"about_ca_system_score_gemma":0.00047579128,"threshold_uncertainty_score":0.0044186115},"labels":[],"label_agreement":null},{"id":"W6893369052","doi":"10.5281/zenodo.15137858","title":"Table 1 in A revision of the genus Rudolfina Roháček (Sphaeroceridae: Limosininae)","year":2020,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Table (database); Genus; Phylogenetic tree; Character (mathematics); Interspecific hybridization","score_opus":0.038128015146328124,"score_gpt":0.24254691473691986,"score_spread":0.20441889959059173,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6893369052","genre_codex":"other","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.074317254,0.1250669,0.032011397,0.007862211,0.043096907,0.0020547058,0.047174856,0.0048929676,0.6635229],"genre_scores_gemma":[0.34537914,0.055226307,0.066457056,0.0049671982,0.0078062215,0.0012599647,0.06630129,0.0018018084,0.4508011],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99962616,0.000058786165,0.00005631585,0.0001103064,0.00010208254,0.000046213838],"domain_scores_gemma":[0.999577,0.00006577151,0.00005883504,0.000055345674,0.00019296362,0.00005012612],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003623618,0.0008775026,0.0005644181,0.0024078956,0.0016431115,0.0012065598,0.0009974716,0.00064598065,0.046293627],"category_scores_gemma":[0.001231278,0.00023841189,0.00030718232,0.0017106371,0.0007674697,0.0020122477,0.0010280948,0.0010466549,0.015824895],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030248915,0.000060956998,0.007257531,0.0015959849,0.000046760626,0.00047588424,0.0013126185,0.00023421287,0.0056605055,0.0065405583,0.20043597,0.77607644],"study_design_scores_gemma":[0.0000064255446,0.000033206383,0.005752863,0.0001877071,0.00001352062,0.00037071542,0.00019466176,0.000060288854,0.00028724293,0.00035986782,0.99272305,0.000010450795],"about_ca_topic_score_codex":0.004394933,"about_ca_topic_score_gemma":0.010289461,"teacher_disagreement_score":0.046293627,"about_ca_system_score_codex":0.00079235487,"about_ca_system_score_gemma":0.00090277434,"threshold_uncertainty_score":0.15486759},"labels":[],"label_agreement":null},{"id":"W6924826348","doi":"10.1594/ieda/313716","title":"Calibrated Hydrographic Data from Drake Passage acquired with a CTD during the Nathaniel B. Palmer expedition NBP0805 (2008)","year":2009,"lang":"en","type":"dataset","venue":"LDEO - Lamont-Doherty Earth Observatory, Columbia University","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"National Science Foundation","keywords":"CTD; Nova scotia; Hydrography; Radiocarbon dating; Glacial period","score_opus":0.023745081752340164,"score_gpt":0.19210842483447704,"score_spread":0.16836334308213688,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6924826348","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010937854,0.00003001115,0.00010348905,0.00004071645,0.000022662096,0.000014493163,0.9977774,0.00022821144,0.00068920106],"genre_scores_gemma":[0.0010834528,0.000018832454,0.00027907424,0.000011948885,0.0000038471453,0.000037356815,0.99811614,0.00002141452,0.00042794316],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99938726,0.00005691795,0.000073743046,0.00019190948,0.00019005917,0.0001001297],"domain_scores_gemma":[0.99833626,0.00017770875,0.00020050938,0.00045333622,0.00068748614,0.00014469515],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008254219,0.0015022827,0.00095253246,0.0029205312,0.0006959411,0.001128216,0.0022994145,0.0013629326,0.015871609],"category_scores_gemma":[0.0028378116,0.0004946695,0.00083142484,0.0045568836,0.00034019203,0.00064226054,0.0011170466,0.0013486524,0.03327237],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000106582906,0.000060994942,0.0066914847,0.0003412719,0.00006073391,0.000077108285,0.0000413304,0.00091255264,0.0003602474,0.00030649875,0.98559743,0.005443665],"study_design_scores_gemma":[0.00032965658,0.00003970701,0.062814936,0.00027858978,0.000057053465,0.00016828864,0.00022118339,0.0022085279,0.0013772511,0.00070599164,0.9317336,0.000065319924],"about_ca_topic_score_codex":0.061572153,"about_ca_topic_score_gemma":0.1339221,"teacher_disagreement_score":0.061572153,"about_ca_system_score_codex":0.0013786481,"about_ca_system_score_gemma":0.0021560406,"threshold_uncertainty_score":0.12242752},"labels":[],"label_agreement":null},{"id":"W6925006952","doi":"10.15468/dl.vyt9gd","title":"Occurrence Download","year":2022,"lang":"en","type":"dataset","venue":"Global Biodiversity Information Facility","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Download; Matching (statistics); Range (aeronautics); Data collection; Order (exchange)","score_opus":0.019038869080031114,"score_gpt":0.2141738856486125,"score_spread":0.1951350165685814,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6925006952","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000523833,0.000041709634,0.000054463573,0.00004117726,0.000013248666,0.000006060142,0.9988129,0.00041429416,0.00056376733],"genre_scores_gemma":[0.00016517905,0.000041964624,0.00022099624,0.000044387518,0.0000033741574,0.00003919203,0.99902236,0.00010008473,0.0003623051],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9988142,0.00016735251,0.00016354318,0.00039640095,0.00027915864,0.00017927442],"domain_scores_gemma":[0.9972631,0.0008147682,0.0002339041,0.0007027145,0.0007240716,0.00026138694],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0010949705,0.0022547687,0.0018386784,0.0056146323,0.0011636529,0.0028731658,0.0033094063,0.002725874,0.11610084],"category_scores_gemma":[0.006724996,0.0008338169,0.0013407641,0.010429243,0.0005295285,0.0022607485,0.0024640276,0.0021226923,0.18013881],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040521027,0.000017720668,0.0005248711,0.0007637962,0.000020756599,0.000023653474,0.000025968624,0.00023040641,0.00014998151,0.00044364546,0.995824,0.0019346542],"study_design_scores_gemma":[0.0000896185,0.000011386447,0.0018799414,0.00026205945,0.000019660285,0.000049887625,0.00007955714,0.0002635723,0.00022687703,0.0009057663,0.99619114,0.000020487809],"about_ca_topic_score_codex":0.021836903,"about_ca_topic_score_gemma":0.034579683,"teacher_disagreement_score":0.88389915,"about_ca_system_score_codex":0.0017231813,"about_ca_system_score_gemma":0.0024307799,"threshold_uncertainty_score":0.38839602},"labels":[],"label_agreement":null},{"id":"W6930600514","doi":"10.5281/zenodo.13787858","title":"Finding Provenance, Finding Purpose: An Analysis of the Skeleton on Page 41 of Parasurama Shastri's 1931 Edition of the Sarngadhara Samhita","year":2018,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Skeleton (computer programming); Term (time); Upload; Set (abstract data type)","score_opus":0.04692626556128719,"score_gpt":0.2621674247669344,"score_spread":0.21524115920564718,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6930600514","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0447154,0.009369859,0.60128963,0.035975046,0.0069382167,0.0024277281,0.05796304,0.020067759,0.22125329],"genre_scores_gemma":[0.15514995,0.00729905,0.59329635,0.0031942718,0.0013467555,0.000914656,0.041369714,0.01978571,0.17764363],"study_design_codex":"not_applicable","study_design_gemma":"observational","domain_scores_codex":[0.996439,0.00083559,0.00036069148,0.00040310633,0.0017920843,0.00016952679],"domain_scores_gemma":[0.9777975,0.013899708,0.0011135461,0.0022920242,0.004548737,0.0003485277],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004636658,0.0006764502,0.00051483687,0.006432273,0.0037717905,0.005016609,0.000981221,0.0013515822,0.027878674],"category_scores_gemma":[0.032137617,0.0007386478,0.0009804968,0.007802326,0.0039017235,0.0059911027,0.0037574247,0.0023265248,0.010470564],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002660015,0.00008960243,0.006389122,0.0016231684,0.000050140323,0.002357795,0.030366488,0.0010633786,0.0054351343,0.18126866,0.41471976,0.35637075],"study_design_scores_gemma":[0.00001222337,0.00002164898,0.002635858,0.00075690483,0.000041082225,0.0008824747,0.0024470522,0.001355565,0.0022680496,0.036074813,0.953456,0.00004829833],"about_ca_topic_score_codex":0.020237716,"about_ca_topic_score_gemma":0.032826923,"teacher_disagreement_score":0.027878674,"about_ca_system_score_codex":0.0021933091,"about_ca_system_score_gemma":0.0074722096,"threshold_uncertainty_score":0.09326345},"labels":[],"label_agreement":null},{"id":"W6968729102","doi":"10.5281/zenodo.15071811","title":"Modeling of the HotBENT test using COMSOL Multiphysics","year":2024,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nuclear Waste Management Organization","funders":"","keywords":"Multiphysics; Finite element method; Test (biology); Work (physics)","score_opus":0.06319529451078243,"score_gpt":0.25413845927673506,"score_spread":0.19094316476595263,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6968729102","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07597431,0.00037202268,0.86817753,0.0004613492,0.00014931338,0.00025917802,0.0013486631,0.0037510733,0.049506642],"genre_scores_gemma":[0.89705825,0.00035463975,0.07073848,0.00026555033,0.000033069224,0.00046365196,0.0009502811,0.0009923001,0.029143745],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99968004,0.000046979603,0.000008871157,0.000040868465,0.00017458868,0.000048665428],"domain_scores_gemma":[0.99964607,0.00012513353,0.00004240031,0.00004672101,0.0001189027,0.000020705806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028739581,0.00065257703,0.0006147868,0.00056016806,0.0004593519,0.0009063123,0.0016733954,0.0012310669,0.010401857],"category_scores_gemma":[0.0008157246,0.0004380439,0.00060931104,0.00046643816,0.00050995254,0.00076099974,0.00048068538,0.0006894877,0.0016558858],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004308406,0.0000300711,0.000525018,0.000089129426,0.00002003337,0.00012242518,0.000080342696,0.97247136,0.01041659,0.0065797903,0.0012208385,0.008401321],"study_design_scores_gemma":[0.0000070030815,0.000030835137,0.0002628865,0.000009301638,0.0000064851974,0.000038292514,0.000013113334,0.9903098,0.005178151,0.0014496663,0.0026854046,0.00000908199],"about_ca_topic_score_codex":0.008153649,"about_ca_topic_score_gemma":0.0057763727,"teacher_disagreement_score":0.010401857,"about_ca_system_score_codex":0.0008081741,"about_ca_system_score_gemma":0.001623869,"threshold_uncertainty_score":0.03479761},"labels":[],"label_agreement":null},{"id":"W6969164771","doi":"10.5683/sp2/fjwil8","title":"Systematic phenomics analysis of autism-associated genes reveals parallel networks underlying reversible impairments in habituation","year":2019,"lang":"en","type":"dataset","venue":"Borealis","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phenomics; Habituation; Artificial neural network; Gene; Parallel processing; Overfitting","score_opus":0.04035662136010624,"score_gpt":0.2778423907883537,"score_spread":0.23748576942824748,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6969164771","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013054552,0.0002188622,0.00018198625,0.00013773012,0.000031560383,0.000014176854,0.99718165,0.0003293966,0.00059919053],"genre_scores_gemma":[0.0039672297,0.00015464843,0.00065329036,0.00018127107,0.000010296113,0.00009833502,0.99430156,0.000059826412,0.0005735724],"study_design_codex":"not_applicable","study_design_gemma":"observational","domain_scores_codex":[0.999025,0.00014358407,0.00009740284,0.0003642524,0.0001819204,0.00018784327],"domain_scores_gemma":[0.99656796,0.0015435327,0.00040692335,0.00065013394,0.0005186249,0.000312795],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011536815,0.0018805409,0.0013475406,0.00298156,0.0012193146,0.0018003638,0.0027807425,0.0026306368,0.031516142],"category_scores_gemma":[0.0067131254,0.0005099134,0.0023621616,0.0032486813,0.0006790219,0.0006940571,0.0020198394,0.0016800689,0.021645805],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006366051,0.00011796146,0.018954786,0.0036408836,0.00057870126,0.00031125956,0.00010197991,0.0027663864,0.0029982254,0.0016275555,0.959247,0.009018804],"study_design_scores_gemma":[0.0018880299,0.00018052381,0.07694595,0.0014863093,0.0009805148,0.0007962578,0.00022676516,0.0037070645,0.0034881951,0.008542552,0.9015934,0.00016439405],"about_ca_topic_score_codex":0.020253437,"about_ca_topic_score_gemma":0.050450277,"teacher_disagreement_score":0.031516142,"about_ca_system_score_codex":0.0011776205,"about_ca_system_score_gemma":0.0026875662,"threshold_uncertainty_score":0.105431974},"labels":[],"label_agreement":null},{"id":"W6976701732","doi":"10.6084/m9.figshare.12955873.v1","title":"Additional file 2 of Potential risks in using midodrine for persistent hypotension after cardiac surgery: a comparative cohort study","year":2020,"lang":"en","type":"article","venue":"Figshare","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Centre Hospitalier de l’Université de Montréal; Montreal Heart Institute; Hôpital du Sacré-Cœur de Montréal; Université de Montréal","funders":"","keywords":"Midodrine; Cohort study; Blood pressure; Cohort; Retrospective cohort study; Prospective cohort study","score_opus":0.1373740287465278,"score_gpt":0.2851106924426925,"score_spread":0.1477366636961647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6976701732","genre_codex":"dataset","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022726697,0.000050466002,0.0003432801,0.00017460146,0.000026565756,0.00021301008,0.9951568,0.000069063564,0.0016934596],"genre_scores_gemma":[0.114893176,0.00050436414,0.005964054,0.0016293018,0.000322755,0.009448314,0.83868843,0.0004397563,0.028109798],"study_design_codex":"not_applicable","study_design_gemma":"observational","domain_scores_codex":[0.99924445,0.00015519475,0.00017381633,0.0001847335,0.00013299941,0.0001087721],"domain_scores_gemma":[0.98551697,0.009589648,0.001955596,0.0009679499,0.0016106603,0.00035915594],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0010877257,0.00069602067,0.0009886543,0.0013453253,0.00075993885,0.0007614448,0.0011893252,0.00093397655,0.68151283],"category_scores_gemma":[0.02180862,0.00037276774,0.00092167204,0.002604026,0.00016221292,0.0011390331,0.0005649975,0.0008534713,0.03639249],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014232774,0.00024428449,0.026771931,0.0035149672,0.00024619128,0.00020353703,0.00015061547,0.00059292396,0.00012341684,0.001362967,0.9500569,0.015309088],"study_design_scores_gemma":[0.02316227,0.0019847434,0.41991526,0.015424397,0.0015525015,0.0032239507,0.002256227,0.007410905,0.0013563007,0.02159342,0.5016656,0.0004544646],"about_ca_topic_score_codex":0.0072833146,"about_ca_topic_score_gemma":0.008356928,"teacher_disagreement_score":0.68151283,"about_ca_system_score_codex":0.0006554701,"about_ca_system_score_gemma":0.001074859,"threshold_uncertainty_score":0.4542833},"labels":[],"label_agreement":null},{"id":"W6986820127","doi":"","title":"Providing an infrastructure for assertion-based test generation and GPU accelerated mutation testing","year":2014,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"McGill University","keywords":"Correctness; Functional verification; Leverage (statistics); Set (abstract data type); Intelligent verification; Quality (philosophy); Scalability; Code coverage; Random testing","score_opus":0.03996712420095753,"score_gpt":0.2640210155308896,"score_spread":0.22405389132993206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6986820127","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004688692,0.00013722405,0.957288,0.00015380388,0.00008941338,0.00023354977,0.00040785215,0.034309044,0.0026923812],"genre_scores_gemma":[0.18385735,0.00038949892,0.8028703,0.00036563733,0.000119725795,0.0008650271,0.0034737086,0.0043748356,0.0036840036],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99608177,0.000894429,0.00037705866,0.0005962547,0.0016757308,0.00037491767],"domain_scores_gemma":[0.9922603,0.003139518,0.00068854756,0.0022312314,0.0014775731,0.00020286765],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0027582743,0.001328183,0.0009257257,0.0024886085,0.000524172,0.001939114,0.0033804562,0.0015389521,0.0106743835],"category_scores_gemma":[0.012804266,0.0008135856,0.0018124345,0.0012434166,0.0011088712,0.0028129166,0.0023859742,0.0025990966,0.0051630386],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008338182,0.00058324693,0.00737004,0.0014095745,0.00021244051,0.0018355963,0.0007568001,0.14709161,0.08798136,0.12042135,0.034374803,0.59712934],"study_design_scores_gemma":[0.00016555413,0.00045522393,0.0012609506,0.00022751972,0.00009630751,0.0010608926,0.00009384688,0.79878837,0.09351349,0.045458417,0.058770925,0.0001085125],"about_ca_topic_score_codex":0.0021067564,"about_ca_topic_score_gemma":0.0017089302,"teacher_disagreement_score":0.0106743835,"about_ca_system_score_codex":0.0012472062,"about_ca_system_score_gemma":0.0020546634,"threshold_uncertainty_score":0.03570938},"labels":[],"label_agreement":null},{"id":"W6987801352","doi":"","title":"Validation of the Human Activity Profile","year":2000,"lang":"en","type":"other","venue":"Library and Archives Canada (Government of Canada)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Measure (data warehouse); Identification (biology); Set (abstract data type); Data collection","score_opus":0.005074532727883635,"score_gpt":0.15203801964389208,"score_spread":0.14696348691600844,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6987801352","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87440467,0.0001341354,0.046982016,0.0002630994,0.00009779221,0.0017382422,0.024443567,0.0007893378,0.051147148],"genre_scores_gemma":[0.95987624,0.00011607547,0.0134163005,0.00017866373,0.000028773551,0.0011842594,0.013665586,0.0000935538,0.0114405],"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982735,0.0004701116,0.000110522175,0.0002393037,0.0007639956,0.00014254429],"domain_scores_gemma":[0.994389,0.0010420638,0.000282271,0.00056945725,0.0034149226,0.0003022907],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018781153,0.000281001,0.00023087185,0.001376863,0.00056933676,0.0008472061,0.00061822974,0.00053774443,0.004319849],"category_scores_gemma":[0.0062105735,0.00010279505,0.00025699296,0.0010649601,0.00042505638,0.0003035589,0.0005757427,0.00029884808,0.003878037],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0026272982,0.0012545815,0.5748489,0.00037426193,0.000224315,0.00053178135,0.003052635,0.009582783,0.046404254,0.004552481,0.0185718,0.3379749],"study_design_scores_gemma":[0.00015707088,0.00097349065,0.9366181,0.000089198154,0.000071352595,0.0005678267,0.0011673592,0.023377322,0.01311984,0.0007687195,0.023045365,0.00004438469],"about_ca_topic_score_codex":0.06486888,"about_ca_topic_score_gemma":0.06825899,"teacher_disagreement_score":0.06486888,"about_ca_system_score_codex":0.00096578535,"about_ca_system_score_gemma":0.0024284406,"threshold_uncertainty_score":0.1289826},"labels":[],"label_agreement":null},{"id":"W7006049345","doi":"","title":"Semi-formal verification and automatic synthesis from PSL to HDL","year":2009,"lang":"fr","type":"other","venue":"OpenGrey (Institut de l'Information Scientifique et Technique)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Radio control; Base (topology); Pneumatics","score_opus":0.022876452396291182,"score_gpt":0.2577739470977963,"score_spread":0.2348974947015051,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7006049345","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009602729,0.000107386506,0.9805902,0.00011969358,0.00007525446,0.000082107195,0.00016519778,0.004949687,0.0043077404],"genre_scores_gemma":[0.36399332,0.00045269565,0.62404156,0.00023445742,0.00006305893,0.00034882812,0.00067351083,0.0010960068,0.009096573],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869484,0.00039037096,0.00010094402,0.0001485711,0.00054067135,0.00012468548],"domain_scores_gemma":[0.9977731,0.0011766425,0.00014137838,0.0005851656,0.000296758,0.000026896369],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001389309,0.0004400268,0.00028541943,0.00073360745,0.00039550243,0.0013413964,0.00069795625,0.00047479678,0.008355617],"category_scores_gemma":[0.0038662825,0.00050040573,0.0009420135,0.000314939,0.001017802,0.0012213943,0.00091003487,0.0009658138,0.0017396848],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004137461,0.00014077807,0.0012612161,0.0009466805,0.000077042016,0.0006410762,0.00090309203,0.21037927,0.10608698,0.33640307,0.0058506886,0.3368964],"study_design_scores_gemma":[0.00025049457,0.00038493486,0.000773696,0.00030481274,0.00008301816,0.00037792182,0.00015143039,0.6784191,0.15049022,0.10983719,0.058862034,0.00006516904],"about_ca_topic_score_codex":0.0026602256,"about_ca_topic_score_gemma":0.0030408748,"teacher_disagreement_score":0.008355617,"about_ca_system_score_codex":0.00077893207,"about_ca_system_score_gemma":0.0019026897,"threshold_uncertainty_score":0.027952313},"labels":[],"label_agreement":null},{"id":"W7014654790","doi":"","title":"A probabilistic test instrument using sigma-delta phase signal generation technique for mixed signal embedded test","year":2012,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Device under test; SIGNAL (programming language); Probabilistic logic; Built-in self-test; Voltage; Jitter; Automatic test equipment; Sampling (signal processing); Measure (data warehouse); Electronic circuit","score_opus":0.0488961152014359,"score_gpt":0.28238441099824,"score_spread":0.23348829579680414,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7014654790","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013583403,0.00018419912,0.98333275,0.000057661888,0.000043033655,0.00010223715,0.000044716395,0.0013490665,0.0013030402],"genre_scores_gemma":[0.5693909,0.0002240468,0.4276455,0.00022869144,0.000071480565,0.0002744397,0.00019732738,0.00013486408,0.0018327544],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986148,0.00033053444,0.00007155396,0.00016585276,0.0007277242,0.000089550245],"domain_scores_gemma":[0.99857557,0.00042708393,0.00026156852,0.00021391845,0.00047292173,0.0000489862],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008586998,0.00074185047,0.0005430694,0.0010232525,0.0002511226,0.00073003425,0.0014079871,0.00077484665,0.0016572232],"category_scores_gemma":[0.0019825592,0.00028819317,0.00037656608,0.0007517414,0.0004389309,0.001064554,0.00069881586,0.00064491184,0.0006664073],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005830434,0.0002143858,0.0070301103,0.00056356477,0.00016249047,0.0005710443,0.00021776832,0.03588364,0.4358285,0.024797365,0.002594025,0.491554],"study_design_scores_gemma":[0.000114690796,0.003525042,0.0058485446,0.000110851724,0.00017962819,0.0031186969,0.00006875579,0.5375322,0.41549134,0.0056031207,0.028238531,0.0001685881],"about_ca_topic_score_codex":0.00018207454,"about_ca_topic_score_gemma":0.00025415202,"teacher_disagreement_score":0.0016572232,"about_ca_system_score_codex":0.00043780162,"about_ca_system_score_gemma":0.00045856502,"threshold_uncertainty_score":0.005543947},"labels":[],"label_agreement":null},{"id":"W7037709251","doi":"","title":"Évaluation des quartiers durables : un référentiel pour les municipalités québécoises","year":2014,"lang":"fr","type":"other","venue":"Knowledge UdeS (Institutional Deposit of the University of Sherbrooke)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Nucleofection; Limiting; Context (archaeology); Filter (signal processing)","score_opus":0.03454855423361323,"score_gpt":0.21751746550304552,"score_spread":0.1829689112694323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7037709251","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89395624,0.00758711,0.004853183,0.0020732726,0.00009860666,0.0014696239,0.009006149,0.0001747674,0.08078108],"genre_scores_gemma":[0.92477715,0.0036209763,0.0072925314,0.00031234568,0.000024795741,0.0011345684,0.006272653,0.00008196469,0.05648309],"study_design_codex":"observational","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99727076,0.00071801286,0.00015315715,0.0002777444,0.0011253972,0.00045500952],"domain_scores_gemma":[0.9897741,0.0014161898,0.000739891,0.00049851736,0.006708594,0.0008626522],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0040770806,0.00060604943,0.0006165883,0.005966592,0.0049375845,0.003932405,0.0014054452,0.0009494012,0.010665334],"category_scores_gemma":[0.007960888,0.00027236124,0.00048890733,0.013481802,0.0014471683,0.0013799479,0.002060508,0.000650217,0.00073138764],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056605303,0.0006591307,0.4110083,0.0031491718,0.00024091023,0.0013297668,0.11390364,0.005058948,0.0045758914,0.016418586,0.033184282,0.40990537],"study_design_scores_gemma":[0.000034428114,0.0002772852,0.74769163,0.00091047736,0.00011227969,0.00015136544,0.081825405,0.0014808435,0.001296916,0.00066060957,0.16548929,0.00006944795],"about_ca_topic_score_codex":0.9496707,"about_ca_topic_score_gemma":0.97547895,"teacher_disagreement_score":0.050329328,"about_ca_system_score_codex":0.041692685,"about_ca_system_score_gemma":0.03520195,"threshold_uncertainty_score":0.30250305},"labels":[],"label_agreement":null},{"id":"W7072009001","doi":"","title":"System-level test interface considerations for high speed interconnect","year":2004,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Jitter; Interconnection; Flexibility (engineering); Interface (matter); Reuse; Scheme (mathematics); InfiniBand; Built-in self-test; Channel (broadcasting)","score_opus":0.04001527926230478,"score_gpt":0.2607483043904767,"score_spread":0.22073302512817192,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7072009001","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.068424955,0.003118129,0.8332682,0.00427945,0.00069744,0.00061300665,0.0003196757,0.006681139,0.08259799],"genre_scores_gemma":[0.81000906,0.0011742255,0.13421506,0.0019485895,0.00044581178,0.00038647672,0.00050538394,0.0006173031,0.050698083],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99820054,0.00066396483,0.00009985088,0.00009090712,0.00072493544,0.0002197762],"domain_scores_gemma":[0.9958549,0.0016264605,0.0002681392,0.00050153385,0.0016045786,0.00014435465],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020092824,0.00048612728,0.0002661455,0.0007561568,0.00065522845,0.0026576372,0.0013119802,0.0016122612,0.023204252],"category_scores_gemma":[0.005993048,0.00024790064,0.00030729742,0.00049060595,0.0006241861,0.0021596546,0.00081104704,0.0010391981,0.003953238],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018427401,0.00043566807,0.019193526,0.002207585,0.00016290903,0.0050252834,0.0015506479,0.065348856,0.24338648,0.23107524,0.038555298,0.39121577],"study_design_scores_gemma":[0.00027828905,0.0047910875,0.009726899,0.00076626224,0.00027103326,0.007106411,0.0012923199,0.32537562,0.19950266,0.04845747,0.40231144,0.00012046716],"about_ca_topic_score_codex":0.0013373048,"about_ca_topic_score_gemma":0.002157504,"teacher_disagreement_score":0.023204252,"about_ca_system_score_codex":0.00092022546,"about_ca_system_score_gemma":0.0007780107,"threshold_uncertainty_score":0.07762593},"labels":[],"label_agreement":null},{"id":"W7098020668","doi":"","title":"Montreal Montreal","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Test vector; Automatic test pattern generation; Test (biology); Fault (geology); Fault coverage; Combinational logic","score_opus":0.02218222820131837,"score_gpt":0.20604482620328696,"score_spread":0.18386259800196858,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7098020668","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0015545489,0.0064176903,0.0022882465,0.004355184,0.0014154761,0.00008318024,0.0060778363,0.0006652366,0.9771426],"genre_scores_gemma":[0.0066934684,0.0025992098,0.0013410128,0.0005099599,0.00012589032,0.0000493769,0.0024285475,0.0002589559,0.9859935],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99873143,0.00012533778,0.000051207797,0.0005355373,0.00035451853,0.00020195504],"domain_scores_gemma":[0.9989235,0.00016052605,0.00006601289,0.00015506799,0.00047267834,0.00022227805],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0006196387,0.0015032056,0.0010093205,0.0015114099,0.0037916268,0.006476234,0.0019887392,0.002540728,0.77041465],"category_scores_gemma":[0.0016059077,0.0006645873,0.00075980194,0.002320069,0.0013631067,0.0029173542,0.0031376088,0.0022398075,0.44126293],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002842329,0.00013943766,0.0024901156,0.00080309244,0.00006130131,0.0013243009,0.0008449507,0.0012999729,0.002542961,0.1075309,0.58903116,0.29364756],"study_design_scores_gemma":[0.000012409444,0.00001155047,0.00085991493,0.000110526555,0.0000062515583,0.00013313866,0.00016536302,0.00015227753,0.00020393667,0.0021711646,0.9961637,0.000009796393],"about_ca_topic_score_codex":0.106767304,"about_ca_topic_score_gemma":0.2011709,"teacher_disagreement_score":0.22958535,"about_ca_system_score_codex":0.005230335,"about_ca_system_score_gemma":0.004870178,"threshold_uncertainty_score":0.3274756},"labels":[],"label_agreement":null},{"id":"W7125651398","doi":"10.1109/cascon66301.2025.00108","title":"Quantum-Guided Test Case Minimization for LLM-Based Code Generation","year":2025,"lang":"","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland; Lakehead University","funders":"","keywords":"Minification; Code (set theory); Test (biology); Code generation; Interchangeability","score_opus":0.07892787025691274,"score_gpt":0.3146734517776646,"score_spread":0.23574558152075187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7125651398","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05545213,0.00015441896,0.9333592,0.000403591,0.000041840198,0.00016768527,0.00016636607,0.0023814358,0.007873359],"genre_scores_gemma":[0.695088,0.000054755677,0.30043575,0.00029839744,0.000026343865,0.00018081935,0.00042983002,0.0003952975,0.0030907854],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985915,0.00043514927,0.000052780226,0.0001460938,0.00056834,0.00020621301],"domain_scores_gemma":[0.9969797,0.0016126628,0.00021683423,0.0004754015,0.00061885186,0.000096599244],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007506183,0.00065323786,0.00063715444,0.0012272946,0.00055910554,0.0007712855,0.0013071339,0.0007244049,0.0064483588],"category_scores_gemma":[0.004785047,0.00030228874,0.0006594581,0.0006788662,0.0008448026,0.0008814738,0.0014413917,0.00093549816,0.0008498508],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00067981426,0.0004723945,0.0024823782,0.00033570608,0.0000840296,0.00037850623,0.00017596678,0.32292217,0.07460589,0.07878364,0.010280539,0.50879896],"study_design_scores_gemma":[0.000038504426,0.00012104666,0.00029358975,0.000015600726,0.000015274722,0.000077605175,0.00002056309,0.9605764,0.014069165,0.02373338,0.0010270908,0.0000118239395],"about_ca_topic_score_codex":0.0024027124,"about_ca_topic_score_gemma":0.0058363853,"teacher_disagreement_score":0.0064483588,"about_ca_system_score_codex":0.0011634479,"about_ca_system_score_gemma":0.0020957114,"threshold_uncertainty_score":0.021571934},"labels":[],"label_agreement":null},{"id":"W7128477045","doi":"10.26615/978-954-452-101-1-004","title":"FLARE: An Error Analysis Framework for Diagnosing LLM Classification Failures","year":2025,"lang":"","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Error analysis; Error detection and correction; Feature (linguistics); Statistical analysis; Reliability (semiconductor)","score_opus":0.06904225745636498,"score_gpt":0.36272346657142135,"score_spread":0.29368120911505635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7128477045","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01069333,0.00055854564,0.9337851,0.0019081266,0.00014456704,0.00034605758,0.002144663,0.04828716,0.002132498],"genre_scores_gemma":[0.24655943,0.0003128772,0.74116445,0.0014018593,0.00022738989,0.00037829834,0.004244791,0.0028893782,0.0028215267],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.98471284,0.005198849,0.0012843926,0.002208211,0.0058111735,0.0007846028],"domain_scores_gemma":[0.9464278,0.033498738,0.004989202,0.005764446,0.0085162325,0.0008034943],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.01648049,0.0031725273,0.0014602663,0.0074992827,0.001683578,0.0044845147,0.005079866,0.0030617018,0.0068990993],"category_scores_gemma":[0.07618391,0.0009202005,0.002500708,0.0018188632,0.0028301994,0.00689328,0.0054699257,0.003944245,0.0024634441],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011591327,0.0006858804,0.04674487,0.0014198456,0.00075716974,0.0010863357,0.002011653,0.14832382,0.012473158,0.06573056,0.10003197,0.61957556],"study_design_scores_gemma":[0.0000749008,0.00025094405,0.0023055028,0.0002776675,0.00013635242,0.00048643115,0.00033507872,0.89379656,0.015450097,0.07086934,0.015885297,0.00013176062],"about_ca_topic_score_codex":0.014250324,"about_ca_topic_score_gemma":0.022227008,"teacher_disagreement_score":0.01648049,"about_ca_system_score_codex":0.0031308017,"about_ca_system_score_gemma":0.006172211,"threshold_uncertainty_score":0.0871582},"labels":[],"label_agreement":null},{"id":"W7133025455","doi":"","title":"Incremental diagnosis in digital VLSI circuits","year":2003,"lang":"","type":"dissertation","venue":"TSpace","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bibliothèque et Archives nationales du Québec","funders":"","keywords":"Very-large-scale integration; Heuristics; Benchmark (surveying); Scalability; Heuristic; Fault (geology); Simple (philosophy); Digital electronics; Scale (ratio)","score_opus":0.031123138856439553,"score_gpt":0.3064099868695234,"score_spread":0.2752868480130839,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133025455","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050723244,0.000993479,0.9408884,0.00024742007,0.000050667833,0.00006550573,0.00005225108,0.0012367701,0.005742316],"genre_scores_gemma":[0.63549185,0.0007854894,0.3603303,0.00011857002,0.00003115539,0.000087907945,0.00017865689,0.00006874607,0.0029073963],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99974304,0.0000567606,0.000011668636,0.0000340682,0.00012663608,0.000027770886],"domain_scores_gemma":[0.9993498,0.00041813264,0.000037857273,0.000080944075,0.000097025215,0.000016274184],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002658341,0.00030256525,0.00029952722,0.00066660164,0.00029386496,0.00049700687,0.00074166595,0.00034771423,0.0017634765],"category_scores_gemma":[0.0020832603,0.0002459501,0.00039069177,0.00048450375,0.0004843973,0.0008004679,0.00060866156,0.0005105411,0.00022880164],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015801124,0.00006872521,0.0014852767,0.00023243253,0.000026381005,0.00021018526,0.00019484654,0.4626622,0.016539492,0.077045746,0.0024314334,0.43894526],"study_design_scores_gemma":[0.000025273855,0.000073871066,0.00028206792,0.000018097462,0.000016127393,0.00014598029,0.000024594858,0.94066554,0.008684944,0.045765646,0.004286015,0.00001169518],"about_ca_topic_score_codex":0.0026548745,"about_ca_topic_score_gemma":0.003173013,"teacher_disagreement_score":0.0026548745,"about_ca_system_score_codex":0.0007129503,"about_ca_system_score_gemma":0.00062372285,"threshold_uncertainty_score":0.0058993697},"labels":[],"label_agreement":null},{"id":"W836593775","doi":"10.1007/978-3-319-17524-9_22","title":"Integrating SMT with Theorem Proving for Analog/Mixed-Signal Circuit Verification","year":2015,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Automated theorem proving; Mixed-signal integrated circuit; SIGNAL (programming language); Algorithm; Theoretical computer science; Programming language; Electrical engineering; Integrated circuit; Operating system","score_opus":0.03683352476245495,"score_gpt":0.24831962086084378,"score_spread":0.2114860960983888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W836593775","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013758076,0.0001880134,0.9919334,0.00014520402,0.00005192867,0.00005918643,0.000030152132,0.001124266,0.005092144],"genre_scores_gemma":[0.11772322,0.00058125454,0.8757875,0.000316948,0.00020010755,0.00020217964,0.00019684198,0.0006097511,0.004382302],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99544394,0.00180051,0.00031113863,0.00050568953,0.0016668454,0.000271798],"domain_scores_gemma":[0.9911111,0.0060188635,0.00031987563,0.0018392006,0.0006269201,0.00008405828],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003992303,0.0015240054,0.0011319957,0.0015049027,0.0006611307,0.0027017172,0.0034192803,0.0012160364,0.009639249],"category_scores_gemma":[0.011002716,0.0011130908,0.002954298,0.0011669602,0.0026106008,0.004737257,0.004136413,0.0029838574,0.0038978336],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019899366,0.00023590213,0.0005830632,0.0012620894,0.000180355,0.00040391114,0.00026091497,0.081620745,0.02303775,0.3985148,0.005653318,0.48804817],"study_design_scores_gemma":[0.00004347351,0.00011467919,0.00015128807,0.00016740346,0.00007220623,0.00028213166,0.000046203706,0.39510617,0.023404934,0.5652738,0.015308861,0.000028855005],"about_ca_topic_score_codex":0.000812458,"about_ca_topic_score_gemma":0.0010641468,"teacher_disagreement_score":0.009639249,"about_ca_system_score_codex":0.0011558606,"about_ca_system_score_gemma":0.0013815732,"threshold_uncertainty_score":0.03224653},"labels":[],"label_agreement":null},{"id":"W86607492","doi":"10.1007/978-1-4615-0351-4_12","title":"Novel Test Methodologies for SoC/IP Design","year":2003,"lang":"en","type":"book-chapter","venue":"Kluwer international series in engineering and computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Embedded system; System on a chip; Overhead (engineering); Test (biology); Engineering; Computer science; Computer architecture; Operating system","score_opus":0.0657630370454699,"score_gpt":0.2681104875429941,"score_spread":0.2023474504975242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W86607492","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0033326996,0.0009957999,0.9888883,0.000116207,0.00009640258,0.00006939778,0.000038928774,0.00083321624,0.0056289937],"genre_scores_gemma":[0.13795285,0.0018052981,0.8483277,0.00041595177,0.00023508495,0.0002854354,0.00020881229,0.0003559037,0.010412946],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9991831,0.00019089108,0.00006290911,0.000092911774,0.00041327273,0.00005688733],"domain_scores_gemma":[0.9987363,0.00060189574,0.000114822345,0.00024460064,0.00027167678,0.000030679665],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007685163,0.0011902835,0.00039954527,0.0010303295,0.00031534248,0.0010964532,0.0016676189,0.0006692372,0.006676495],"category_scores_gemma":[0.0024421667,0.0004963365,0.0005002753,0.0007123139,0.0006761328,0.0018763347,0.0007788334,0.0011405955,0.0012388286],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012599702,0.00012157643,0.00034992665,0.000721282,0.00006988175,0.00023070075,0.00015358225,0.027637912,0.05732372,0.20940949,0.008495226,0.6953607],"study_design_scores_gemma":[0.00012261866,0.00054590893,0.00062087656,0.00038563056,0.0001626188,0.001834705,0.00009870471,0.5351396,0.09669846,0.26977235,0.094562046,0.000056436304],"about_ca_topic_score_codex":0.0003413102,"about_ca_topic_score_gemma":0.0009578924,"teacher_disagreement_score":0.006676495,"about_ca_system_score_codex":0.00045783236,"about_ca_system_score_gemma":0.0005417965,"threshold_uncertainty_score":0.022335112},"labels":[],"label_agreement":null}]}