{"meta":{"query_hash":"332cdad4ccae","filters":{"topic":"VLSI and Analog Circuit Testing"},"cohort_total":747,"direct_labels_cover":1,"predictions_cover":747,"exported":747,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/332cdad4ccae","api":"https://metacan.xera.ac/api/v1/cohort?topic=VLSI+and+Analog+Circuit+Testing"},"results":[{"id":"W1190562962","doi":"","title":"Multipride: High–Speed Automated Batch Primer Development for Rt–pcr Applications","year":2006,"lang":"en","type":"article","venue":"Investigative Ophthalmology & Visual Science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Primer (cosmetics); Computer science; Computational biology; Biology; Chemistry","score_opus":0.04232638587878951,"score_gpt":0.32823784269646133,"score_spread":0.2859114568176718,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1190562962","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96284634,0.000041847572,0.033667725,0.00037854546,0.00024139562,0.00080254074,0.000005572645,0.00071238284,0.0013036275],"genre_scores_gemma":[0.9124133,2.367944e-7,0.08677442,0.00021107885,0.000097763834,0.00023637745,0.000016775382,0.000015069083,0.00023497033],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99681765,0.000099466844,0.00053683534,0.0011567028,0.00050938205,0.0008799512],"domain_scores_gemma":[0.9980078,0.00040878763,0.00030256988,0.00045080922,0.000542837,0.00028720335],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010975109,0.00029935827,0.0003030737,0.00028662969,0.0012579375,0.000218922,0.001760014,0.00011729406,0.000011627232],"category_scores_gemma":[0.00037610746,0.00028201682,0.000060211834,0.0020622483,0.0019268724,0.00078798266,0.00042151066,0.00018662761,0.00011849417],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.710841e-7,0.0002883625,0.021277398,0.000023590497,0.000021728414,0.000045556277,0.0005830969,0.0005514006,0.9496004,0.018179145,0.00023541067,0.009192932],"study_design_scores_gemma":[0.0007138845,0.00025423936,0.22338997,0.000050957657,0.000016866528,0.00028665923,0.000051274565,0.108085565,0.63437,0.031399433,0.00056703016,0.00081410026],"about_ca_topic_score_codex":0.00020912544,"about_ca_topic_score_gemma":0.0000039631236,"teacher_disagreement_score":0.3152304,"about_ca_system_score_codex":0.00021386784,"about_ca_system_score_gemma":0.0010580039,"threshold_uncertainty_score":0.9999632},"labels":[],"label_agreement":null},{"id":"W141148094","doi":"10.1023/a:1022902408130","title":"True Concurrency in Models of Asynchronous Circuit Behavior","year":2003,"lang":"en","type":"article","venue":"Formal Methods in System Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Concurrency; Interleaving; Asynchronous communication; Modularity (biology); Algorithm; SIGNAL (programming language); Context (archaeology); Theoretical computer science; Distributed computing; Programming language","score_opus":0.12301468350928765,"score_gpt":0.3472516628794267,"score_spread":0.22423697937013906,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W141148094","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006317585,0.00047916922,0.9832161,0.0000014729549,0.00043211077,0.00047649164,0.0000015630684,0.000083976425,0.008991501],"genre_scores_gemma":[0.65744793,0.0000021292653,0.3424366,0.0000063881876,0.000010485485,0.00008020961,2.4232634e-7,0.000008611052,0.00000739538],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99624574,0.0017294837,0.00086209696,0.000382518,0.00024581578,0.00053431536],"domain_scores_gemma":[0.99849755,0.0005975791,0.00025564045,0.0004912396,0.000073219686,0.000084781954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005943742,0.00019302925,0.0004978857,0.00034546814,0.000056758625,0.00004490136,0.0007154212,0.00012967525,0.000004499041],"category_scores_gemma":[0.00025131667,0.00018961987,0.00008259762,0.0008646476,0.000036457062,0.0008602732,0.00006385589,0.00022246141,0.0000056378035],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001135429,0.00019586123,0.008562305,0.00033731534,0.000010226127,0.00012664453,0.0031028586,0.010435228,0.0053427857,0.47107244,0.0000046298865,0.50080854],"study_design_scores_gemma":[0.0025929243,0.00057582505,0.0054522404,0.0014156665,0.000036936763,0.0005438378,0.0010769152,0.92397964,0.03864337,0.02454274,0.00003307414,0.0011068218],"about_ca_topic_score_codex":0.00006881919,"about_ca_topic_score_gemma":0.0000034550394,"teacher_disagreement_score":0.9135444,"about_ca_system_score_codex":0.00017936273,"about_ca_system_score_gemma":0.00021253509,"threshold_uncertainty_score":0.77324736},"labels":[],"label_agreement":null},{"id":"W143503425","doi":"10.1023/a:1008325420970","title":"Catastrophic Short and Open Fault Detection in Bipolar CML Circuits: A Case Study","year":2000,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Synchronous optical networking; Current-mode logic; Computer science; Electronic circuit; Computer hardware; Electronic engineering; Embedded system; Logic gate; Parallel computing; Engineering; Algorithm; Electrical engineering; Telecommunications","score_opus":0.03231726207961784,"score_gpt":0.28118444223029215,"score_spread":0.24886718015067433,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W143503425","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9891079,0.0012640845,0.0092197275,0.00004274625,0.000040248873,0.00019455988,2.7057803e-7,0.000029849454,0.00010063037],"genre_scores_gemma":[0.9994219,0.0000097048505,0.00039055847,0.00005335413,0.00009977841,0.0000040699924,9.3710234e-8,0.000011320953,0.0000092392775],"study_design_codex":"design_other","study_design_gemma":"case_report","domain_scores_codex":[0.9982878,0.00015902088,0.0005646398,0.00027428765,0.00023280056,0.00048143728],"domain_scores_gemma":[0.99910635,0.00024035806,0.00020723784,0.00021088972,0.00012326722,0.00011188913],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015583307,0.00014749906,0.0002867597,0.00023648325,0.00022216715,0.00033742728,0.0006942424,0.00004034946,0.0000061761234],"category_scores_gemma":[0.00035432304,0.00013661775,0.000034003842,0.0008991259,0.00001896531,0.0010469664,0.0001162405,0.0006615972,0.0000015440661],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.201387e-7,0.00014511085,0.02664016,0.0000056244094,0.000020150012,0.0036293664,0.0006413416,0.0014967353,0.0021042526,0.000016210262,0.0000012913871,0.96529883],"study_design_scores_gemma":[0.005762795,0.011727305,0.076878145,0.00076119264,0.00019976414,0.47459736,0.0028271095,0.42067668,0.0012429616,0.0029733048,0.0008903426,0.001463049],"about_ca_topic_score_codex":0.00068200275,"about_ca_topic_score_gemma":0.0005975572,"teacher_disagreement_score":0.9638358,"about_ca_system_score_codex":0.00018749665,"about_ca_system_score_gemma":0.00031079917,"threshold_uncertainty_score":0.557111},"labels":[],"label_agreement":null},{"id":"W1484361789","doi":"10.1109/iscas.1994.409197","title":"Pseudo-random vector compaction for sequential testability","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Benchmark (surveying); Set (abstract data type); Algorithm; Random testing; Computer science; Fault (geology); Compaction; Vector (molecular biology); Mathematics; Engineering; Statistics; Biology; Test case; Machine learning","score_opus":0.062160367117872595,"score_gpt":0.2634782913471381,"score_spread":0.20131792422926553,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1484361789","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027679699,0.00002452449,0.96313787,0.00062667293,0.00032273604,0.00018388151,0.0000020367788,0.00033636088,0.0076862415],"genre_scores_gemma":[0.9911557,0.0000011323331,0.008163218,0.00016673205,0.00013272071,0.000012312502,0.0000012295533,0.0000042801603,0.00036268317],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99923307,0.000028837012,0.0001525364,0.0002539143,0.000117461386,0.00021420163],"domain_scores_gemma":[0.9993285,0.00022926978,0.000042632106,0.0002619221,0.00006895396,0.00006870001],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020694779,0.0000800673,0.00011121085,0.00003417214,0.00015400803,0.00011765637,0.0002717241,0.00003085648,0.00012225441],"category_scores_gemma":[0.0001419527,0.000068877795,0.00007809398,0.0001626129,0.000022093524,0.0003451262,0.00003293907,0.000056482048,0.000057620407],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000041033695,0.00074904785,0.018722817,0.0001413489,0.000066333305,0.000013906388,0.0015754782,0.00057340227,0.05885356,0.07657988,0.019564811,0.8231553],"study_design_scores_gemma":[0.0011053749,0.00010328987,0.0039330483,0.000009578434,0.000007868553,0.000026669964,0.000014069182,0.986401,0.0032994093,0.0029422445,0.0019506125,0.0002068028],"about_ca_topic_score_codex":0.00004772242,"about_ca_topic_score_gemma":0.000014607067,"teacher_disagreement_score":0.9858276,"about_ca_system_score_codex":0.00004305888,"about_ca_system_score_gemma":0.000012429251,"threshold_uncertainty_score":0.2808755},"labels":[],"label_agreement":null},{"id":"W1484658100","doi":"10.1109/test.1999.805771","title":"Embedded X86 testing methodology","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"x86; Computer science; Embedded system; Time to market; Design for testing; Key (lock); Automation; Verifiable secret sharing; Reliability engineering; Electronic design automation; Computer architecture; Engineering; Operating system; Software; Testability","score_opus":0.20692729369034832,"score_gpt":0.3154114327269759,"score_spread":0.1084841390366276,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1484658100","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037959928,0.000036755355,0.8087991,0.00008109596,0.00016048942,0.000028647182,4.526092e-8,0.0002914272,0.18680649],"genre_scores_gemma":[0.50444293,3.0475746e-7,0.4943959,0.00057278405,0.000023978322,0.0000022323902,9.6074395e-8,0.000003794613,0.00055796345],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9990105,0.00020785202,0.00014743807,0.0002652176,0.00009588263,0.00027310784],"domain_scores_gemma":[0.99864435,0.0008757687,0.000044492976,0.00030208955,0.00006417568,0.00006911486],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008017857,0.000080191,0.000114876675,0.000056938017,0.00011075659,0.00006605307,0.00037870705,0.00003652204,0.000042802098],"category_scores_gemma":[0.0022411752,0.00006899388,0.000030535462,0.00045917468,0.000018847499,0.00018552922,0.00005709506,0.000090492205,0.00009785207],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.2441741e-8,0.000024725927,0.00682515,0.000006273882,0.0000077971945,0.000035414094,0.00030629718,0.00010451711,0.014502591,0.6391618,0.0004315296,0.33859384],"study_design_scores_gemma":[0.0018413003,0.00053044566,0.015307842,0.00010040581,0.00003763554,0.002483819,0.000720093,0.29097244,0.11708284,0.5496273,0.01896197,0.002333918],"about_ca_topic_score_codex":0.000019064495,"about_ca_topic_score_gemma":0.0000028381278,"teacher_disagreement_score":0.50064695,"about_ca_system_score_codex":0.0000105547015,"about_ca_system_score_gemma":0.000056586858,"threshold_uncertainty_score":0.28134888},"labels":[],"label_agreement":null},{"id":"W1488505636","doi":"10.1109/test.1990.114097","title":"The dynamic reduction of fault simulation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Tracing; Reduction (mathematics); Computer science; Fault (geology); Path (computing); Critical path method; Algorithm; Parallel computing; Engineering; Mathematics; Operating system","score_opus":0.025042453275599133,"score_gpt":0.25322388185936495,"score_spread":0.22818142858376583,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1488505636","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034642648,0.00012357725,0.9513887,0.0006228995,0.00017220045,0.000043117958,8.229002e-8,0.000100063466,0.01290667],"genre_scores_gemma":[0.99841267,0.0000080824,0.0006312132,0.000013816459,0.0000138564965,5.6672627e-7,1.10306914e-7,0.0000011972799,0.00091846636],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996715,0.000013905853,0.000088365196,0.00007466042,0.000084365725,0.00006715624],"domain_scores_gemma":[0.9996805,0.000071949675,0.000038805058,0.00015914033,0.00003828632,0.0000112703765],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008554347,0.00002590365,0.000028061988,0.000016991082,0.00009827722,0.00003055695,0.0001784665,0.000011802927,0.000008388118],"category_scores_gemma":[0.000038222064,0.000016879569,0.000017769495,0.00015205621,0.000015478623,0.00014589648,0.000020196443,0.00002728519,0.00001906048],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.0896275e-8,0.000011090443,0.00007287385,0.0000017830159,0.0000022943773,2.5100437e-7,0.00021031403,0.021509476,0.002151536,0.010018455,0.00010282067,0.9659191],"study_design_scores_gemma":[0.000028663984,0.000010387809,0.00050884974,0.0000028471895,6.791078e-7,0.0000030393944,0.000017706241,0.9975102,0.0002504794,0.0014016791,0.00024180408,0.00002368956],"about_ca_topic_score_codex":0.0000069636035,"about_ca_topic_score_gemma":0.0000022402721,"teacher_disagreement_score":0.9760007,"about_ca_system_score_codex":0.00000827968,"about_ca_system_score_gemma":0.0000025415807,"threshold_uncertainty_score":0.07558788},"labels":[],"label_agreement":null},{"id":"W1490001404","doi":"10.1109/iscas.1999.780631","title":"A built-in current monitor for testing analog circuit blocks","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Integrator; Capacitor; Comparator; Electrical impedance; Electronic engineering; Mixed-signal integrated circuit; Electronic circuit; Electrical engineering; High impedance; Computer science; Current (fluid); Analogue electronics; Sensitivity (control systems); Built-in self-test; Engineering; Voltage","score_opus":0.07721050346336386,"score_gpt":0.2938271140217992,"score_spread":0.2166166105584353,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1490001404","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038564637,0.00043236773,0.94388527,0.0000809452,0.0005119312,0.0002768049,0.0000014678924,0.00027899622,0.015967568],"genre_scores_gemma":[0.9863311,0.00000223654,0.013281305,0.000096994554,0.00009314682,0.00004027292,7.374305e-7,0.0000092135015,0.00014501186],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99861395,0.00003878563,0.0002834995,0.00042892393,0.00016232525,0.0004724989],"domain_scores_gemma":[0.998932,0.00043240623,0.0000723775,0.00035298054,0.00010618544,0.000104043065],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047092375,0.00014165959,0.00016866477,0.00014854842,0.00012913103,0.00012937681,0.0005387874,0.0000405893,0.0000066815496],"category_scores_gemma":[0.0009522256,0.00013250715,0.00006290888,0.0007103874,0.000017287408,0.00022536435,0.000053629054,0.00013611693,0.000014157738],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.6872256e-8,0.0001635761,0.09276903,0.000041869764,0.000006978369,0.000016978005,0.00020926671,0.00019681343,0.0028103087,0.05425115,0.00044887362,0.84908503],"study_design_scores_gemma":[0.004726989,0.0006780194,0.06836013,0.0008176908,0.00004774243,0.0002964536,0.00028498148,0.65587956,0.011417696,0.23042248,0.024133202,0.002935066],"about_ca_topic_score_codex":0.00005399835,"about_ca_topic_score_gemma":0.000024855986,"teacher_disagreement_score":0.9477664,"about_ca_system_score_codex":0.00004749438,"about_ca_system_score_gemma":0.000101468366,"threshold_uncertainty_score":0.5403485},"labels":[],"label_agreement":null},{"id":"W1490086049","doi":"10.1109/iscas.1993.394019","title":"An efficient global search algorithm for test generation","year":2002,"lang":"en","type":"article","venue":"1993 IEEE International Symposium on Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Combinational logic; Benchmark (surveying); Automatic test pattern generation; Algorithm; Computer science; Electronic circuit; Test (biology); Logic gate; Engineering","score_opus":0.05765914944621985,"score_gpt":0.2892554301974697,"score_spread":0.23159628075124983,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1490086049","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05569144,0.0001934717,0.9341419,0.0007025507,0.003836248,0.0004841356,0.00015969451,0.00018972342,0.004600835],"genre_scores_gemma":[0.9977335,0.00001675347,0.0003198757,0.00020052903,0.0013322508,0.000053106432,0.000022635262,0.000011348229,0.00031002983],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981962,0.00005946668,0.00033390327,0.0005615578,0.0005510276,0.00029785742],"domain_scores_gemma":[0.9990359,0.00015843096,0.00010289842,0.00028210427,0.00025963353,0.00016102332],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043064155,0.00017256543,0.00017078497,0.00007551665,0.0002657064,0.00068901264,0.00058707374,0.000076869284,0.0000058523815],"category_scores_gemma":[0.000028206767,0.00015918296,0.00006102769,0.00016346721,0.000028909993,0.0002738986,0.00002680314,0.00008417666,0.000035087774],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.4842997e-7,0.0010015182,0.0047968137,0.000058170677,0.00010104451,0.00004890102,0.0011009418,0.05625974,0.039288666,0.051013935,0.0025690524,0.84376067],"study_design_scores_gemma":[0.0003952278,0.00024891057,0.00039330227,0.00004351543,0.000004675098,0.000104336286,0.00002276038,0.9970615,0.00040867605,0.000024835543,0.0010982818,0.00019401168],"about_ca_topic_score_codex":0.00011362056,"about_ca_topic_score_gemma":0.000005604631,"teacher_disagreement_score":0.94204205,"about_ca_system_score_codex":0.00015752066,"about_ca_system_score_gemma":0.000018959116,"threshold_uncertainty_score":0.66441643},"labels":[],"label_agreement":null},{"id":"W1505105576","doi":"10.1109/iolts.2015.7229856","title":"Mining simulation metrics for failure triage in regression testing","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Bottleneck; Debugging; Cluster analysis; Regression testing; Root cause; Triage; Data mining; Reliability engineering; Machine learning; Engineering; Embedded system; Software; Programming language","score_opus":0.1916625425581596,"score_gpt":0.33845617609016776,"score_spread":0.14679363353200817,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1505105576","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04872963,0.000047005335,0.9477419,0.0001953612,0.00011705993,0.00013966268,2.1990316e-7,0.00016575193,0.0028633825],"genre_scores_gemma":[0.84854144,9.030029e-8,0.15121286,0.000073634925,0.000045620498,0.0000054517395,0.0000013061353,0.0000046931023,0.000114901224],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991696,0.000034063953,0.0002071864,0.00022833193,0.0001649053,0.00019589583],"domain_scores_gemma":[0.9983263,0.0011933101,0.000086485416,0.00017070123,0.00015038418,0.00007283599],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00082446355,0.0000768611,0.00011278315,0.00022272531,0.000061729515,0.00010225324,0.00026693684,0.000038318816,6.610825e-7],"category_scores_gemma":[0.0048878035,0.00006234736,0.000023654908,0.0011566364,0.000005450965,0.00044312727,0.00007323368,0.00005823304,0.000003574094],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.507764e-7,0.000044673983,0.044071812,0.000021763199,0.0000028839534,0.000018487039,0.0010200054,0.062098097,0.00055270665,0.0032874376,0.0008845791,0.88799673],"study_design_scores_gemma":[0.00055712595,0.00005512692,0.00051692815,0.000052089832,0.0000014995568,0.0000031334023,0.00013100386,0.99598485,0.00023412808,0.0019473026,0.00042050867,0.00009629803],"about_ca_topic_score_codex":0.000021749442,"about_ca_topic_score_gemma":0.0000114939685,"teacher_disagreement_score":0.93388677,"about_ca_system_score_codex":0.0000450265,"about_ca_system_score_gemma":0.000078074714,"threshold_uncertainty_score":0.585151},"labels":[],"label_agreement":null},{"id":"W1505584864","doi":"10.1109/test.1999.805641","title":"A DFT technique for high performance circuit testing","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Implementation; Task (project management); Electronic circuit; Computer architecture; Electronic engineering; Embedded system; Electrical engineering; Engineering; Systems engineering; Software engineering","score_opus":0.04433670660453033,"score_gpt":0.2352380754229349,"score_spread":0.19090136881840458,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1505584864","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009645696,0.000016921806,0.94092596,0.00004655274,0.00010125793,0.00025219723,4.3006693e-7,0.00036195415,0.04864904],"genre_scores_gemma":[0.87496775,7.0373846e-7,0.12402585,0.00025514796,0.000036544167,0.00009180564,4.4369287e-7,0.000008570989,0.0006131491],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990346,0.00002056483,0.00018059644,0.0003062862,0.000119744946,0.00033820816],"domain_scores_gemma":[0.9991927,0.00024673765,0.00006047243,0.00032116807,0.00011676188,0.000062169885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047008903,0.000110585795,0.00011492015,0.00006993123,0.00022001748,0.00009533171,0.00044937208,0.00004577625,0.000012389351],"category_scores_gemma":[0.00044428924,0.000099788434,0.000030662675,0.00044397716,0.000017592089,0.00034024735,0.000040017232,0.000086734246,0.000033861787],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.4916565e-8,0.00006535351,0.015667273,0.0000945819,0.000009928462,0.000008152773,0.00010309382,0.00013404229,0.063671686,0.65858436,0.0004975073,0.26116392],"study_design_scores_gemma":[0.0015790483,0.0010309251,0.015389743,0.0003987153,0.000027090557,0.0008187361,0.00006319216,0.13177969,0.6750459,0.16442779,0.0074098837,0.002029298],"about_ca_topic_score_codex":0.000014510348,"about_ca_topic_score_gemma":6.8203855e-7,"teacher_disagreement_score":0.8653221,"about_ca_system_score_codex":0.00002611683,"about_ca_system_score_gemma":0.00008602177,"threshold_uncertainty_score":0.4069254},"labels":[],"label_agreement":null},{"id":"W1506168292","doi":"10.1023/a:1016125907861","title":"Linear Models of Circuits Based on the Multivalued Components","year":2002,"lang":"en","type":"article","venue":"Automation and Remote Control","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Electronic circuit; Mathematics; Very-large-scale integration; Linearization; Algebraic number; Circuit diagram; Planar; Diagram; Computer science; Algorithm; Arithmetic; Nonlinear system; Electronic engineering; Engineering; Mathematical analysis; Electrical engineering; Embedded system","score_opus":0.0441986689814488,"score_gpt":0.23127125482341251,"score_spread":0.1870725858419637,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1506168292","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02324796,0.00006842129,0.9695787,0.00243818,0.000073723815,0.00019808723,0.0000020616465,0.00013855324,0.0042543174],"genre_scores_gemma":[0.9979265,0.0000043872174,0.00092011347,0.0010822194,0.000020501264,9.2760405e-7,8.2125854e-7,0.000004134785,0.00004042892],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992463,0.00010334588,0.00018129912,0.00015351083,0.00019851224,0.00011702397],"domain_scores_gemma":[0.99923456,0.00030488282,0.00011029848,0.00024572614,0.00006363775,0.00004088794],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023908658,0.00007947541,0.00012226585,0.000060876384,0.00012432026,0.000035248904,0.00022443084,0.000035538706,0.0000090496205],"category_scores_gemma":[0.00009725926,0.00005274767,0.000041787516,0.00013622089,0.000032316708,0.00013279602,0.000015398387,0.00007174903,0.000013419502],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.8137487e-7,0.00012292175,0.00016187392,0.000031764423,0.000027453292,0.00000542907,0.0008029816,0.025717797,0.010054358,0.016352268,0.00016741287,0.94655496],"study_design_scores_gemma":[0.0007802679,0.00003182892,0.002118614,0.000054823224,0.0000046812697,0.0000023537677,0.000004212159,0.99569315,0.00018687555,0.0010310598,0.000029918943,0.000062209496],"about_ca_topic_score_codex":0.00001697274,"about_ca_topic_score_gemma":4.3093763e-7,"teacher_disagreement_score":0.9746785,"about_ca_system_score_codex":0.000008458998,"about_ca_system_score_gemma":0.000007881087,"threshold_uncertainty_score":0.21509875},"labels":[],"label_agreement":null},{"id":"W1506429504","doi":"10.1109/test.1995.529814","title":"Synthesized transparent BIST for detecting scrambled pattern-sensitive faults in RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Built-in self-test; Aliasing; Signature (topology); Computer science; VHDL; Linear feedback shift register; Fault coverage; Scheme (mathematics); Fault (geology); Embedded system; Shift register; Computer hardware; Electronic circuit; Parallel computing; Field-programmable gate array; Engineering; Chip; Mathematics; Artificial intelligence","score_opus":0.06674458028199143,"score_gpt":0.25782704760150976,"score_spread":0.19108246731951833,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1506429504","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.055053502,0.000045603163,0.9407543,0.0005237333,0.00012407605,0.00027378873,0.00000196685,0.00022872664,0.0029943348],"genre_scores_gemma":[0.9947366,0.0000048998445,0.0047085756,0.0003560791,0.000047851383,0.000028994018,7.39253e-7,0.000010703888,0.000105569314],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99870044,0.000057675625,0.00028492522,0.00041019844,0.00014965978,0.00039708163],"domain_scores_gemma":[0.9990452,0.000527238,0.000066036584,0.00023674808,0.000052371273,0.0000723925],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030065994,0.00014406376,0.00021624754,0.00010719636,0.000127331,0.0000867462,0.00034099747,0.000051141342,0.00001559318],"category_scores_gemma":[0.000130305,0.00012953856,0.00008713661,0.00030015095,0.000017695334,0.00022780316,0.000033356857,0.000107614214,0.000026602276],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.586717e-7,0.00006230252,0.0010620207,0.000021524762,0.000008468112,0.000043502027,0.0010100199,0.00010299385,0.0023948539,0.00025827996,0.000021799726,0.99501365],"study_design_scores_gemma":[0.0010859752,0.000079394806,0.0022988543,0.00014233521,0.0000063534103,0.00003097233,0.00014959314,0.98131865,0.014242486,0.0002540287,0.000087938926,0.0003033984],"about_ca_topic_score_codex":0.00014389251,"about_ca_topic_score_gemma":0.00021751816,"teacher_disagreement_score":0.99471027,"about_ca_system_score_codex":0.000044261393,"about_ca_system_score_gemma":0.00000873038,"threshold_uncertainty_score":0.5282429},"labels":[],"label_agreement":null},{"id":"W1507315511","doi":"10.1109/iscas.1988.15017","title":"Fault modeling for MOS digital circuits using current limited switch","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"NMOS logic; Electronic circuit; CMOS; Computer science; Digital electronics; Fault (geology); Node (physics); Fault model; Electronic engineering; Integrated circuit; Transistor; Electrical engineering; Engineering; Voltage","score_opus":0.09462728082113804,"score_gpt":0.2935666337735862,"score_spread":0.1989393529524482,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1507315511","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05400133,0.00017974371,0.9416275,0.000029865176,0.0003071643,0.00016739574,0.0000023113816,0.0002345083,0.003450172],"genre_scores_gemma":[0.9929533,0.0000025974075,0.0067992653,0.00009365157,0.00006678706,0.000007977412,0.000002933929,0.000012893785,0.000060598835],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987186,0.000015114536,0.00025729113,0.00040206852,0.00019702867,0.0004098816],"domain_scores_gemma":[0.99926937,0.000092734954,0.000057421195,0.0003003723,0.00016506862,0.00011502216],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017703435,0.0001486974,0.00014760515,0.00009040192,0.00022208317,0.0004208535,0.00039184248,0.000041874377,0.0000033072326],"category_scores_gemma":[0.00025953856,0.00013715257,0.00009365396,0.0003549624,0.0000106345215,0.000797054,0.000057181183,0.00009975332,0.00001294117],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3958905e-7,0.00015450631,0.0016802727,0.000054984866,0.00002183387,0.0000059341032,0.00039848714,0.06297985,0.0028467586,0.062644064,0.00010746599,0.8691057],"study_design_scores_gemma":[0.00023178007,0.000018916533,0.000005793218,0.000037537546,0.0000049868527,0.00002316415,0.00003044901,0.9927606,0.00044277895,0.0057063974,0.00052651536,0.00021109823],"about_ca_topic_score_codex":0.000006353602,"about_ca_topic_score_gemma":0.0000010000834,"teacher_disagreement_score":0.93895197,"about_ca_system_score_codex":0.000043701122,"about_ca_system_score_gemma":0.00010127346,"threshold_uncertainty_score":0.55929196},"labels":[],"label_agreement":null},{"id":"W1509351742","doi":"10.1109/test.2003.1270889","title":"On reducing wrapper boundary register cells in modular soc testing","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Modular design; Computer science; Register (sociolinguistics); Embedded system; Operating system","score_opus":0.03025170467074895,"score_gpt":0.23533443996014922,"score_spread":0.20508273528940027,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1509351742","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5459443,0.00008678517,0.39712813,0.0010525465,0.00033443782,0.00013849976,3.1376234e-7,0.00040167224,0.054913312],"genre_scores_gemma":[0.977961,9.417694e-7,0.020504078,0.0011143371,0.00006545145,0.0000036805786,3.378343e-7,0.000010549608,0.00033959464],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998703,0.000028007802,0.00023608889,0.0004495052,0.00021269928,0.00037069974],"domain_scores_gemma":[0.99926573,0.00012306028,0.000058900572,0.00044345765,0.000037449023,0.00007137346],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032875128,0.00013229465,0.0001342264,0.00013849202,0.00015312337,0.0002145853,0.00048231267,0.00005012628,0.000006641413],"category_scores_gemma":[0.00012679954,0.00012079615,0.000042798707,0.0005159741,0.000034231987,0.00037453903,0.00011182994,0.00020763197,0.00010171763],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000010250169,0.00049461436,0.005228648,0.00011644795,0.0000193259,0.00086321466,0.0042237677,0.14208217,0.17689379,0.10193725,0.0009018897,0.56723785],"study_design_scores_gemma":[0.0057321643,0.0012538484,0.04105499,0.0043845577,0.00002126141,0.000482524,0.0004003692,0.48856404,0.1452285,0.30705503,0.0020966013,0.0037261115],"about_ca_topic_score_codex":0.0003309632,"about_ca_topic_score_gemma":0.000017139759,"teacher_disagreement_score":0.5635117,"about_ca_system_score_codex":0.00010179009,"about_ca_system_score_gemma":0.00012189826,"threshold_uncertainty_score":0.4925924},"labels":[],"label_agreement":null},{"id":"W1512470403","doi":"10.1109/ccece.1993.332358","title":"A variable rate constraint length K=5 Viterbi decoder for 12 Mb/s","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Viterbi decoder; Decoding methods; Viterbi algorithm; Convolutional code; Soft-decision decoder; Node (physics); Sequential decoding; Overhead (engineering); Parallel computing; Algorithm; Computer hardware; Block code; Engineering","score_opus":0.04391040894284493,"score_gpt":0.2296437023216273,"score_spread":0.1857332933787824,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1512470403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00068969774,0.000044538407,0.937899,0.0005679003,0.00023720578,0.0001386192,0.00000245537,0.00025719847,0.060163394],"genre_scores_gemma":[0.85717636,0.000004140716,0.13471304,0.002341217,0.00011879796,0.000028282115,0.0000015498956,0.000011100273,0.0056055007],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990195,0.000027799408,0.00018712878,0.00031965587,0.000089604706,0.00035630874],"domain_scores_gemma":[0.99921787,0.0002743376,0.000049135844,0.00029971128,0.00006307866,0.00009585278],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031953974,0.000112069,0.00013216931,0.000051076928,0.00015228681,0.00019276462,0.00042436452,0.000043480297,0.00022503648],"category_scores_gemma":[0.00010994004,0.00009653233,0.0000569829,0.00012697425,0.000024233379,0.00033516478,0.00006878425,0.00007048984,0.00010344294],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.9170621e-7,0.00015703868,0.0007686835,0.000045321554,0.00004413412,0.000020506901,0.0008374712,0.0003727876,0.0058981734,0.52413857,0.015578569,0.45213845],"study_design_scores_gemma":[0.00064097607,0.00009361571,0.000120240125,0.000030111598,0.000008772366,0.00005926243,0.000030017545,0.95321333,0.00080655457,0.025429409,0.01925367,0.0003140313],"about_ca_topic_score_codex":0.000024962694,"about_ca_topic_score_gemma":0.00001196025,"teacher_disagreement_score":0.95284057,"about_ca_system_score_codex":0.000018466839,"about_ca_system_score_gemma":0.000024896712,"threshold_uncertainty_score":0.3936474},"labels":[],"label_agreement":null},{"id":"W1513480204","doi":"10.1109/iscas.1998.704254","title":"A design-for-testability technique for detecting delay faults in logic circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Testability; Computer science; Overhead (engineering); Fault detection and isolation; Node (physics); Fault (geology); Stuck-at fault; Logic gate; Design for testing; Electronic engineering; Electronic circuit; Automatic test pattern generation; Engineering; Algorithm; Reliability engineering; Electrical engineering","score_opus":0.09349032429759559,"score_gpt":0.2784484553709442,"score_spread":0.18495813107334863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1513480204","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005117195,0.00005736958,0.9919992,0.00015621602,0.000058224912,0.0011711553,0.0000011676829,0.00031471523,0.0011247573],"genre_scores_gemma":[0.8784764,0.0000013091033,0.12082699,0.00019830336,0.000031286232,0.00039963386,4.5465654e-7,0.000009697069,0.000055938206],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99847597,0.00007016863,0.0003340552,0.00052417506,0.00011621541,0.00047941113],"domain_scores_gemma":[0.9981597,0.0011991193,0.00008581697,0.00036867027,0.00011555349,0.00007115748],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012352471,0.0001516118,0.00019320205,0.00012825531,0.00017023318,0.00006995068,0.00058103533,0.00009823936,0.000010063253],"category_scores_gemma":[0.0009822174,0.00013878872,0.000079102334,0.00048406346,0.000023506027,0.00031560476,0.00006886179,0.0001254796,0.000006913286],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.586817e-7,0.00022510496,0.0044985595,0.00013369312,0.000009196742,0.000020025343,0.0009962438,0.0015735882,0.058220826,0.0069174385,0.00011263105,0.9272921],"study_design_scores_gemma":[0.00076440023,0.00038989764,0.0007207474,0.00007902782,0.0000056229833,0.00008571595,0.00004708975,0.91673297,0.044479147,0.036091425,0.00010180227,0.000502185],"about_ca_topic_score_codex":0.0000261152,"about_ca_topic_score_gemma":0.0000322062,"teacher_disagreement_score":0.92678994,"about_ca_system_score_codex":0.00008390614,"about_ca_system_score_gemma":0.000029335039,"threshold_uncertainty_score":0.565964},"labels":[],"label_agreement":null},{"id":"W1516448540","doi":"10.1109/iscas.2004.1329363","title":"Mixed RL-Huffman encoding for power reduction and data compression in scan test","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Sierra Wireless (Canada)","funders":"National Science Foundation","keywords":"Huffman coding; Encoding (memory); Reduction (mathematics); Test compression; Compression ratio; Computer science; Data compression; Scan chain; Power (physics); Test set; Test data; Compression (physics); Volume (thermodynamics); Set (abstract data type); Computer hardware; Algorithm; Parallel computing; Automatic test pattern generation; Electronic circuit; Integrated circuit; Engineering; Artificial intelligence; Mathematics; Materials science; Electrical engineering","score_opus":0.07908496268514328,"score_gpt":0.29728383296492955,"score_spread":0.21819887027978627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1516448540","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27191454,0.00015393316,0.7198117,0.0016190414,0.00041030193,0.00029152,0.0000067156057,0.00022660945,0.005565642],"genre_scores_gemma":[0.9841217,0.000004959885,0.015713897,0.00005536295,0.000042355932,0.0000035321889,0.0000086632845,0.0000042434067,0.000045319848],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99921304,0.000011392339,0.00014408067,0.0003708106,0.00008730468,0.00017338399],"domain_scores_gemma":[0.99940246,0.00009264221,0.000041429335,0.00038958376,0.000023803394,0.00005007991],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002884846,0.00007171722,0.000086979446,0.000079621146,0.00011720849,0.00010787334,0.000468349,0.00003028511,0.0000023037474],"category_scores_gemma":[0.00014199947,0.000063068284,0.000010611938,0.000178632,0.000021966189,0.00064193225,0.00025717437,0.00006197882,0.000002320427],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019221081,0.0005171247,0.02583652,0.00010791679,0.000014470442,0.000031402007,0.00279981,0.0009574462,0.3094731,0.10404604,0.0026350021,0.5535793],"study_design_scores_gemma":[0.009718524,0.0010940382,0.15574625,0.0021078032,0.000036414815,0.00078828435,0.002311513,0.6449321,0.08693609,0.0885872,0.005327301,0.0024144952],"about_ca_topic_score_codex":0.00012825767,"about_ca_topic_score_gemma":0.00006192576,"teacher_disagreement_score":0.71220714,"about_ca_system_score_codex":0.000027396534,"about_ca_system_score_gemma":0.000034063763,"threshold_uncertainty_score":0.257185},"labels":[],"label_agreement":null},{"id":"W1517070466","doi":"10.1109/iscas.1995.519922","title":"On using partial reset for pseudo-random testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Reset (finance); Benchmark (surveying); Computer science; Sequential logic; Electronic circuit; Testability; Set (abstract data type); Algorithm; Random testing; Logic gate; Mathematics; Test case; Engineering; Electrical engineering; Statistics","score_opus":0.1502023733840097,"score_gpt":0.29158856398040384,"score_spread":0.14138619059639412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1517070466","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04094404,0.00001675809,0.9477923,0.00021414997,0.00017399759,0.00013438193,0.0000016493835,0.00024596218,0.010476751],"genre_scores_gemma":[0.9384663,3.500351e-7,0.060690846,0.00044266443,0.00018004507,0.0000076672795,4.107225e-7,0.000007927161,0.00020376369],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99902767,0.000026879587,0.00017366323,0.00029545042,0.00015461771,0.0003217008],"domain_scores_gemma":[0.99877375,0.00076902244,0.000054995086,0.00026440303,0.000065507964,0.00007233366],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026405693,0.00009552207,0.00011572397,0.000060875216,0.0002627834,0.00015248117,0.00036257503,0.00003274511,0.000028024979],"category_scores_gemma":[0.0007878341,0.000081393744,0.000052001633,0.00028457018,0.000013606992,0.00022483319,0.00005793824,0.00007186416,0.000042785014],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000032698683,0.00031565136,0.0038462928,0.00006248778,0.000037256454,0.00007463053,0.00079442095,0.012144066,0.024925554,0.17620288,0.010665067,0.77092844],"study_design_scores_gemma":[0.0005612112,0.00008836715,0.00003527089,0.000032197768,0.0000034645998,0.000020735644,0.0000034340103,0.99291027,0.0010293688,0.004890437,0.00029853213,0.00012671952],"about_ca_topic_score_codex":0.000019689784,"about_ca_topic_score_gemma":0.0000027235708,"teacher_disagreement_score":0.9807662,"about_ca_system_score_codex":0.000020213076,"about_ca_system_score_gemma":0.000013544229,"threshold_uncertainty_score":0.33191404},"labels":[],"label_agreement":null},{"id":"W1527949748","doi":"10.1109/icecs.2002.1045417","title":"Application-specific low-voltage current amplifier for system-on-chip I/sub DDQ/ test","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Amplifier; Electrical engineering; Direct-coupled amplifier; Operational transconductance amplifier; Current-feedback operational amplifier; Linearity; CMOS; Electronic engineering; Linear amplifier; Operational amplifier; Chip; Engineering; RF power amplifier","score_opus":0.026939656058206113,"score_gpt":0.24795283743908678,"score_spread":0.22101318138088066,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1527949748","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016701126,0.00024017492,0.98178285,0.000059974875,0.00044033618,0.00047604757,0.000006551642,0.0003896878,0.014934244],"genre_scores_gemma":[0.9969326,0.000009581533,0.002324094,0.0001614869,0.00017547901,0.00017972785,0.00000577494,0.00001652501,0.00019468655],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99847233,0.000025023535,0.00030592774,0.0005803119,0.00023078063,0.00038559354],"domain_scores_gemma":[0.9983805,0.000539318,0.00010575552,0.0007155256,0.00012177876,0.00013714013],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035111222,0.00018265503,0.00017871568,0.00009357875,0.00026763833,0.0002019321,0.0006205471,0.000048868973,0.00000658759],"category_scores_gemma":[0.000116885545,0.00015779184,0.00009728103,0.00038013782,0.000025559402,0.00016735043,0.000040886473,0.00011916307,0.00036934376],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.571692e-7,0.00014769545,0.0012893397,0.000094235154,0.000004658912,0.0000021990752,0.00006188786,0.00006441218,0.0047364347,0.8021192,0.003047857,0.18843195],"study_design_scores_gemma":[0.0040233894,0.0006852861,0.008882069,0.0010926452,0.00004453101,0.00024609402,0.00045169124,0.2475025,0.06708944,0.03310963,0.63331306,0.003559669],"about_ca_topic_score_codex":0.0000032891614,"about_ca_topic_score_gemma":0.000001730814,"teacher_disagreement_score":0.9952625,"about_ca_system_score_codex":0.00007208948,"about_ca_system_score_gemma":0.000056762303,"threshold_uncertainty_score":0.64345646},"labels":[],"label_agreement":null},{"id":"W1528540048","doi":"10.1109/ccece.1995.528155","title":"The application of neural networks to high speed interconnect simulation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Speedup; Computer science; Interconnection; Very-large-scale integration; Signal integrity; CAD; Simple (philosophy); Artificial neural network; Computer architecture; SIGNAL (programming language); Electronic engineering; Parallel computing; Computer engineering; Embedded system; Engineering; Artificial intelligence; Engineering drawing; Telecommunications","score_opus":0.025699494301253924,"score_gpt":0.24873811279437644,"score_spread":0.2230386184931225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1528540048","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02994723,0.000029691902,0.96783304,0.00073161046,0.000087701934,0.00009041518,7.6058015e-8,0.00007183771,0.0012083693],"genre_scores_gemma":[0.99895364,0.0000010909253,0.0005854827,0.0002691288,0.000058873717,0.0000019379588,3.499108e-7,0.0000024829708,0.00012703259],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995125,0.000021723217,0.00013811215,0.00012975131,0.00008542665,0.00011251446],"domain_scores_gemma":[0.99935,0.00026278966,0.000047500973,0.00025839396,0.000050341278,0.00003097885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012039126,0.00004532489,0.00005347827,0.000023831055,0.0000846366,0.000056010264,0.00036698612,0.000016646465,0.0000063247435],"category_scores_gemma":[0.000051878586,0.000030886527,0.000023021264,0.00026700093,0.0000105447825,0.00012355194,0.000065309985,0.00004098361,0.000020353727],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.0950406e-8,0.0000064219994,0.0003507108,7.0302616e-7,0.0000015423159,1.6256325e-7,0.00006683768,0.34797192,0.00021064637,0.011954453,0.00006252126,0.639374],"study_design_scores_gemma":[0.000042004554,0.000025502448,0.0012570699,0.0000024461433,0.000001008993,8.8709834e-7,0.0000065143795,0.997906,0.00012499689,0.00039381292,0.00019900477,0.000040714178],"about_ca_topic_score_codex":0.00004642624,"about_ca_topic_score_gemma":0.00001535938,"teacher_disagreement_score":0.9690064,"about_ca_system_score_codex":0.000008999081,"about_ca_system_score_gemma":0.0000013341637,"threshold_uncertainty_score":0.1259516},"labels":[],"label_agreement":null},{"id":"W1531051146","doi":"10.1023/a:1012755219655","title":"Reducing Test Time in the High-Volume Production of Analog Circuits using Efficient Test-Vector Generation and Interpolation Techniques","year":2001,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"D-Wave Systems (Canada)","funders":"","keywords":"Transfer function; Algorithm; Function (biology); Set (abstract data type); Interpolation (computer graphics); Computer science; Fault (geology); Test set; Automatic test pattern generation; Transfer (computing); Mathematics; Engineering; Electronic circuit; Artificial intelligence","score_opus":0.024767836864387667,"score_gpt":0.24828090061623573,"score_spread":0.22351306375184807,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1531051146","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93584055,0.00026072102,0.0631802,0.0003991724,0.00008245144,0.00013882737,2.6234463e-7,0.000034537625,0.00006327977],"genre_scores_gemma":[0.993489,0.0000063737953,0.0060626063,0.00003342525,0.00038789902,0.0000015635885,5.424966e-7,0.000009121163,0.000009416453],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998419,0.000121296485,0.00062780257,0.00021923803,0.0003062949,0.00030639526],"domain_scores_gemma":[0.99815077,0.00054485473,0.000775983,0.00018085194,0.00031404707,0.00003352015],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002116906,0.00012460757,0.00021390113,0.00031756354,0.00016337665,0.0001077142,0.00031885967,0.00004781825,0.000001347785],"category_scores_gemma":[0.0034385514,0.00009947224,0.000039897892,0.0010187317,0.000037625225,0.0004462125,0.000039759132,0.0003619996,3.9287957e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.15658e-7,0.00011932912,0.023979716,0.00001601087,0.000007522866,0.000015460477,0.00058868283,0.010314939,0.8771387,0.00017817302,0.00001887167,0.08762201],"study_design_scores_gemma":[0.00015863604,0.0006188897,0.025142407,0.00039051397,0.00002651957,0.0022319339,0.00003810584,0.9590226,0.011799429,0.00041696412,0.00000836528,0.00014563005],"about_ca_topic_score_codex":0.00006811405,"about_ca_topic_score_gemma":0.000008036946,"teacher_disagreement_score":0.94870764,"about_ca_system_score_codex":0.00018886945,"about_ca_system_score_gemma":0.0002342085,"threshold_uncertainty_score":0.41165158},"labels":[],"label_agreement":null},{"id":"W1538299900","doi":"10.1109/vtest.2003.1197666","title":"An embedded autonomous scan-based results analyzer (EARA) for SoC cores","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Embedded system; System on a chip; Spectrum analyzer; Test data; Chip; Computer hardware; Software engineering","score_opus":0.030999498726332068,"score_gpt":0.2843963543246206,"score_spread":0.25339685559828856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1538299900","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01999324,0.00002918437,0.9575928,0.00031057544,0.00018246644,0.0001908121,0.000008157329,0.0004724646,0.021220304],"genre_scores_gemma":[0.95526767,2.8980142e-7,0.0431251,0.00079407485,0.000049638846,0.000015151992,0.000009766533,0.000010603503,0.0007277207],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99861985,0.00006800348,0.0002674143,0.00048718633,0.0001722424,0.00038528154],"domain_scores_gemma":[0.9987971,0.00022699083,0.00009130873,0.00060535147,0.00012606697,0.00015317125],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054695056,0.0001399437,0.00015798425,0.0001071499,0.00021477892,0.00027447988,0.0005689001,0.000058582962,0.000020445537],"category_scores_gemma":[0.00026301507,0.00012293873,0.00009058327,0.00031274158,0.000036611556,0.00029701722,0.00001648711,0.00007206641,0.000032703716],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012644188,0.0009223827,0.011069995,0.000085405576,0.000099567296,0.000087643326,0.0018151468,0.023183327,0.018705308,0.40625358,0.021983376,0.51578164],"study_design_scores_gemma":[0.0016295372,0.0003547857,0.0028448792,0.000022025952,0.000014010355,0.000011346277,0.00005900714,0.9667137,0.018622998,0.004612206,0.004649518,0.00046597468],"about_ca_topic_score_codex":0.000043926088,"about_ca_topic_score_gemma":0.000046783884,"teacher_disagreement_score":0.9435304,"about_ca_system_score_codex":0.00003677066,"about_ca_system_score_gemma":0.00025722611,"threshold_uncertainty_score":0.5013296},"labels":[],"label_agreement":null},{"id":"W1546528726","doi":"10.1109/mwscas.1994.519226","title":"Modified dynamic space compression for built-in self-testing of VLSI circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; University of Ottawa","funders":"","keywords":"Combinational logic; Computer science; Very-large-scale integration; Test compression; Electronic circuit; Compression (physics); Digital electronics; Built-in self-test; Fault coverage; Automatic test pattern generation; Algorithm; Signature (topology); Data compression; Logic gate; Electronic engineering; Mathematics; Embedded system; Engineering; Electrical engineering","score_opus":0.05406268838393361,"score_gpt":0.26328862582715096,"score_spread":0.20922593744321735,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1546528726","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18664807,0.00016760138,0.79807377,0.0002463965,0.00012836307,0.0002800649,0.00000132839,0.00034960307,0.014104818],"genre_scores_gemma":[0.97401774,0.0000038030103,0.025646426,0.000059824102,0.00001975318,0.000011927288,8.1801977e-7,0.000010188681,0.00022952957],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987758,0.00003546231,0.00030902924,0.00035419693,0.00018388212,0.000341664],"domain_scores_gemma":[0.9988567,0.00046635614,0.00013416636,0.00037471126,0.000100339304,0.00006771494],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024463487,0.0001298776,0.00021621138,0.00014088937,0.000088393535,0.000048702386,0.00063211593,0.000058739413,0.000006780785],"category_scores_gemma":[0.00021332798,0.00012075562,0.000057504454,0.0005149709,0.000017214801,0.00027802103,0.000121185,0.000096940676,0.00000782689],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.4892458e-7,0.0004907494,0.016045293,0.00028794957,0.000021583133,0.000029862009,0.0016259461,0.0099402685,0.06870265,0.022420747,0.00038226254,0.88005245],"study_design_scores_gemma":[0.00047145944,0.000059498718,0.0036678107,0.00011114757,0.0000035897413,0.000014872706,0.000018364017,0.9922257,0.0016217452,0.001606399,0.000044469216,0.00015492499],"about_ca_topic_score_codex":0.00006352068,"about_ca_topic_score_gemma":0.00001778543,"teacher_disagreement_score":0.98228544,"about_ca_system_score_codex":0.000038490325,"about_ca_system_score_gemma":0.000020539752,"threshold_uncertainty_score":0.4924271},"labels":[],"label_agreement":null},{"id":"W1547126889","doi":"10.1007/3-540-36385-8_24","title":"Design of Aliasing Free Space Compressor in BIST with Maximal Compaction Ratio Using Concepts of Strong and Weak Compatibilities of Response Data Outputs and Generalized Sequence Mergeability","year":2002,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Aliasing; Computer science; Algorithm; Overhead (engineering); Sequence (biology); Telecommunications","score_opus":0.12102526001238031,"score_gpt":0.30694688600764797,"score_spread":0.18592162599526765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1547126889","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06343025,0.000857335,0.9349782,0.00008576199,0.00011601453,0.00041622203,0.00004703334,0.000024769806,0.000044432545],"genre_scores_gemma":[0.7319917,0.000023168099,0.26792505,0.00001626187,0.000022184004,8.888628e-7,0.0000034778095,0.000011775004,0.0000054736843],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99662447,0.0003245359,0.0008318754,0.0011403153,0.0007115057,0.0003672857],"domain_scores_gemma":[0.99571776,0.0015408682,0.00080645387,0.0015253632,0.00031438193,0.00009518556],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001984388,0.00038668694,0.0009132978,0.000553553,0.00012603466,0.000120667144,0.0016695461,0.00014597441,0.0000034543446],"category_scores_gemma":[0.00030908323,0.0003503333,0.00003354925,0.00049450103,0.002273514,0.0008533521,0.001067237,0.00036256984,6.5742555e-8],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027209445,0.00026644443,0.026500277,0.0015397231,0.00009705716,0.00008185955,0.012535863,0.67484754,0.07422683,0.01173888,0.000005960152,0.19788747],"study_design_scores_gemma":[0.00072935957,0.00030195498,0.0023677547,0.0012321989,0.000017888615,0.000063207015,0.000006228731,0.98629177,0.005029951,0.0036224935,0.0000030729425,0.0003341282],"about_ca_topic_score_codex":0.00064658653,"about_ca_topic_score_gemma":0.0001676866,"teacher_disagreement_score":0.66856146,"about_ca_system_score_codex":0.00013273409,"about_ca_system_score_gemma":0.00039947344,"threshold_uncertainty_score":0.99989486},"labels":[],"label_agreement":null},{"id":"W1549451578","doi":"10.1109/mwscas.2002.1187181","title":"Substrate coupling fault testing in system-on-a-chip digital circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Substrate coupling; Coupling (piping); Digital electronics; Substrate (aquarium); Electronic circuit; Chip; Electronic engineering; System on a chip; Computer science; Materials science; Engineering; Embedded system; Electrical engineering; Nanotechnology; Telecommunications; Layer (electronics)","score_opus":0.040302096082646975,"score_gpt":0.23441186779694148,"score_spread":0.1941097717142945,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1549451578","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6459963,0.000057246423,0.13148238,0.000028290684,0.0002472017,0.00013910152,0.0000011468267,0.00059958687,0.2214488],"genre_scores_gemma":[0.9991835,3.8155068e-7,0.0005449778,0.00008163074,0.000038119375,0.0000064059077,8.268618e-7,0.0000121745015,0.00013201768],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99842316,0.000023175537,0.00034832858,0.00046726043,0.00026141413,0.00047667214],"domain_scores_gemma":[0.998937,0.00043138475,0.000088646426,0.00035292734,0.000075343065,0.00011469573],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043530518,0.00017559006,0.00018802568,0.00011578145,0.00014063767,0.00049598445,0.00047973313,0.000056630233,0.0000027934166],"category_scores_gemma":[0.00055511686,0.00016124955,0.000042635307,0.00084804493,0.000019881083,0.00057476,0.000040345527,0.00019904866,0.0001373258],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.6013948e-7,0.0002504703,0.40108383,0.00018351527,0.000021741165,0.0007668997,0.00057384773,0.036237597,0.0035902986,0.39973545,0.000059359343,0.15749685],"study_design_scores_gemma":[0.0011601616,0.00019231423,0.029581062,0.00092691527,0.0000059387085,0.00047211256,0.0007268614,0.95915973,0.0039833714,0.0025801777,0.00011914988,0.0010921899],"about_ca_topic_score_codex":0.000024101231,"about_ca_topic_score_gemma":0.000006889614,"teacher_disagreement_score":0.92292213,"about_ca_system_score_codex":0.00007657731,"about_ca_system_score_gemma":0.000095959665,"threshold_uncertainty_score":0.6575566},"labels":[],"label_agreement":null},{"id":"W1552098374","doi":"10.1109/vetec.1999.778276","title":"Accelerating wireless intelligent network standards through formal techniques","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Documentation; Computer science; Standardization; Harmonization; Formal methods; Software engineering; Wireless network; Software deployment; Wireless; Systems engineering; Telecommunications; Engineering","score_opus":0.03829963661520809,"score_gpt":0.2853733880897104,"score_spread":0.24707375147450233,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1552098374","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002487955,0.00009599745,0.86155814,0.00007249066,0.00016047756,0.00009828802,5.1700295e-7,0.00052760553,0.13499856],"genre_scores_gemma":[0.8771764,0.000023787314,0.12174692,0.00073070446,0.00012886533,0.000011928447,6.7141707e-7,0.000009599691,0.00017114541],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985546,0.000058358357,0.000269841,0.00028669214,0.00032248572,0.0005080418],"domain_scores_gemma":[0.99931955,0.00007832097,0.00007398106,0.00032301442,0.00014273151,0.00006237193],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000824902,0.00014032001,0.00015304731,0.00002648089,0.00033564484,0.00028309543,0.0004912591,0.00005485821,0.000046334677],"category_scores_gemma":[0.00007557143,0.00011787994,0.000059557548,0.00039249897,0.000025703685,0.000996404,0.000138318,0.00015703152,0.000009645003],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.5066745e-8,0.000017390716,0.00085863663,0.000008195135,0.0000068736554,0.000009463448,0.0003459583,0.000108823675,0.00023720933,0.58784765,0.0014869221,0.40907282],"study_design_scores_gemma":[0.000628263,0.00069614674,0.00032874275,0.0005175402,0.00002499852,0.00039030335,0.000766662,0.13256387,0.45174226,0.16180858,0.24816246,0.002370166],"about_ca_topic_score_codex":0.000024367564,"about_ca_topic_score_gemma":0.00001342082,"teacher_disagreement_score":0.87468845,"about_ca_system_score_codex":0.00006508683,"about_ca_system_score_gemma":0.00012875853,"threshold_uncertainty_score":0.48070046},"labels":[],"label_agreement":null},{"id":"W1552973677","doi":"10.1109/test.2004.1387392","title":"Time/area tradeoffs in testing hierarchical SOCs with hard mega-cores","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Mega-; Reuse; Overhead (engineering); Computer science; Core (optical fiber); Constraint (computer-aided design); Embedded system; Engineering; Operating system; Telecommunications; Mechanical engineering","score_opus":0.03403482677320019,"score_gpt":0.22239029022677043,"score_spread":0.18835546345357024,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1552973677","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29848713,0.0002145218,0.46417794,0.011371725,0.000086940636,0.0003486368,0.0000020140253,0.0015660367,0.22374506],"genre_scores_gemma":[0.88734746,9.348361e-7,0.110687524,0.0011419114,0.0001088223,0.000006191744,0.0000010174416,0.000010415464,0.0006957334],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986324,0.00004888198,0.00023101926,0.00039786342,0.00027803122,0.00041185244],"domain_scores_gemma":[0.9990478,0.00045497183,0.00004599977,0.0002883023,0.000050733677,0.0001121965],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003122389,0.00014612533,0.00017290874,0.0001192453,0.000104349514,0.00013764341,0.00058296183,0.000047128127,0.00002631119],"category_scores_gemma":[0.00023324462,0.000110326524,0.00003150578,0.00061896554,0.00006866902,0.00053237577,0.000092616494,0.00023030004,0.00006779062],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015641527,0.00021627043,0.022763446,0.000012752302,0.000016424301,0.00020225777,0.0015078648,0.003893495,0.003857213,0.014738342,0.0014761442,0.9513142],"study_design_scores_gemma":[0.00087165565,0.00021974379,0.019578803,0.00014638787,0.000007043471,0.00031827454,0.000057819423,0.9730878,0.0010463401,0.0014112435,0.0027512603,0.00050362194],"about_ca_topic_score_codex":0.000054211676,"about_ca_topic_score_gemma":0.00004733031,"teacher_disagreement_score":0.9691943,"about_ca_system_score_codex":0.000042179163,"about_ca_system_score_gemma":0.000099227276,"threshold_uncertainty_score":0.4498985},"labels":[],"label_agreement":null},{"id":"W1555935381","doi":"10.1023/a:1008365918776","title":"Diagnosis Method Using ΔIDDQ Probabilistic Signatures: Theory and Results","year":2000,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Robustness (evolution); Computer science; Engineering","score_opus":0.02693613044304337,"score_gpt":0.28762815525512364,"score_spread":0.26069202481208026,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1555935381","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6274374,0.0068539763,0.36287656,0.00043494537,0.0001412141,0.00018536719,0.0000017570356,0.00013841596,0.0019303232],"genre_scores_gemma":[0.93727684,0.000026316186,0.062244553,0.00016541217,0.0002315864,0.000001608438,1.6418575e-7,0.00001355358,0.000039984086],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978365,0.00039498755,0.00067532767,0.00027669818,0.0002871376,0.0005293886],"domain_scores_gemma":[0.99490225,0.0040234816,0.0005254018,0.00021737974,0.00020519929,0.00012629056],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004242643,0.000164928,0.00028075243,0.00014292846,0.00023482944,0.00017447959,0.00053085294,0.00006696719,0.000009885885],"category_scores_gemma":[0.005142278,0.00013647215,0.00007640311,0.00059348176,0.00003937897,0.00050312566,0.000055312394,0.00061471417,0.0000014113136],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000087064755,0.00006635633,0.00079449144,0.000028619894,0.000046133577,0.00010246029,0.0005519637,0.029473878,0.0023110372,0.008329726,0.000043808002,0.95824283],"study_design_scores_gemma":[0.0022032852,0.0016003085,0.004788655,0.0014491596,0.00022015203,0.0066685,0.00010447736,0.72739494,0.0013102784,0.25184175,0.0015519316,0.00086653675],"about_ca_topic_score_codex":0.00001783539,"about_ca_topic_score_gemma":0.0000030129577,"teacher_disagreement_score":0.9573763,"about_ca_system_score_codex":0.00013392848,"about_ca_system_score_gemma":0.00039243768,"threshold_uncertainty_score":0.6156159},"labels":[],"label_agreement":null},{"id":"W1556455357","doi":"10.1109/iscas.1995.523847","title":"BDD FTEST: fast, backtrack-free test generator based on binary decision diagram representation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Binary decision diagram; Computer science; Automatic test pattern generation; Combinational logic; Algorithm; Generator (circuit theory); Test vector; Representation (politics); Electronic circuit; Sequential logic; Set (abstract data type); Binary number; Test set; Theoretical computer science; Mathematics; Logic gate; Arithmetic; Artificial intelligence; Programming language; Engineering","score_opus":0.035286320041685325,"score_gpt":0.25254657348413445,"score_spread":0.21726025344244912,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1556455357","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04174675,0.000108689674,0.9250534,0.002266752,0.0004397557,0.00024085323,0.000007358956,0.0007363254,0.029400084],"genre_scores_gemma":[0.96406555,0.00001055672,0.03294638,0.0018720721,0.00021542831,0.000016829472,0.000005908965,0.000017146913,0.0008501264],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99817806,0.000059541573,0.00030455203,0.0006188749,0.0004966407,0.00034232376],"domain_scores_gemma":[0.99741846,0.0010148727,0.000091142465,0.00120349,0.000104509214,0.0001675205],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021903834,0.00018921768,0.00016071316,0.00018448042,0.0002319764,0.00028016273,0.0009863462,0.00007489415,0.00024500387],"category_scores_gemma":[0.0009832568,0.00016204023,0.00009286641,0.00079325604,0.00003124189,0.0004985872,0.00016069408,0.0001541799,0.00054533454],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.832279e-7,0.0005360162,0.02030374,0.000008254225,0.0000047920657,0.00014921492,0.000103427046,0.005580425,0.0044432357,0.0016681785,0.064782724,0.9024194],"study_design_scores_gemma":[0.00052776234,0.0002544438,0.011854098,0.000037197555,0.0000041681405,0.000013434291,0.0000062899344,0.98352,0.0019986331,0.00081766734,0.00072551676,0.00024078944],"about_ca_topic_score_codex":0.000027716516,"about_ca_topic_score_gemma":0.000012347845,"teacher_disagreement_score":0.97793955,"about_ca_system_score_codex":0.000043293687,"about_ca_system_score_gemma":0.000028214303,"threshold_uncertainty_score":0.70093536},"labels":[],"label_agreement":null},{"id":"W1557772525","doi":"10.1109/pacrim.1999.799535","title":"VHDL signal analysis in VALET","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Victoria","funders":"","keywords":"VHDL; Reuse; Computer science; Software engineering; VHDL-AMS; Computer architecture; Productivity; Hardware description language; Systems engineering; Programming language; Embedded system; Engineering; Field-programmable gate array","score_opus":0.017253994775962553,"score_gpt":0.22888920307504895,"score_spread":0.21163520829908639,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1557772525","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041433644,0.000034910532,0.85999817,0.000077676734,0.000029689914,0.000023303586,1.195872e-7,0.0000881398,0.098314375],"genre_scores_gemma":[0.9939765,7.6794873e-7,0.0052920175,0.00026966454,0.000007623021,0.00000136003,3.3743885e-7,0.0000015585115,0.00045021603],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993435,0.00005043309,0.00012139737,0.00019893618,0.00011305821,0.0001726723],"domain_scores_gemma":[0.99965477,0.000063758715,0.00002054058,0.00019908363,0.000018417295,0.000043431384],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027715415,0.00005328022,0.00010172012,0.00020486544,0.00003311837,0.00005927545,0.00026676405,0.000020014058,0.00011040865],"category_scores_gemma":[0.000034082088,0.00004665797,0.000059453305,0.0015874791,0.000008111825,0.0001620671,0.00002474663,0.000056310084,0.00004720603],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.8360323e-8,0.00017749605,0.6315791,0.000005523862,0.00009960682,0.00010476725,0.000490603,0.004728876,0.0007908694,0.28544837,0.00054420746,0.0760305],"study_design_scores_gemma":[0.0006626038,0.00010844055,0.16303636,0.000017970799,0.00008458374,0.00003096106,0.00014553969,0.8076291,0.005041447,0.020263834,0.0022233308,0.000755809],"about_ca_topic_score_codex":0.000061343075,"about_ca_topic_score_gemma":0.00007163412,"teacher_disagreement_score":0.95254284,"about_ca_system_score_codex":0.000013973904,"about_ca_system_score_gemma":0.000025654743,"threshold_uncertainty_score":0.19026569},"labels":[],"label_agreement":null},{"id":"W1559578969","doi":"10.1109/vts.2002.1011157","title":"Speeding-up I/sub DDQ/ measurements","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Computer science","score_opus":0.09322124507992553,"score_gpt":0.25667936403084435,"score_spread":0.16345811895091883,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1559578969","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018288415,0.00007545583,0.6783312,0.00016306195,0.0006844768,0.000058171663,9.5426934e-8,0.00029665485,0.3021025],"genre_scores_gemma":[0.9945607,0.0000017229577,0.003802592,0.00044931468,0.000036499987,0.0000015234605,1.5652425e-7,0.000004560163,0.0011428876],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990983,0.000029170795,0.00012367674,0.00023658808,0.00026500373,0.00024725636],"domain_scores_gemma":[0.9995418,0.000027158108,0.000032814834,0.00024828402,0.00006585679,0.0000840431],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003642579,0.00008180021,0.00007805065,0.000049657545,0.0001053364,0.000119122844,0.00037936226,0.000025044772,0.000042328433],"category_scores_gemma":[0.00016184345,0.00007127485,0.00003765553,0.00026908334,0.00001129319,0.0002711426,0.000041201536,0.000061797895,0.00026259923],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.1988985e-7,0.00014337133,0.07482288,0.000023678236,0.000048481787,0.00003726166,0.00070019445,0.000068447465,0.08619665,0.318221,0.017105918,0.50263196],"study_design_scores_gemma":[0.0024729436,0.0002770967,0.017362833,0.0001543305,0.000032706015,0.0003389935,0.00018736008,0.018549358,0.8660972,0.05235776,0.04018092,0.0019884561],"about_ca_topic_score_codex":0.00000858961,"about_ca_topic_score_gemma":0.0000039804268,"teacher_disagreement_score":0.97627234,"about_ca_system_score_codex":0.000023627674,"about_ca_system_score_gemma":0.000040515337,"threshold_uncertainty_score":0.33752692},"labels":[],"label_agreement":null},{"id":"W1567688340","doi":"10.1109/iccad.1988.122500","title":"Aliasing probability of non-exhaustive randomized syndrome tests","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Aliasing; Signature (topology); Computer science; Class (philosophy); Completely randomized design; Algorithm; Mathematics; Artificial intelligence; Statistics","score_opus":0.020200986618459114,"score_gpt":0.24803844165368225,"score_spread":0.22783745503522312,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1567688340","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27938414,0.000037237136,0.6731567,0.000071595365,0.00013757955,0.00038902598,3.3809988e-7,0.00013029287,0.046693135],"genre_scores_gemma":[0.96247876,8.8475656e-7,0.037215754,0.000060232633,0.0000052066985,0.0000097037655,2.6330244e-7,0.0000040374503,0.0002251414],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99886286,0.000091323294,0.0003327789,0.0002976128,0.00019224634,0.0002231895],"domain_scores_gemma":[0.998951,0.00035461975,0.00012627101,0.00036796927,0.00013108423,0.00006900859],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012291817,0.00011196706,0.00041201443,0.00006357296,0.00006678008,0.00004252336,0.00033789166,0.000039608884,0.000027923445],"category_scores_gemma":[0.0006768678,0.000086491695,0.00011600024,0.00040020203,0.000102200516,0.00025784693,0.000058015277,0.00007937052,0.000017063421],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012110207,0.0012451842,0.09506045,0.0005085988,0.00033749387,0.00027215932,0.005317847,0.001495891,0.0136012975,0.8054439,0.00040608077,0.07619004],"study_design_scores_gemma":[0.23252496,0.0006372997,0.07184612,0.00087373797,0.00019777616,0.0015983104,0.00033224703,0.2482069,0.06461463,0.37645394,0.00023861993,0.0024754626],"about_ca_topic_score_codex":0.000055930606,"about_ca_topic_score_gemma":0.0000032432245,"teacher_disagreement_score":0.6830946,"about_ca_system_score_codex":0.000024270677,"about_ca_system_score_gemma":0.00009139675,"threshold_uncertainty_score":0.3527029},"labels":[],"label_agreement":null},{"id":"W1568583476","doi":"10.1109/iscas.2006.1693910","title":"Testable and self-repairable structured logic design","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Application-specific integrated circuit; Overhead (engineering); Computer science; Testability; Logic synthesis; Programmable logic device; Design for testing; Logic gate; Computer architecture; Reliability engineering; Embedded system; Computer engineering; Engineering; Algorithm","score_opus":0.015956770119208607,"score_gpt":0.20156349467533397,"score_spread":0.18560672455612537,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1568583476","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0061327834,0.00020699106,0.96889484,0.00015430487,0.000061801016,0.00008493824,2.3502837e-7,0.0007644454,0.023699678],"genre_scores_gemma":[0.80515516,0.0000029168145,0.19359653,0.00023494833,0.000042219064,0.0000025311563,4.959615e-7,0.0000042758556,0.00096092286],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99923503,0.00003320674,0.00011550842,0.00026566486,0.000107093125,0.00024348953],"domain_scores_gemma":[0.99956214,0.00010783838,0.00003354015,0.00021419559,0.000035748068,0.000046541067],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001896978,0.00009061475,0.00009204909,0.000043606593,0.00014674032,0.00017882358,0.00024800916,0.000035009416,0.000017148033],"category_scores_gemma":[0.00002303839,0.0000723669,0.000017437405,0.0002298659,0.000015501824,0.0003035191,0.00007340746,0.000053985634,0.000016086176],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.491543e-7,0.00033393793,0.046501473,0.00007213965,0.0000410121,0.00017650888,0.00038660117,0.0071744393,0.028063351,0.78243965,0.02254788,0.11226258],"study_design_scores_gemma":[0.0006439108,0.0002013832,0.023980694,0.000021265207,0.000017061808,0.00024913508,0.000025409841,0.6330482,0.010696812,0.3274493,0.003031297,0.00063557253],"about_ca_topic_score_codex":0.00018204316,"about_ca_topic_score_gemma":0.00001527965,"teacher_disagreement_score":0.7990224,"about_ca_system_score_codex":0.000014662638,"about_ca_system_score_gemma":0.000035194633,"threshold_uncertainty_score":0.29510364},"labels":[],"label_agreement":null},{"id":"W1568801023","doi":"10.1109/ccece.1998.682536","title":"Parallel implementations of transition fault simulation on computational RAM (C·RAM)","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Parallel computing; SIMD; Fault (geology); Stuck-at fault; Digital electronics; Logic gate; Process (computing); Electronic circuit; Fault detection and isolation; Algorithm; Engineering; Electrical engineering","score_opus":0.06471837254324479,"score_gpt":0.3063128571780248,"score_spread":0.24159448463478,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1568801023","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022582455,0.000007773277,0.9719893,0.000759186,0.000041782074,0.00010045743,0.000004629241,0.00010331939,0.0044111526],"genre_scores_gemma":[0.9823651,0.0000011853392,0.017049741,0.0004703312,0.000025890095,0.000004123503,0.000019029498,0.0000035250173,0.000061099105],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992095,0.000033014087,0.00023243194,0.00017190538,0.00023113118,0.000122010606],"domain_scores_gemma":[0.9994636,0.00021343058,0.000070810835,0.00012471639,0.000090027504,0.000037368733],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008543718,0.00007037989,0.00008153192,0.00008883105,0.00010802795,0.00004023684,0.00015474517,0.000023807936,0.00016935496],"category_scores_gemma":[0.00001836362,0.00006782975,0.00004831543,0.00024000909,0.000016350714,0.00028101576,0.000011918502,0.00004728743,0.00004998996],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.6279698e-7,0.000076298784,0.0001492936,0.000004736033,0.0000060139164,9.772673e-7,0.0006454714,0.9084591,0.00007583127,0.028814627,0.00019925364,0.061568186],"study_design_scores_gemma":[0.00035755933,0.00007553083,0.0029097563,0.0000098089795,0.0000034337108,0.0000020905886,0.00003885637,0.9914342,0.000055764973,0.0049597607,0.00007577841,0.0000774693],"about_ca_topic_score_codex":0.000019775272,"about_ca_topic_score_gemma":0.00000480172,"teacher_disagreement_score":0.9597826,"about_ca_system_score_codex":0.000017765038,"about_ca_system_score_gemma":0.000009508971,"threshold_uncertainty_score":0.2766017},"labels":[],"label_agreement":null},{"id":"W1574911578","doi":"10.1109/test.1993.470697","title":"BIST and delay fault detection","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Council for Science and Technology Policy","keywords":"Path (computing); Computer science; Fault (geology); Test (biology); Algorithm; Computer network","score_opus":0.021924995655790966,"score_gpt":0.2027351599535706,"score_spread":0.18081016429777963,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1574911578","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04708994,0.00014701913,0.9204502,0.0001673627,0.000076175085,0.000022388975,6.842545e-8,0.00021005236,0.03183678],"genre_scores_gemma":[0.9971996,0.000010593249,0.0018045107,0.00020882094,0.000026005046,9.5124244e-7,3.6094526e-8,0.0000015594753,0.0007479368],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996723,0.000007818637,0.000051553012,0.00012447577,0.000054959924,0.000088879635],"domain_scores_gemma":[0.9998138,0.000024402865,0.000012662663,0.00009896221,0.000014284317,0.000035897596],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004520053,0.00003568703,0.000032525597,0.000029318846,0.000085916756,0.00007634793,0.000101413505,0.000016173528,0.000019889689],"category_scores_gemma":[0.000015867176,0.000029964971,0.000010778162,0.00012622187,0.0000102109925,0.00018098623,0.000034029115,0.00003570665,0.000057754045],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.558096e-9,0.000005068296,0.00067018304,0.000001260348,0.0000011334611,0.000004558261,0.000083030405,0.000002757213,0.0009737231,0.001332763,0.000102847494,0.99682266],"study_design_scores_gemma":[0.00015185698,0.000054583183,0.005001232,0.0000065313848,0.0000022811107,0.00018326337,0.000016405056,0.98606616,0.0026147591,0.0010547626,0.0046911743,0.000156985],"about_ca_topic_score_codex":0.00003875054,"about_ca_topic_score_gemma":0.00002631017,"teacher_disagreement_score":0.99666566,"about_ca_system_score_codex":0.000005023958,"about_ca_system_score_gemma":0.0000012036112,"threshold_uncertainty_score":0.122193605},"labels":[],"label_agreement":null},{"id":"W1575720719","doi":"10.1109/ats.1992.224449","title":"Cyclogen: automatic, functional-level test generator","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Binary decision diagram; Boolean function; Cyclomatic complexity; Computer science; Generator (circuit theory); Benchmark (surveying); Representation (politics); Theoretical computer science; Algorithm; Boolean circuit; Programming language; Software","score_opus":0.04708553070286995,"score_gpt":0.22483961111846457,"score_spread":0.17775408041559462,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1575720719","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011432186,0.00007293779,0.92685795,0.00028246467,0.00033164042,0.00005535447,0.0000010266892,0.00044716086,0.060519297],"genre_scores_gemma":[0.94981366,0.0000016727439,0.045771074,0.0012616377,0.00008439152,0.000008511106,0.0000012007266,0.0000072821285,0.0030505413],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99911255,0.000030677522,0.00016629785,0.0002640852,0.00019050385,0.00023591571],"domain_scores_gemma":[0.9992965,0.00017337425,0.000040334333,0.00032558947,0.00006713765,0.00009709183],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021182814,0.00010200287,0.00009420242,0.00005553654,0.00016451365,0.00012021093,0.00028111157,0.000036663394,0.0002640153],"category_scores_gemma":[0.0003198636,0.00008643137,0.000045473247,0.00030964173,0.000016918148,0.00023794301,0.000042079148,0.00006594793,0.0004650295],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.0098473e-8,0.00031477716,0.043840382,0.00002198347,0.000033513148,0.00005736289,0.00017910064,0.00026026997,0.035757203,0.60526365,0.032116525,0.28215522],"study_design_scores_gemma":[0.0017978471,0.0003146286,0.15761015,0.00006428958,0.00003400682,0.0010240464,0.0001344857,0.64946836,0.093318015,0.034107152,0.06002492,0.0021021145],"about_ca_topic_score_codex":0.000007002982,"about_ca_topic_score_gemma":0.0000051125826,"teacher_disagreement_score":0.9383815,"about_ca_system_score_codex":0.000023337983,"about_ca_system_score_gemma":0.00010432653,"threshold_uncertainty_score":0.59771687},"labels":[],"label_agreement":null},{"id":"W1578137021","doi":"10.1109/iccd.2004.1347973","title":"Compressed embedded diagnosis of logic cores","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Chip; Logic gate; System on a chip; Logic synthesis; Automatic test pattern generation; Design for testing; Computer hardware; Embedded system; Algorithm; Reliability engineering; Engineering; Electronic circuit; Electrical engineering; Telecommunications","score_opus":0.03420106032850612,"score_gpt":0.2586175131074393,"score_spread":0.22441645277893318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1578137021","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11626438,0.00012835705,0.86516535,0.0005725955,0.0001149942,0.000076176366,9.549856e-7,0.00024403927,0.017433176],"genre_scores_gemma":[0.9887791,0.000007051888,0.010776652,0.00037423038,0.000017764447,0.0000054457428,5.8366754e-7,0.0000026038233,0.00003655878],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993953,0.000013538878,0.00014721061,0.00016504878,0.00013447218,0.00014440701],"domain_scores_gemma":[0.99948317,0.000103965525,0.00005570768,0.00026017908,0.00005181691,0.00004517474],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000073762734,0.000064957945,0.00011585757,0.00004617412,0.000044764372,0.000033207274,0.0005004979,0.000024308934,0.000029412815],"category_scores_gemma":[0.00005816036,0.000052201394,0.00004390376,0.0002262604,0.000034574725,0.00015433105,0.00009381358,0.00004367526,0.000028934144],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.8171306e-7,0.0004042749,0.045883615,0.00005163776,0.000029171297,0.000056803932,0.001167574,0.0077160196,0.009000129,0.8391111,0.0010198796,0.09555955],"study_design_scores_gemma":[0.0036548458,0.0007705608,0.12037834,0.0003967636,0.000033480308,0.00008237044,0.0002917673,0.0567337,0.41495657,0.40069428,0.0008027529,0.0012045694],"about_ca_topic_score_codex":0.00011142911,"about_ca_topic_score_gemma":0.000011663148,"teacher_disagreement_score":0.8725147,"about_ca_system_score_codex":0.000009999663,"about_ca_system_score_gemma":0.000030773223,"threshold_uncertainty_score":0.2128711},"labels":[],"label_agreement":null},{"id":"W1578147699","doi":"","title":"Systemc-clang: An open-source framework for analyzing mixed-abstraction SystemC models","year":2013,"lang":"en","type":"article","venue":"Forum on specification and Design Languages","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Abstraction; Representation (politics); Programming language; Plug-in; Intermediate language; Database transaction; Theoretical computer science; Parallel computing","score_opus":0.0781667057331414,"score_gpt":0.3080547590734346,"score_spread":0.22988805334029322,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1578147699","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004794389,0.00038850418,0.99159926,0.0006610519,0.00014865394,0.0009058581,0.000004262063,0.00028062006,0.0012174179],"genre_scores_gemma":[0.94653946,0.00001786726,0.052461416,0.00025634712,0.00015481512,0.00019114876,0.000016691947,0.000021914437,0.0003403476],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985645,0.00013661644,0.00031187542,0.0005103449,0.00018338395,0.0002933271],"domain_scores_gemma":[0.998497,0.00042664277,0.00022859302,0.00057034165,0.0001308651,0.0001465307],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0005112207,0.0001695618,0.00021937769,0.00014335175,0.00033482347,0.0010455564,0.0006632072,0.00011258533,0.000013266349],"category_scores_gemma":[0.000098631645,0.00014807304,0.000039349332,0.00022137997,0.000020080766,0.0012980684,0.00006647274,0.00012210797,0.000062141065],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000065668096,0.00014458974,0.00040038934,0.0001382145,0.000038751874,0.000004270196,0.0019390818,0.00403295,0.0076516527,0.66324675,0.003942266,0.31845453],"study_design_scores_gemma":[0.0011632316,0.0009701495,0.005181385,0.0009617411,0.000049050042,0.00010630453,0.012443487,0.8874298,0.009190841,0.07856636,0.0026187038,0.0013190005],"about_ca_topic_score_codex":0.00010463874,"about_ca_topic_score_gemma":0.000005551765,"teacher_disagreement_score":0.94174504,"about_ca_system_score_codex":0.00004701034,"about_ca_system_score_gemma":0.00002535329,"threshold_uncertainty_score":0.9999915},"labels":[],"label_agreement":null},{"id":"W1579167022","doi":"10.1109/iscas.2015.7168944","title":"Practical considerations in VLSI IC design flow with respect to tool limitations","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Workaround; Design flow; Computer science; Very-large-scale integration; Electronic design automation; Integrated circuit design; Computer architecture; Design methods; Systems engineering; Flow (mathematics); Software engineering; Physical design; Embedded system; Circuit design; Engineering; Programming language","score_opus":0.26632006266837677,"score_gpt":0.3307099842693895,"score_spread":0.06438992160101276,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1579167022","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022800919,0.0000063090824,0.9764786,0.011805926,0.000047005167,0.00018566713,2.9259726e-7,0.00014054956,0.009055594],"genre_scores_gemma":[0.5571302,2.1053123e-7,0.44180146,0.00089821,0.00001946855,0.000018012508,3.4114598e-7,0.0000032556852,0.00012881432],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990649,0.000116943105,0.0001629151,0.00024985147,0.00020441908,0.00020092967],"domain_scores_gemma":[0.9984232,0.0009827351,0.0000252771,0.00026614257,0.00016169115,0.00014091328],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004844895,0.00007750731,0.00009213179,0.00012970946,0.00008654508,0.00024385401,0.000108915745,0.000025143856,0.000009908806],"category_scores_gemma":[0.0024141122,0.00006280755,0.000012399223,0.0005213182,0.000018873967,0.0005604852,0.000048328468,0.0001041813,0.00015305496],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000059433773,0.0006100961,0.00487342,0.000009199205,0.000042116295,0.0015242266,0.014924673,0.14258945,0.0014954495,0.6582047,0.12585013,0.0498706],"study_design_scores_gemma":[0.0016290761,0.0012164171,0.008991981,0.00009467697,0.000018266373,0.0009767564,0.0009058126,0.9429115,0.0017859078,0.038324337,0.0023273097,0.0008179534],"about_ca_topic_score_codex":0.00002635986,"about_ca_topic_score_gemma":0.0002740235,"teacher_disagreement_score":0.80032206,"about_ca_system_score_codex":0.000049712482,"about_ca_system_score_gemma":0.0005385027,"threshold_uncertainty_score":0.2890092},"labels":[],"label_agreement":null},{"id":"W1586383135","doi":"10.1109/latw.2015.7102521","title":"Exemplar-based failure triage for regression design debugging","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Debugging; Metric (unit); Triage; Flexibility (engineering); Process (computing); Data mining; Software bug; Reliability engineering; Cluster analysis; Machine learning; Programming language; Software; Engineering","score_opus":0.14679579281446073,"score_gpt":0.30055409754662543,"score_spread":0.1537583047321647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1586383135","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00046382658,0.00006188761,0.9954221,0.0017827176,0.00015196537,0.00020817858,3.9673398e-7,0.00045513088,0.001453763],"genre_scores_gemma":[0.72404796,1.5279937e-7,0.27499655,0.0005342147,0.000065752,0.000026235411,0.0000020847006,0.000009175127,0.00031789078],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990421,0.00006541323,0.0001551418,0.00028213,0.00018598167,0.00026926247],"domain_scores_gemma":[0.99906695,0.00029092387,0.00006557535,0.0003174549,0.00010952675,0.00014954984],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00077013066,0.00010850275,0.00012853442,0.00007916148,0.00013417484,0.00014911091,0.0004901703,0.00005029752,0.0000051030183],"category_scores_gemma":[0.0003776846,0.00007995681,0.000056011777,0.00022295008,0.000009175756,0.0003173293,0.000051661547,0.00006259921,0.000022099133],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010105758,0.0001852601,0.0017956028,0.000070264665,0.000027354887,0.000085973224,0.0011769674,0.0060092253,0.018599464,0.034986407,0.19571275,0.74134064],"study_design_scores_gemma":[0.0020094248,0.0002344517,0.000043959983,0.00011063527,0.000009891987,0.00001781249,0.000079492966,0.9493801,0.026346512,0.012460523,0.008973702,0.00033346843],"about_ca_topic_score_codex":0.000008886891,"about_ca_topic_score_gemma":0.000003888517,"teacher_disagreement_score":0.9433709,"about_ca_system_score_codex":0.000031827007,"about_ca_system_score_gemma":0.00018019277,"threshold_uncertainty_score":0.3260544},"labels":[],"label_agreement":null},{"id":"W1588593708","doi":"10.1109/iscas.2015.7168583","title":"An embedded probabilistic extraction unit for on-chip jitter measurements","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Computer science; CMOS; IBM; Probabilistic logic; Chip; Built-in self-test; Electronic circuit; Computer hardware; Automatic test pattern generation; Embedded system; Electronic engineering; Engineering; Electrical engineering; Artificial intelligence","score_opus":0.23540534527441442,"score_gpt":0.35291034127378207,"score_spread":0.11750499599936765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1588593708","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.052060258,0.0000048765637,0.93268853,0.00029957565,0.00034372162,0.00027655164,6.999085e-7,0.00029019418,0.014035596],"genre_scores_gemma":[0.9889721,5.4222703e-8,0.009914404,0.00061086245,0.00012460037,0.000027566131,0.0000037258676,0.000007626664,0.0003390528],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990418,0.000049495793,0.00014054436,0.00029032468,0.00026548386,0.00021234146],"domain_scores_gemma":[0.9991575,0.00007193501,0.00005129732,0.00036178212,0.00020572878,0.00015174963],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005487205,0.000094952964,0.000085116095,0.00005956092,0.000090623726,0.00014951889,0.00037587105,0.0000352,0.000007659069],"category_scores_gemma":[0.00022551189,0.00007890791,0.000030187472,0.00014311535,0.000011775487,0.0004630421,0.000019867415,0.000062883286,0.00006363003],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013270095,0.0016551553,0.023047466,0.000111187015,0.000076024975,0.000022540618,0.0038042224,0.00922353,0.02617975,0.076965,0.01282825,0.8460736],"study_design_scores_gemma":[0.0039036886,0.0028159332,0.015980138,0.00014290308,0.000050792074,0.00007740749,0.00046659037,0.8345187,0.021583833,0.11464701,0.0044191238,0.0013939264],"about_ca_topic_score_codex":0.000016913607,"about_ca_topic_score_gemma":0.000017529723,"teacher_disagreement_score":0.9369118,"about_ca_system_score_codex":0.000041040625,"about_ca_system_score_gemma":0.000077248056,"threshold_uncertainty_score":0.32177714},"labels":[],"label_agreement":null},{"id":"W1589566653","doi":"10.1109/test.2003.1270823","title":"Transistor-level fault analysis and test algorithm development for ternary dynamic content addressable memories","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Transistor; Ternary operation; Algorithm; Parallel computing; Arithmetic; Engineering; Electrical engineering; Mathematics; Programming language; Voltage","score_opus":0.051118463297103976,"score_gpt":0.25178475557455365,"score_spread":0.20066629227744967,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1589566653","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02035111,0.00018107396,0.9783697,0.00041900412,0.00007620045,0.00016257033,0.000017483642,0.00015360439,0.0002692637],"genre_scores_gemma":[0.6618454,0.000008498541,0.33672008,0.00022771892,0.00001798299,0.00003297732,0.000014884402,0.000007734627,0.0011247356],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987496,0.000009353737,0.00028857842,0.00043657998,0.00020268283,0.00031319255],"domain_scores_gemma":[0.9992766,0.00017967387,0.00006778461,0.00023392192,0.00012572759,0.00011632721],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019796238,0.00016679242,0.000259597,0.00017204367,0.00027278226,0.00015057804,0.00037146223,0.000046354366,0.000005644193],"category_scores_gemma":[0.00005756862,0.00014265416,0.0000945251,0.00046263452,0.0000460487,0.0003123859,0.00006563384,0.00006367423,0.0000046889995],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.4456007e-7,0.0001848676,0.007965251,0.000049781327,0.00039629123,0.000031523912,0.0019489881,0.00048268007,0.002087032,0.001338453,0.000029704164,0.9854849],"study_design_scores_gemma":[0.0051887874,0.00051303144,0.25411382,0.00020731962,0.00064402004,0.00016348893,0.0010958046,0.6980235,0.0300225,0.0049044266,0.0029745218,0.0021487614],"about_ca_topic_score_codex":0.00017004457,"about_ca_topic_score_gemma":0.000539405,"teacher_disagreement_score":0.98333615,"about_ca_system_score_codex":0.00009807757,"about_ca_system_score_gemma":0.00012274,"threshold_uncertainty_score":0.5817268},"labels":[],"label_agreement":null},{"id":"W1592870878","doi":"10.1023/a:1012207210784","title":"Design for Delay Testability in High-Speed Digital ICs","year":2001,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Testability; Computer science; Reliability engineering; Embedded system; Engineering","score_opus":0.04282486703744718,"score_gpt":0.2572983600603183,"score_spread":0.21447349302287114,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1592870878","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36568952,0.0002173324,0.63353765,0.00019977786,0.00007016852,0.00010115177,3.0789005e-7,0.000039182192,0.00014490305],"genre_scores_gemma":[0.9773548,0.0000028189315,0.02238055,0.00006207105,0.00016901475,0.0000017603081,3.4378664e-7,0.000012132164,0.000016494729],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981663,0.000061083454,0.00063655665,0.00022071398,0.00025062982,0.00066470733],"domain_scores_gemma":[0.99676025,0.0021550641,0.00046009495,0.00017377552,0.00035303074,0.00009781371],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016675559,0.00014413889,0.00027566345,0.00017416751,0.000107205604,0.00021379284,0.0006226642,0.000053621905,0.0000015745098],"category_scores_gemma":[0.0029806616,0.000128983,0.00008364272,0.0007950477,0.000024006964,0.0009801663,0.000053843756,0.0004098974,0.0000017282832],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016639126,0.00048760243,0.1755556,0.000042670174,0.00005388766,0.00036877408,0.00047334502,0.07546505,0.009019297,0.0045229024,0.00011440149,0.7338798],"study_design_scores_gemma":[0.0022537818,0.0023783662,0.016386777,0.00026952158,0.000026827656,0.0035924967,0.00005252224,0.8931532,0.0007450091,0.08027704,0.00033973347,0.00052469963],"about_ca_topic_score_codex":0.000011556488,"about_ca_topic_score_gemma":0.000005862042,"teacher_disagreement_score":0.81768817,"about_ca_system_score_codex":0.00030367528,"about_ca_system_score_gemma":0.00064248726,"threshold_uncertainty_score":0.5259774},"labels":[],"label_agreement":null},{"id":"W1594448552","doi":"10.1109/test.2003.1270867","title":"Extraction error diagnosis and correction in high-performance designs","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Extraction (chemistry); Error detection and correction; Reliability engineering; Algorithm; Engineering; Chromatography","score_opus":0.04083509386338794,"score_gpt":0.2633321056580463,"score_spread":0.2224970117946584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1594448552","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.70302385,0.000022496934,0.29576635,0.00019134882,0.00025730877,0.000042618423,3.7566934e-8,0.00008813757,0.00060786225],"genre_scores_gemma":[0.9965176,0.000043715638,0.0032123255,0.00011588299,0.000027342277,0.000014891276,3.152006e-7,0.000002666479,0.000065273845],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9995138,0.000012786929,0.00009938977,0.00017405146,0.00007365061,0.00012634444],"domain_scores_gemma":[0.9997728,0.000055443827,0.000028504743,0.00009618323,0.000015811347,0.00003129524],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013036023,0.000055510704,0.000057508245,0.00008395401,0.000073966556,0.00005557879,0.00009475053,0.000029123783,0.0000048464863],"category_scores_gemma":[0.00002984163,0.00005145296,0.000007756238,0.00026214836,0.000011164422,0.00065843586,0.000023177556,0.00007716333,0.000016619439],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.938537e-7,0.00009215794,0.16303103,0.00001174946,0.000002399505,0.000014210071,0.00038993845,0.01325336,0.0018164071,0.002944186,0.00007666884,0.8183675],"study_design_scores_gemma":[0.00056529423,0.000197472,0.82375956,0.00010373757,0.0000029859625,0.00008509099,0.000052168474,0.15656346,0.016856512,0.0015087101,0.00008161478,0.00022340413],"about_ca_topic_score_codex":0.000436931,"about_ca_topic_score_gemma":0.00012548953,"teacher_disagreement_score":0.8181441,"about_ca_system_score_codex":0.000048602837,"about_ca_system_score_gemma":0.000021186059,"threshold_uncertainty_score":0.20981908},"labels":[],"label_agreement":null},{"id":"W1594648613","doi":"10.1109/imtc.1999.776039","title":"A built-in current sensor for testing analog circuit blocks","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Sensitivity (control systems); Electronic engineering; Electrical impedance; Current sensor; CMOS; Current (fluid); Computer science; Electronic circuit; Analogue electronics; Electrical engineering; High impedance; Output impedance; Engineering","score_opus":0.08244011227699181,"score_gpt":0.2897640191475611,"score_spread":0.20732390687056929,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1594648613","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.029845946,0.000251996,0.9463599,0.000103448714,0.00032037043,0.00025894938,0.0000015266388,0.00027007717,0.022587812],"genre_scores_gemma":[0.9796893,0.0000019785862,0.019806616,0.00017574467,0.00006579438,0.000027818758,8.779025e-7,0.00000977095,0.00022211683],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985692,0.00004487917,0.00028901233,0.0004503789,0.0001580176,0.0004885471],"domain_scores_gemma":[0.99885577,0.0004984747,0.000073333234,0.00036172816,0.000108973916,0.00010173095],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052339694,0.00014376438,0.00017675471,0.00015044559,0.00012342352,0.00011846377,0.00045166106,0.00004014744,0.000009098349],"category_scores_gemma":[0.001184129,0.00013383568,0.00006548693,0.000721615,0.000018189055,0.00019181146,0.000049875423,0.000136224,0.000016703596],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.406511e-7,0.00021048181,0.10030473,0.00006483428,0.000010232781,0.000035881098,0.00032353133,0.0003835361,0.005181053,0.10516884,0.0005935443,0.7877232],"study_design_scores_gemma":[0.004556314,0.0005615901,0.041371536,0.0006706852,0.000045479555,0.0005198757,0.00029453967,0.73477286,0.0075842477,0.17312431,0.033729915,0.0027686695],"about_ca_topic_score_codex":0.00004616476,"about_ca_topic_score_gemma":0.000034217002,"teacher_disagreement_score":0.94984335,"about_ca_system_score_codex":0.00004215423,"about_ca_system_score_gemma":0.00011337058,"threshold_uncertainty_score":0.5457661},"labels":[],"label_agreement":null},{"id":"W1595513435","doi":"10.1109/iccd.2004.1347903","title":"Functional illinois scan design at RTL","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Design for testing; Scan chain; Automatic test pattern generation; Test compression; Register-transfer level; Logic synthesis; Fault coverage; Logic gate; Test set; Compression (physics); Control logic; Test data; Set (abstract data type); Data flow diagram; Embedded system; Computer hardware; Reliability engineering; Algorithm; Engineering; Integrated circuit; Electronic circuit; Programming language; Database; Artificial intelligence; Operating system","score_opus":0.04926690952433731,"score_gpt":0.21763219693965194,"score_spread":0.16836528741531465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1595513435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0053581744,0.000040385512,0.9807573,0.00079399673,0.00017700816,0.000040166316,1.9868627e-7,0.00025304858,0.012579734],"genre_scores_gemma":[0.9677501,0.0000019927295,0.02924688,0.0008781069,0.00009778204,0.0000035626977,0.0000010735524,0.000004352444,0.0020161562],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9992923,0.000014816523,0.00009985195,0.00022702049,0.000174814,0.00019120343],"domain_scores_gemma":[0.9995988,0.00005335243,0.000025803543,0.00020435241,0.000040589723,0.00007708246],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014131122,0.00007090786,0.00006083503,0.00004387964,0.00017794225,0.00006376276,0.00027438847,0.000026250711,0.000109831344],"category_scores_gemma":[0.00002661416,0.00005999991,0.000037574642,0.00020909414,0.00002036732,0.00021780806,0.0000915293,0.000049574086,0.00057093974],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011085831,0.00020655507,0.0064852764,0.000015220164,0.000044813343,0.00012605057,0.00076098775,0.072801106,0.025067212,0.47635052,0.017179506,0.40096164],"study_design_scores_gemma":[0.00713525,0.0010693617,0.1772152,0.00022397854,0.000050801762,0.0017841653,0.00014734491,0.24070959,0.2188885,0.3268807,0.02236102,0.0035340847],"about_ca_topic_score_codex":0.000051426025,"about_ca_topic_score_gemma":0.00001515887,"teacher_disagreement_score":0.9623919,"about_ca_system_score_codex":0.00009029303,"about_ca_system_score_gemma":0.00008054413,"threshold_uncertainty_score":0.7338466},"labels":[],"label_agreement":null},{"id":"W1597645123","doi":"10.1109/test.1998.743299","title":"Diagnosis method based on ΔIddq probabilistic signatures: experimental results","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Iddq testing; Probabilistic logic; Computer science; Reliability engineering; Data mining; Current (fluid); Maximum likelihood; Algorithm; Engineering; Electronic engineering; Statistics; Artificial intelligence; Mathematics; Electrical engineering","score_opus":0.04586250612415722,"score_gpt":0.28179194306806854,"score_spread":0.23592943694391133,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1597645123","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0051726727,0.00045817113,0.8068027,0.0039131735,0.00054916955,0.00057869655,0.00001088435,0.0013433185,0.18117122],"genre_scores_gemma":[0.95625556,0.0000016454763,0.041298516,0.0018559617,0.00007030458,0.00005552455,0.0000018824861,0.000009108705,0.00045149887],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849445,0.00012458813,0.00022934451,0.00053754885,0.00031631786,0.00029777808],"domain_scores_gemma":[0.9983243,0.00091991824,0.00006271569,0.0005377489,0.00003864283,0.00011668703],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031347977,0.00015871742,0.00014253397,0.00009875286,0.00015152115,0.00014458266,0.00061413855,0.00006219502,0.00015495022],"category_scores_gemma":[0.00044570724,0.00012862532,0.00007811006,0.00036633026,0.00002388748,0.00018400518,0.00007200157,0.00014942799,0.00013768752],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005423844,0.003119763,0.00072736596,0.00006181867,0.000037150647,0.0003200398,0.0030152635,0.04471772,0.0051457416,0.06821278,0.06291216,0.8117248],"study_design_scores_gemma":[0.000572395,0.00024568965,0.00022676567,0.000051500283,0.0000033856052,0.0000041660683,0.000022755332,0.983376,0.013353383,0.00045983767,0.0014384438,0.00024566436],"about_ca_topic_score_codex":0.000027966253,"about_ca_topic_score_gemma":0.0000030028366,"teacher_disagreement_score":0.9510829,"about_ca_system_score_codex":0.000054755787,"about_ca_system_score_gemma":0.000015367314,"threshold_uncertainty_score":0.52451885},"labels":[],"label_agreement":null},{"id":"W1597992048","doi":"10.1109/iscas.1995.523749","title":"Retiming for BIST-sequential circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Retiming; Sequential logic; Computer science; FLOPS; Electronic circuit; Combinational logic; Path (computing); Parallel computing; Algorithm; Logic synthesis; Logic gate; Automatic test pattern generation; Engineering; Electrical engineering","score_opus":0.08146492988600616,"score_gpt":0.2560823639319648,"score_spread":0.17461743404595864,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1597992048","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011310442,0.00011411116,0.9514064,0.0005936163,0.00025378776,0.00008977111,7.121349e-7,0.0002932498,0.046117295],"genre_scores_gemma":[0.9876484,0.0000041057237,0.009255658,0.00055996573,0.00015886597,0.000010839135,7.460111e-7,0.000006727026,0.002354673],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999222,0.000011768939,0.00013567177,0.00025601397,0.0001166443,0.0002579093],"domain_scores_gemma":[0.99951863,0.000086163825,0.000037227055,0.0002449725,0.000049060458,0.00006396862],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013552158,0.00007494703,0.00008331137,0.000054615284,0.00015548716,0.00013563188,0.00044770536,0.000032454253,0.000093073286],"category_scores_gemma":[0.00007061272,0.000069245216,0.000062840794,0.00018166676,0.00001531386,0.00027424798,0.00005703102,0.00004834518,0.000089995],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.568575e-9,0.000019926916,0.00017676485,0.000010293158,0.000004942979,0.000007234451,0.0002045522,0.000010344096,0.00259154,0.039332114,0.0033175165,0.9543248],"study_design_scores_gemma":[0.0005435809,0.00010733555,0.0002852511,0.00003549672,0.000009550672,0.000079048645,0.000023304156,0.96876585,0.005222804,0.005796197,0.018707097,0.00042450332],"about_ca_topic_score_codex":0.000009699064,"about_ca_topic_score_gemma":0.0000026023827,"teacher_disagreement_score":0.98651737,"about_ca_system_score_codex":0.000016318565,"about_ca_system_score_gemma":0.0000092485225,"threshold_uncertainty_score":0.2823738},"labels":[],"label_agreement":null},{"id":"W1615606959","doi":"10.1109/iscas.2006.1693227","title":"A High-Speed Low-Energy Dynamic PLA Using an Input-Isolation Scheme","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"CMOS; Application-specific integrated circuit; Power–delay product; Computer science; Isolation (microbiology); Logic gate; Electronic engineering; Scheme (mathematics); Dynamic demand; Energy consumption; Energy (signal processing); Power consumption; Architecture; Embedded system; Dynamic logic (digital electronics); Power (physics); Engineering; Electrical engineering; Adder; Transistor; Voltage; Mathematics","score_opus":0.01601042525389282,"score_gpt":0.23242470411958613,"score_spread":0.2164142788656933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1615606959","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3614481,0.000016082888,0.6368597,0.00005583702,0.000101238664,0.000021114374,3.9824783e-7,0.00023940351,0.0012581312],"genre_scores_gemma":[0.95683295,5.385799e-7,0.042613722,0.0001889036,0.00011317821,7.132115e-7,0.0000103109405,0.000009706487,0.0002300093],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99894625,0.00003606348,0.00021609162,0.00033990378,0.00018953616,0.0002721487],"domain_scores_gemma":[0.9994328,0.000033299366,0.00008094444,0.0003268258,0.000064424305,0.00006168207],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012651307,0.00012205438,0.00011816189,0.00012044432,0.00017039916,0.0002129132,0.00038012394,0.00006001556,0.000013789667],"category_scores_gemma":[0.000012129983,0.00011698696,0.00003574972,0.00040845425,0.000020089316,0.00085422857,0.00008346939,0.00006992123,0.000013226393],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.212254e-7,0.00035928088,0.0058951015,0.000019240919,0.000017608321,0.00006467163,0.00017460407,0.046580568,0.41192913,0.41180402,0.00014438045,0.12301066],"study_design_scores_gemma":[0.00017735623,0.000024453233,0.0029163915,0.000016923013,0.0000023237328,0.000019142615,0.0000059631557,0.9891594,0.0017347367,0.005733082,0.000036179616,0.0001740359],"about_ca_topic_score_codex":0.0020396733,"about_ca_topic_score_gemma":0.0002945061,"teacher_disagreement_score":0.94257885,"about_ca_system_score_codex":0.000064023654,"about_ca_system_score_gemma":0.000053103653,"threshold_uncertainty_score":0.47705898},"labels":[],"label_agreement":null},{"id":"W1616683448","doi":"10.1109/iscas.1999.777816","title":"On-line I/sub DDQ/ fault testing for CMOS/BiCMOS logic families","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"BiCMOS; CMOS; Testability; Iddq testing; Computer science; Bridging (networking); Electronic engineering; Logic gate; Design for testing; Fault (geology); Engineering; Embedded system; Electrical engineering; Reliability engineering; Transistor; Voltage","score_opus":0.08300551705031928,"score_gpt":0.28160140444509774,"score_spread":0.19859588739477846,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1616683448","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023727365,0.00005573575,0.93271047,0.00027169383,0.00025817263,0.00021824549,0.0000018803577,0.0005028077,0.04225362],"genre_scores_gemma":[0.9365136,0.0000020704535,0.06078608,0.002027926,0.00007621546,0.000025460355,0.000001794422,0.000013229826,0.0005536096],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998579,0.00004111107,0.0002616025,0.00046536492,0.00019979617,0.00045308762],"domain_scores_gemma":[0.99820846,0.0010507589,0.000083252475,0.0003932455,0.00016488641,0.000099400124],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003352233,0.00018268514,0.0001852133,0.000088964756,0.0002817158,0.00014987147,0.0005108925,0.00006015211,0.000008620859],"category_scores_gemma":[0.002122974,0.00014782394,0.00007574768,0.00049836637,0.000032980617,0.00021875458,0.000059125276,0.00012106547,0.000070975155],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.872852e-7,0.00014305976,0.0024456796,0.000040343333,0.00001597792,0.00002306512,0.00016804271,0.005140417,0.00854455,0.63993496,0.0021333995,0.3414101],"study_design_scores_gemma":[0.0017533151,0.0016046416,0.00072745903,0.00018625843,0.0000237554,0.0001525623,0.00037128475,0.70085174,0.039900787,0.24856319,0.0045538098,0.0013112134],"about_ca_topic_score_codex":0.000021113328,"about_ca_topic_score_gemma":0.000011573641,"teacher_disagreement_score":0.91278625,"about_ca_system_score_codex":0.000028635075,"about_ca_system_score_gemma":0.00007671776,"threshold_uncertainty_score":0.60280854},"labels":[],"label_agreement":null},{"id":"W1622835277","doi":"10.1007/978-3-540-77120-3_37","title":"Fast Adaptive Diagnosis with a Minimum Number of Tests","year":2007,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec en Outaouais","funders":"","keywords":"Disjoint sets; Upper and lower bounds; Computer science; Algorithm; Multiprocessing; Fault (geology); Exponential function; Parallel computing; Mathematics; Combinatorics","score_opus":0.02866527703052547,"score_gpt":0.2629196713843843,"score_spread":0.23425439435385886,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1622835277","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005420466,0.0001907186,0.9838644,0.00013092734,0.0004276791,0.0002689696,0.0000057671996,0.00012243121,0.014447017],"genre_scores_gemma":[0.68016636,0.000019418056,0.31850117,0.00073438336,0.00032887032,0.000011452924,0.0000021773228,0.000042132982,0.00019403432],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9961131,0.000024362676,0.0005591476,0.0013950687,0.0011690918,0.0007391973],"domain_scores_gemma":[0.99663544,0.0011193868,0.00046688347,0.0011286392,0.00044857472,0.00020106244],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007186661,0.0005405118,0.0006413066,0.00064071687,0.000174878,0.0002090268,0.0027514428,0.00026559475,0.000023771398],"category_scores_gemma":[0.00010831604,0.00044674825,0.00012513358,0.0010627559,0.00094803725,0.0005126504,0.00078523275,0.0007012208,0.000035624435],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018088676,0.000055441193,0.0048475093,0.000040369046,0.000019272251,0.00025991627,0.00084336393,0.004485328,0.00003903603,0.010751174,0.000010455186,0.97864634],"study_design_scores_gemma":[0.0023786062,0.0028397462,0.009781907,0.010361827,0.00011969488,0.0020595253,0.0000042348756,0.7173319,0.009583952,0.23836596,0.0013179003,0.0058547435],"about_ca_topic_score_codex":0.000058808982,"about_ca_topic_score_gemma":0.00017615943,"teacher_disagreement_score":0.9727916,"about_ca_system_score_codex":0.00017645594,"about_ca_system_score_gemma":0.0005667483,"threshold_uncertainty_score":0.9997984},"labels":[],"label_agreement":null},{"id":"W1629737902","doi":"10.1109/asic.1992.270217","title":"A minimal hardware overhead BIST data compaction scheme","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Overhead (engineering); Scheme (mathematics); Simple (philosophy); Computer science; Linear feedback shift register; Aliasing; Computer hardware; Built-in self-test; Embedded system; Shift register; Fault coverage; Computer engineering; Electronic circuit; Engineering; Mathematics; Artificial intelligence; Operating system","score_opus":0.1020235330282705,"score_gpt":0.2979277099148659,"score_spread":0.1959041768865954,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1629737902","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009517881,0.00015321889,0.89359415,0.00039071866,0.00031309453,0.00007036397,0.0000063353796,0.0003795006,0.095574714],"genre_scores_gemma":[0.95317286,0.000003471123,0.04551674,0.00040961988,0.000055484783,0.0000012822964,0.000013710343,0.0000058172363,0.0008210225],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906087,0.000035253302,0.00013576,0.00036913878,0.0001769389,0.00022201346],"domain_scores_gemma":[0.99893737,0.000054907032,0.00004336009,0.00084210304,0.00003924015,0.000082992505],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023640215,0.00008777992,0.000095773066,0.00004767312,0.00013104921,0.00017524044,0.00078937225,0.000029435634,0.00007455863],"category_scores_gemma":[0.00014025279,0.00007873836,0.000023847088,0.0002772674,0.000019583336,0.000774351,0.00015772325,0.000089198256,0.00016059009],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.087432e-7,0.00038626717,0.06172865,0.000065142915,0.0000672702,0.0001067323,0.0004604546,0.000027106558,0.014142559,0.42636845,0.07790061,0.41874605],"study_design_scores_gemma":[0.0012405207,0.00016578406,0.024050493,0.00010700844,0.000017947861,0.00043096047,0.0002674892,0.69401854,0.0057149734,0.0027454868,0.2701914,0.0010493634],"about_ca_topic_score_codex":0.00006110297,"about_ca_topic_score_gemma":0.000021894732,"teacher_disagreement_score":0.94365495,"about_ca_system_score_codex":0.000021071088,"about_ca_system_score_gemma":0.00006993125,"threshold_uncertainty_score":0.32108572},"labels":[],"label_agreement":null},{"id":"W1652210088","doi":"10.1109/ats.1992.224400","title":"A fuzzy multiple signature compaction scheme for BIST","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Signature (topology); Aliasing; Scheme (mathematics); Set (abstract data type); Point (geometry); Computer science; Fuzzy logic; Algorithm; Digital signature; Fault (geology); Computation; Mathematics; Data mining; Theoretical computer science; Artificial intelligence; Programming language","score_opus":0.02998128351937177,"score_gpt":0.2521489737479371,"score_spread":0.22216769022856533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1652210088","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0038707526,0.000098412165,0.9663347,0.00021371436,0.00022796103,0.00013362104,0.0000010527227,0.0002494607,0.028870309],"genre_scores_gemma":[0.9240047,8.830504e-7,0.075022355,0.00036126663,0.00004147839,0.000008765707,0.0000018796804,0.000004778954,0.00055391743],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99938875,0.000017786228,0.00009791886,0.00020882823,0.000091129834,0.00019559439],"domain_scores_gemma":[0.99951243,0.00013701276,0.0000365143,0.00018991566,0.000064899265,0.000059247333],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015261644,0.00007524526,0.00008020286,0.000044495217,0.00014545537,0.00009115462,0.00020601145,0.0000440211,0.0000072068337],"category_scores_gemma":[0.00016925501,0.00006442718,0.000051786166,0.00021185966,0.000010507101,0.0002395447,0.000015746324,0.00007592029,0.000022767332],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.9522895e-7,0.00018554307,0.012456741,0.000052750227,0.000030765834,0.0000075997573,0.0003377181,0.00017686938,0.061617546,0.72421134,0.013424748,0.18749768],"study_design_scores_gemma":[0.0033952282,0.00033890695,0.0061877584,0.00008761273,0.000017377504,0.00012713997,0.00027579212,0.730978,0.056517474,0.06031903,0.14049135,0.0012643323],"about_ca_topic_score_codex":0.0000140039865,"about_ca_topic_score_gemma":0.0000147362125,"teacher_disagreement_score":0.92013395,"about_ca_system_score_codex":0.000019279132,"about_ca_system_score_gemma":0.00003206747,"threshold_uncertainty_score":0.26272643},"labels":[],"label_agreement":null},{"id":"W1730666849","doi":"10.1109/ismvl.1996.508336","title":"Testability of generalized multiple-valued Reed-Muller circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Testability; Electronic circuit; Set (abstract data type); Design for testing; Fault detection and isolation; Function (biology); Algorithm; Mathematics; Boolean function; Computer science; Multiplication (music); Fault (geology); Fault coverage; Arithmetic; Engineering; Combinatorics; Statistics; Electrical engineering; Artificial intelligence","score_opus":0.05513531328000594,"score_gpt":0.23879354450263204,"score_spread":0.1836582312226261,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1730666849","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32319045,0.00029699024,0.6234441,0.00047700942,0.00029588855,0.00027158027,0.0000033622096,0.0006027153,0.051417924],"genre_scores_gemma":[0.99147314,0.0000049136065,0.0075049195,0.00024415288,0.000045020122,0.00000567883,7.5206674e-7,0.000007530745,0.00071390247],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985638,0.000085775704,0.00036387215,0.00039736964,0.00028589563,0.00030327708],"domain_scores_gemma":[0.9986964,0.00022903008,0.00010904279,0.0007106731,0.00014763064,0.00010721513],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033434588,0.00013436463,0.00022801693,0.00007747336,0.000090078414,0.000048118174,0.00070940005,0.000057849877,0.00027730953],"category_scores_gemma":[0.00050971477,0.00011585974,0.00010309231,0.00045512372,0.000060991988,0.00028515194,0.00013792611,0.00009808351,0.00008123826],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.6450095e-7,0.00066402997,0.13735917,0.000094141375,0.000050187176,0.000030175463,0.0018986164,0.00037862067,0.074264,0.035758536,0.0037199354,0.7457823],"study_design_scores_gemma":[0.0013998955,0.0001139936,0.032355633,0.000038142887,0.000010885122,0.00003186407,0.000031951615,0.9498815,0.012814357,0.0019169851,0.000945568,0.00045924206],"about_ca_topic_score_codex":0.00012756849,"about_ca_topic_score_gemma":0.000018208484,"teacher_disagreement_score":0.9495029,"about_ca_system_score_codex":0.000024673825,"about_ca_system_score_gemma":0.000018688603,"threshold_uncertainty_score":0.4724623},"labels":[],"label_agreement":null},{"id":"W1731664760","doi":"10.1023/a:1008341925559","title":"Design and Realization of a Built-In Current Sensor for IDDQ Testing and Power Dissipation Measurement","year":2000,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Iddq testing; CMOS; Electronic engineering; Engineering; Electrical engineering; Dissipation; Power (physics); Voltage; Very-large-scale integration","score_opus":0.06395749403874681,"score_gpt":0.2740878628224815,"score_spread":0.21013036878373467,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1731664760","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09855701,0.0028342365,0.8980766,0.000037337537,0.000015146812,0.0002581354,0.0000018521403,0.000047131638,0.00017256575],"genre_scores_gemma":[0.9975356,0.000066705536,0.0023110316,0.000036606423,0.000015735617,0.000015727543,0.0000031058937,0.000009973756,0.0000055063083],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986978,0.00008249758,0.00037346265,0.0003981579,0.00021098302,0.0002370583],"domain_scores_gemma":[0.99916476,0.00016764045,0.00015259867,0.00008626531,0.0003497004,0.0000790119],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007857501,0.00016396768,0.00022620164,0.00015690265,0.00019351215,0.0001908052,0.000110912806,0.00005845628,0.0000028879874],"category_scores_gemma":[0.00018334287,0.00014010725,0.000016928412,0.0004948996,0.000060927647,0.00045510588,0.000016480086,0.00011522901,1.5555176e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002341685,0.000037913076,0.0039094775,0.00015448245,0.000006174511,0.0000023420655,0.00076739775,0.00038113224,0.012614776,0.0003534141,0.0000045820707,0.981766],"study_design_scores_gemma":[0.0008923215,0.00040562742,0.013937303,0.0021138538,0.000040245544,0.000050147428,0.00018715467,0.9690057,0.002062596,0.010858155,0.000049210677,0.00039766374],"about_ca_topic_score_codex":0.00008413829,"about_ca_topic_score_gemma":0.00001225897,"teacher_disagreement_score":0.9813683,"about_ca_system_score_codex":0.000030916635,"about_ca_system_score_gemma":0.00011971982,"threshold_uncertainty_score":0.5713408},"labels":[],"label_agreement":null},{"id":"W1733148765","doi":"10.1109/iccd.1993.393360","title":"Reducing the cost of test pattern generation by information reusing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Reuse; Benchmark (surveying); Computer science; Automatic test pattern generation; Set (abstract data type); Fault coverage; Algorithm; Path (computing); Fault (geology); Data mining; Computer engineering; Electronic circuit; Engineering; Programming language","score_opus":0.0348704558782471,"score_gpt":0.2162653564858412,"score_spread":0.18139490060759408,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1733148765","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015564571,0.000036354268,0.975568,0.0010434935,0.00008248633,0.00006934176,0.0000011658308,0.00005608626,0.0075785117],"genre_scores_gemma":[0.998811,0.000005383776,0.00047141625,0.00057758816,0.000044259592,0.0000021420435,0.0000032747264,0.0000014527477,0.00008345223],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99952626,0.000015626447,0.00017490548,0.000068120404,0.00012370874,0.000091353155],"domain_scores_gemma":[0.99956256,0.0000717575,0.00009026587,0.00020318574,0.00005513664,0.000017072476],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016327585,0.000042621556,0.000043026594,0.000028127328,0.00012305248,0.00012423159,0.00023914507,0.000016824239,0.000021968148],"category_scores_gemma":[0.00011042029,0.000029634371,0.000015390986,0.00017519925,0.000012493884,0.000813327,0.000041928557,0.000046168752,0.000026523938],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.666558e-9,0.00000951108,0.00096885156,0.0000033725662,0.000001157869,1.3815725e-7,0.00074776565,0.0003141152,0.0116530005,0.00015474709,0.007425137,0.9787222],"study_design_scores_gemma":[0.000057369667,0.0000147433375,0.00040563694,0.000013042846,0.0000014351424,0.0000071827526,0.000030432186,0.9877515,0.010646837,0.000013200373,0.0010063322,0.00005231767],"about_ca_topic_score_codex":0.00009782284,"about_ca_topic_score_gemma":0.0000041554467,"teacher_disagreement_score":0.98743737,"about_ca_system_score_codex":0.000013448752,"about_ca_system_score_gemma":0.000005759496,"threshold_uncertainty_score":0.12084546},"labels":[],"label_agreement":null},{"id":"W1738282844","doi":"10.1109/iscas.2003.1206196","title":"Analog IP design flow for SoC applications","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Design flow; Integrated circuit design; Flow (mathematics); Computer architecture; Embedded system; Physics","score_opus":0.05182524559614372,"score_gpt":0.26229015645514236,"score_spread":0.21046491085899866,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1738282844","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000011835061,0.00007443724,0.98572385,0.00017769409,0.00003507045,0.00022219968,6.4181484e-7,0.00016981956,0.013584468],"genre_scores_gemma":[0.25782773,0.0000036108897,0.73996836,0.0007123597,0.000055242657,0.00019962098,0.0000017664597,0.000006942203,0.001224375],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994095,0.000024746234,0.00010170107,0.00021134072,0.000068098605,0.00018462494],"domain_scores_gemma":[0.99941534,0.00018626293,0.000026082975,0.00025996432,0.00005666925,0.000055654633],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002583805,0.000059966354,0.00006519636,0.000037551603,0.00016618274,0.00007473401,0.00031058124,0.000025372465,0.000015209501],"category_scores_gemma":[0.000061601975,0.00005338579,0.000041087478,0.00024220583,0.000011885295,0.00013562679,0.000015743995,0.000033126584,0.0000532857],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.7207588e-8,0.000039337297,0.0002001545,0.000007618378,0.0000079623715,8.1627195e-7,0.00008753686,0.0009120143,0.0007056008,0.6688345,0.0045322827,0.3246721],"study_design_scores_gemma":[0.00038449944,0.000079797406,0.0002853149,0.000008255295,0.0000110266365,0.00002545247,0.000030532137,0.7608048,0.0057397042,0.18287182,0.049414195,0.0003446659],"about_ca_topic_score_codex":0.0000023637547,"about_ca_topic_score_gemma":0.0000013624776,"teacher_disagreement_score":0.7598927,"about_ca_system_score_codex":0.000011640087,"about_ca_system_score_gemma":0.00005776362,"threshold_uncertainty_score":0.21770093},"labels":[],"label_agreement":null},{"id":"W1755135296","doi":"10.1109/test.1998.743213","title":"A high speed and area efficient on-chip analog waveform extractor","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Comparator; CMOS; BiCMOS; Waveform; Chip; Electronic engineering; Mixed-signal integrated circuit; Computer science; Electronic circuit; Electrical engineering; Voltage; Engineering; Transistor","score_opus":0.03634292457246198,"score_gpt":0.2145635228718691,"score_spread":0.17822059829940712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1755135296","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86573124,0.000100244375,0.075118735,0.00077516184,0.0002469763,0.00012801502,0.0000020639939,0.00035920047,0.05753838],"genre_scores_gemma":[0.9976428,0.0000053556787,0.0012172709,0.00047457524,0.000055486296,0.0000011266176,6.8125564e-7,0.000005595374,0.0005970998],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989724,0.00001963068,0.00015875934,0.0003468333,0.00021341316,0.00028892155],"domain_scores_gemma":[0.9993034,0.00016024799,0.000045294393,0.00032464694,0.0000305369,0.00013585971],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016641343,0.00012900113,0.0001383213,0.000098625904,0.00012781376,0.00014652217,0.0003168044,0.00003985881,0.00012638181],"category_scores_gemma":[0.00005809535,0.000096338736,0.000039763712,0.00025430467,0.000031486084,0.0001201005,0.00008216099,0.00011473385,0.00014234964],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012426927,0.00074786384,0.0075548706,0.000051565738,0.0000494757,0.0003352325,0.0016530014,0.002046612,0.007431793,0.26202878,0.003249019,0.71485054],"study_design_scores_gemma":[0.0007019185,0.0002720927,0.04261416,0.00007424287,0.000007972551,0.0001240536,0.00004096187,0.951168,0.0019522135,0.0020816682,0.0004949364,0.00046780673],"about_ca_topic_score_codex":0.000046944995,"about_ca_topic_score_gemma":0.0000053430917,"teacher_disagreement_score":0.94912136,"about_ca_system_score_codex":0.000024492687,"about_ca_system_score_gemma":0.000007508931,"threshold_uncertainty_score":0.39285797},"labels":[],"label_agreement":null},{"id":"W1759835074","doi":"10.1109/mdt.2003.10036","title":"ITC 2003: Breaking Test Interface Bottlenecks","year":2003,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Interface (matter); Computer science; Test (biology); Automatic test pattern generation; Embedded system; Computer architecture; Operating system; Engineering; Electrical engineering; Geology","score_opus":0.02991337581237798,"score_gpt":0.24577773844011958,"score_spread":0.21586436262774159,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1759835074","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037663896,0.0002863852,0.9917748,0.000096943404,0.0010753137,0.000215352,0.0000026805637,0.00032700313,0.0024551458],"genre_scores_gemma":[0.9011265,0.000010028039,0.09835325,0.00031574132,0.0000828381,0.0000070774963,5.7268e-7,0.000025073652,0.00007889301],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99775654,0.00015886982,0.00053033634,0.00058677694,0.00039080187,0.00057668134],"domain_scores_gemma":[0.9967291,0.001745177,0.00030593798,0.00072992325,0.00031220875,0.00017767635],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00068421883,0.0003104866,0.00039287034,0.00020143914,0.00015890722,0.00018755598,0.0013106547,0.0000952424,0.000008971237],"category_scores_gemma":[0.0007787912,0.00031785076,0.00010017877,0.001108574,0.00010153316,0.0004992499,0.000090721514,0.00023990015,0.0000654775],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000038237595,0.0021845626,0.04440373,0.00033557945,0.00023102938,0.0005199622,0.0034073933,0.06579048,0.30681163,0.020533467,0.05198593,0.5037924],"study_design_scores_gemma":[0.0021333396,0.0016259842,0.005809491,0.0012737367,0.0000661809,0.0008346408,0.00006496447,0.6094199,0.36754194,0.004133604,0.005094647,0.002001616],"about_ca_topic_score_codex":0.00002801914,"about_ca_topic_score_gemma":0.0000013761623,"teacher_disagreement_score":0.89736015,"about_ca_system_score_codex":0.00006708828,"about_ca_system_score_gemma":0.0002330852,"threshold_uncertainty_score":0.99992734},"labels":[],"label_agreement":null},{"id":"W1784558855","doi":"10.1109/dftvs.1996.572024","title":"Experimental results from I/sub DDF/ testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Computer science; Noise (video); Sampling (signal processing); Reliability engineering; Engineering; Artificial intelligence; Telecommunications; Detector","score_opus":0.0790791168997404,"score_gpt":0.23808259067374044,"score_spread":0.15900347377400004,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1784558855","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4284748,0.00049797026,0.16902082,0.0007149589,0.000461648,0.00011213579,0.000006989325,0.0013927302,0.39931792],"genre_scores_gemma":[0.98112583,6.839262e-7,0.017915359,0.00039892597,0.00014247204,0.0000022590134,0.0000015493508,0.0000054625543,0.0004074864],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99901223,0.000022111992,0.00020038833,0.00036092527,0.00017206477,0.00023230685],"domain_scores_gemma":[0.99919873,0.00027895154,0.000054860935,0.00035394583,0.000029596416,0.00008391385],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009380245,0.00009622753,0.0000874869,0.000036486228,0.00013783094,0.00015128615,0.00048691034,0.000029762083,0.000049223076],"category_scores_gemma":[0.00022499348,0.00008659351,0.00003077368,0.00026977464,0.00001797037,0.00033192692,0.00014743135,0.000082836836,0.00041669118],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.6991708e-7,0.00022202327,0.0020875256,0.0000021382841,0.000014502523,0.00014406486,0.0030107787,0.00010007779,0.31039456,0.004230316,0.009319359,0.6704744],"study_design_scores_gemma":[0.0010163398,0.00011876482,0.002867609,0.000055385888,0.000003352058,0.000040805393,0.00016156262,0.76303077,0.23019129,0.0010160507,0.0010188476,0.00047923197],"about_ca_topic_score_codex":0.00019979267,"about_ca_topic_score_gemma":0.0000031376505,"teacher_disagreement_score":0.7629307,"about_ca_system_score_codex":0.000021747124,"about_ca_system_score_gemma":0.000007262272,"threshold_uncertainty_score":0.5355861},"labels":[],"label_agreement":null},{"id":"W1788945862","doi":"10.24908/pceea.v0i0.4882","title":"CUSTOM GRAPHICAL SIMULATORS FOR VHDL LOGIC DESCRIPTIONS AND THE ALTERA NIOS II PROCESSOR","year":2013,"lang":"en","type":"article","venue":"Proceedings of the Canadian Engineering Education Association (CEEA)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Waterloo; Queen's University","funders":"Queen's University","keywords":"VHDL; Computer science; Computer architecture; Logic simulation; Register-transfer level; Hardware description language; Computer hardware; Relation (database); Logic synthesis; Field-programmable gate array; Logic gate","score_opus":0.006485906911993573,"score_gpt":0.19150686993040966,"score_spread":0.18502096301841608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1788945862","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87575984,0.00047152003,0.006682651,0.10757184,0.0026556249,0.0032816273,0.000021821821,0.00039931346,0.0031557884],"genre_scores_gemma":[0.9970034,0.0000049539453,0.0013877176,0.00075352314,0.00012606203,0.0002003617,0.0000016439845,0.000012210572,0.00051015406],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906456,0.000007977654,0.0002462211,0.0001986002,0.00019827014,0.00028435793],"domain_scores_gemma":[0.9986286,0.00017965418,0.00025467647,0.00010265205,0.0006774768,0.00015693242],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00057575473,0.0001176523,0.00014916772,0.00018200302,0.0005269542,0.0002948737,0.00049846846,0.0000887379,0.0000031457112],"category_scores_gemma":[0.002089746,0.000087358385,0.00008405676,0.0005304844,0.000034053002,0.0004674265,0.000048373426,0.00016291748,0.0000023232274],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.726535e-7,0.00011589601,0.050185274,0.00041523555,0.00015446146,4.301261e-8,0.007149281,0.0015521991,0.0025466217,0.8889076,0.03262949,0.016343122],"study_design_scores_gemma":[0.0018817291,0.000105856976,0.25944042,0.00047346175,0.00018424245,0.000024280871,0.001185689,0.6362817,0.0013725882,0.07356194,0.024383826,0.0011042036],"about_ca_topic_score_codex":0.0025827994,"about_ca_topic_score_gemma":0.0006185364,"teacher_disagreement_score":0.81534564,"about_ca_system_score_codex":0.00040295595,"about_ca_system_score_gemma":0.00034257464,"threshold_uncertainty_score":0.4052959},"labels":[],"label_agreement":null},{"id":"W1825463799","doi":"10.1109/iwsoc.2004.22","title":"An embedded tester core for system-on-chip architectures","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Embedded system; System on a chip; Core (optical fiber); Overhead (engineering); Chip; Computer science; Automatic test equipment; Multi-core processor; Power consumption; System testing; Built-in self-test; Many core; Computer hardware; Engineering; Power (physics); Reliability engineering; Operating system; Parallel computing","score_opus":0.039376197060142865,"score_gpt":0.3195960098209169,"score_spread":0.280219812760774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1825463799","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039194595,0.000018466731,0.9177586,0.0018362992,0.001456244,0.005115487,0.0006906299,0.001646813,0.03228286],"genre_scores_gemma":[0.9850512,0.000001908377,0.006377494,0.00079284236,0.0016396147,0.004953084,0.0002353023,0.00010571254,0.00084280904],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9960037,0.00008107611,0.00093310454,0.001431487,0.00086862786,0.0006820127],"domain_scores_gemma":[0.994892,0.0020896224,0.0005651035,0.0016535838,0.00045373547,0.00034594463],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00063209137,0.0005876978,0.00055074604,0.00060161937,0.0007474129,0.0005020835,0.002424753,0.00023140441,0.0000077957975],"category_scores_gemma":[0.00013393626,0.0005276622,0.00041730038,0.00052427844,0.00008855719,0.00019177895,0.000060306895,0.00034759543,0.00056805287],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008835982,0.0010319478,0.00012548255,0.00030318927,0.00026599498,0.000015856405,0.0006702672,0.11267892,0.0069926092,0.8486231,0.002638386,0.026565867],"study_design_scores_gemma":[0.029881192,0.01081571,0.007138284,0.02592754,0.0006873348,0.001890551,0.0042844806,0.73928356,0.0443788,0.092148386,0.03216367,0.011400507],"about_ca_topic_score_codex":0.000033745273,"about_ca_topic_score_gemma":0.000013133016,"teacher_disagreement_score":0.94585663,"about_ca_system_score_codex":0.0006093926,"about_ca_system_score_gemma":0.00016979921,"threshold_uncertainty_score":0.9997175},"labels":[],"label_agreement":null},{"id":"W1828801786","doi":"10.1109/mtdt.1998.705951","title":"Verification of CAM tests for input stuck-at faults","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Correctness; Computer science; Fault coverage; Word (group theory); Built-in self-test; Fault (geology); Bit (key); Automatic test pattern generation; CMOS; Fault model; Algorithm; Parallel computing; Embedded system; Computer hardware; Electronic circuit; Mathematics; Electronic engineering; Engineering","score_opus":0.062103790451837365,"score_gpt":0.2661852260638524,"score_spread":0.20408143561201506,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1828801786","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19968176,0.00013800012,0.7788317,0.00067561073,0.00018468415,0.00024502628,0.0000034247812,0.00022472623,0.020015042],"genre_scores_gemma":[0.99217755,0.000003318526,0.006369336,0.00011402205,0.000030147074,0.000008381429,0.0000013616926,0.0000031667496,0.0012927051],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99944997,0.000009221743,0.00014122669,0.00017369495,0.00010097138,0.00012494059],"domain_scores_gemma":[0.9994603,0.000107230815,0.00006316455,0.0002600376,0.00007497667,0.000034299825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009574405,0.000052025563,0.00007480496,0.000038793263,0.000065104796,0.00001542727,0.00030045336,0.000024643137,0.00002134112],"category_scores_gemma":[0.00009107628,0.000045815308,0.00003180931,0.00016504808,0.00001411928,0.0001562726,0.00004616086,0.000022066879,0.000042968044],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.588564e-7,0.00017892456,0.013564417,0.00006199287,0.000013938223,0.0000017958429,0.0014567177,0.0001424342,0.03736745,0.025218677,0.009953501,0.9120398],"study_design_scores_gemma":[0.0012318532,0.00045253916,0.038611162,0.00006712473,0.00001419655,0.000033708682,0.00007582997,0.8905471,0.055140525,0.0032765288,0.010047177,0.0005022599],"about_ca_topic_score_codex":0.000017764858,"about_ca_topic_score_gemma":0.000015179492,"teacher_disagreement_score":0.9115375,"about_ca_system_score_codex":0.000018825118,"about_ca_system_score_gemma":0.00000679588,"threshold_uncertainty_score":0.1868294},"labels":[],"label_agreement":null},{"id":"W1839452802","doi":"10.1109/test.2002.1041858","title":"Test and evaluation of multiple embedded mixed-signal test cores","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Waveform; Computer science; Signal generator; Electronic engineering; Offset (computer science); Robustness (evolution); Arbitrary waveform generator; Bandwidth (computing); Spurious-free dynamic range; Automatic test equipment; Engineering; Chip; CMOS; Telecommunications","score_opus":0.04433000181427951,"score_gpt":0.2715540274792253,"score_spread":0.2272240256649458,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1839452802","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6973326,0.0003267914,0.2695998,0.0000821952,0.00017049276,0.0002837483,0.0000038370654,0.00016531006,0.03203518],"genre_scores_gemma":[0.99483997,0.0000018441648,0.0049968455,0.000046706966,0.000013955517,0.000004651372,9.038156e-7,0.0000034556651,0.00009166488],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99911803,0.000062041676,0.00016723343,0.00020674322,0.0003076525,0.00013832781],"domain_scores_gemma":[0.9987482,0.0007303851,0.00006987239,0.00018858052,0.00020981008,0.00005316303],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00076960365,0.00007442856,0.00009718387,0.00005418213,0.0000710549,0.000049175513,0.00016592481,0.000028274077,0.000038650305],"category_scores_gemma":[0.0017848245,0.00006380168,0.000021204161,0.0002110388,0.00003733975,0.00019727592,0.00003558699,0.000044874487,0.0000091445745],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.174138e-7,0.0002770863,0.60351217,0.000026785687,0.00001132633,0.000003933868,0.0005824404,0.0003274703,0.06438658,0.014269646,0.00083251984,0.3157699],"study_design_scores_gemma":[0.0008899305,0.00015510245,0.11173356,0.000036967926,0.000020851345,0.00003792839,0.00013155607,0.831176,0.05018552,0.0053357836,0.00009732592,0.00019950356],"about_ca_topic_score_codex":0.000024931514,"about_ca_topic_score_gemma":0.000033157026,"teacher_disagreement_score":0.8308485,"about_ca_system_score_codex":0.000012123194,"about_ca_system_score_gemma":0.000082202925,"threshold_uncertainty_score":0.2601757},"labels":[],"label_agreement":null},{"id":"W1842786248","doi":"10.1109/ccece.1995.528114","title":"A design for-testability technique for shorts and bridging faults in BiCMOS logic families","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Testability; Bridging (networking); BiCMOS; Computer science; Iddq testing; Design for testing; Electronic engineering; CMOS; Logic gate; Combinational logic; Reliability engineering; Embedded system; Engineering; Electrical engineering; Transistor; Voltage","score_opus":0.07034366378581088,"score_gpt":0.26455512739344633,"score_spread":0.19421146360763547,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1842786248","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013676968,0.00009279153,0.9844774,0.00024926753,0.000025117439,0.0009049194,0.0000012485702,0.00017065942,0.00040162567],"genre_scores_gemma":[0.8587645,0.000008027362,0.14078514,0.00017050162,0.000016603288,0.00020816237,4.967652e-7,0.0000052921746,0.000041215335],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99900395,0.000034766043,0.00020358896,0.00039139,0.00007324831,0.0002930717],"domain_scores_gemma":[0.99907887,0.00056433,0.00003734476,0.00021993318,0.000051695126,0.000047808302],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006306818,0.00011141646,0.00015272984,0.000099167904,0.00010924039,0.00006266317,0.00023954822,0.00005177344,0.0000022705156],"category_scores_gemma":[0.00028236955,0.00009738229,0.000034637796,0.0002323369,0.000034812172,0.00026449878,0.000065714514,0.000060093997,6.835624e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000016584362,0.00024142812,0.040897213,0.00025538952,0.00001055438,0.000021045229,0.0018405083,0.0008828424,0.037110876,0.018784927,0.00058944186,0.8993641],"study_design_scores_gemma":[0.00042386257,0.00019222836,0.0037158846,0.00006766881,0.000003985715,0.00004091304,0.00006324051,0.95422906,0.0122458665,0.028586224,0.00011043965,0.00032061778],"about_ca_topic_score_codex":0.000034582856,"about_ca_topic_score_gemma":0.000025579679,"teacher_disagreement_score":0.95334625,"about_ca_system_score_codex":0.00002737491,"about_ca_system_score_gemma":0.000014123651,"threshold_uncertainty_score":0.39711344},"labels":[],"label_agreement":null},{"id":"W1857955865","doi":"10.1109/mtdt.1998.705952","title":"Fault models and test strategies for a two-bit per cell DRAM","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Dram; Computer science; Dynamic random-access memory; Testability; CAS latency; Process (computing); Universal memory; Embedded system; Reliability engineering; Parallel computing; Semiconductor memory; Computer hardware; Computer engineering; Electronic engineering; Computer memory; Memory refresh; Engineering; Memory controller; Programming language","score_opus":0.04451745301370576,"score_gpt":0.24619064998803597,"score_spread":0.20167319697433023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1857955865","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014388943,0.00021393858,0.9050865,0.00035457299,0.00004023166,0.0001147575,0.0000018553704,0.00019796172,0.079601206],"genre_scores_gemma":[0.98235977,0.000005563382,0.014731156,0.0003468164,0.00004768288,0.000010730738,4.1310324e-7,0.000005818341,0.0024920753],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993006,0.000006952333,0.00011111078,0.0002614729,0.00009242161,0.0002274443],"domain_scores_gemma":[0.9994417,0.00022567355,0.000028267135,0.00018636,0.000051702005,0.00006628854],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007602242,0.00009358824,0.00009229927,0.000036450016,0.00013099451,0.00036368973,0.00026346947,0.00002741437,0.000022475757],"category_scores_gemma":[0.00001851234,0.00007747038,0.000031454292,0.00008787626,0.0000242458,0.00071088946,0.00006167599,0.00005354742,0.000023052156],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.2716708e-7,0.00040298922,0.0013632374,0.00015012859,0.000016678896,0.000023631432,0.006414158,0.009382055,0.017447883,0.6206293,0.008581711,0.33558798],"study_design_scores_gemma":[0.000262687,0.00006759103,0.00003495136,0.000006780507,0.0000030717135,0.000012737,0.00016387424,0.9774511,0.00032377892,0.02120437,0.00033384867,0.00013523],"about_ca_topic_score_codex":0.000037708734,"about_ca_topic_score_gemma":0.000015530422,"teacher_disagreement_score":0.968069,"about_ca_system_score_codex":0.0000066269163,"about_ca_system_score_gemma":0.000016726257,"threshold_uncertainty_score":0.35070685},"labels":[],"label_agreement":null},{"id":"W1864353221","doi":"10.1109/newcas.2004.1359104","title":"Built-in self-test design of motion estimation computing array","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Harbin Institute of Technology","keywords":"Verilog; VHDL; Computer science; Field-programmable gate array; Encoder; Hardware description language; Motion estimation; Reliability (semiconductor); Embedded system; Computer architecture; Coding (social sciences); Built-in self-test; Logic simulation; Logic synthesis; Computer hardware; Computer engineering; Logic gate; Algorithm","score_opus":0.036977770844582855,"score_gpt":0.2645118536684934,"score_spread":0.22753408282391052,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1864353221","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10105906,0.0010548227,0.8953428,0.00041011794,0.00065567024,0.0007819375,0.000016664162,0.00026733402,0.00041159318],"genre_scores_gemma":[0.9986891,0.000030754545,0.00070243265,0.00011945935,0.00030994718,0.000017631768,0.0000059060444,0.00003648625,0.00008829531],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99659693,0.00033801503,0.0009851286,0.0007224877,0.0006437621,0.00071367656],"domain_scores_gemma":[0.99747646,0.0008107532,0.00052710285,0.00074150687,0.00024796734,0.00019620231],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0017933137,0.0004345821,0.0006044411,0.0003074703,0.0004507904,0.00028566265,0.0008328013,0.00019235676,0.0000021280105],"category_scores_gemma":[0.00020162006,0.00034256038,0.00010240285,0.0010446629,0.000114810275,0.0005931386,0.0000548182,0.00044598785,0.00003220806],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000032157013,0.00047040798,0.0034884312,0.00016778651,0.000043619395,0.000054646523,0.006295895,0.85334194,0.00082532124,0.0032018938,0.00013053913,0.13197629],"study_design_scores_gemma":[0.0048923385,0.0009666912,0.019192003,0.00569135,0.00012347776,0.0012100891,0.0044573005,0.95676553,0.0010312183,0.0033862342,0.00023012524,0.0020536159],"about_ca_topic_score_codex":0.00048624686,"about_ca_topic_score_gemma":0.0000651905,"teacher_disagreement_score":0.89763004,"about_ca_system_score_codex":0.00017721432,"about_ca_system_score_gemma":0.00019227937,"threshold_uncertainty_score":0.99990267},"labels":[],"label_agreement":null},{"id":"W1864507686","doi":"10.1109/glsv.1991.143994","title":"Integrated approach to area-time tradeoff for built-in-self-test in VLSI circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Very-large-scale integration; Integer programming; Computer science; Electronic circuit; Graph; Graph theory; Linear programming; Integrated circuit; Built-in self-test; Computer engineering; Theoretical computer science; Parallel computing; Algorithm; Mathematics; Embedded system; Engineering; Electrical engineering; Combinatorics","score_opus":0.04697448092747652,"score_gpt":0.22927506396287298,"score_spread":0.18230058303539645,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1864507686","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05397178,0.000120756784,0.8237138,0.001536438,0.00014386262,0.0010830001,0.0000060980888,0.0008302296,0.11859409],"genre_scores_gemma":[0.9815813,0.0000025726872,0.016563985,0.0006724989,0.0000429693,0.00008646215,0.000004635008,0.000017052407,0.0010285758],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981727,0.00003681921,0.00038259086,0.00062706845,0.00019020429,0.00059059303],"domain_scores_gemma":[0.99897486,0.00032648662,0.000049598824,0.00043628347,0.000058323767,0.00015444239],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036603946,0.00020814994,0.00028856087,0.00035348968,0.00006487008,0.00015783099,0.0010075346,0.000091545866,0.00002851927],"category_scores_gemma":[0.00030284285,0.00018859991,0.00007081479,0.0014364296,0.000014244181,0.0003574559,0.000083214436,0.00017775202,0.00011215216],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.7244131e-7,0.0033051101,0.030523965,0.000118011594,0.00002807531,0.000082074934,0.00738316,0.0014905104,0.01313073,0.014890168,0.013935783,0.91511196],"study_design_scores_gemma":[0.0007922242,0.00015116869,0.004559721,0.00006709335,0.0000036415456,0.000036297155,0.000076654636,0.99054545,0.00067563006,0.0007077771,0.0019603472,0.00042398245],"about_ca_topic_score_codex":0.000086222586,"about_ca_topic_score_gemma":0.00006144508,"teacher_disagreement_score":0.989055,"about_ca_system_score_codex":0.00010735509,"about_ca_system_score_gemma":0.000037135636,"threshold_uncertainty_score":0.7690881},"labels":[],"label_agreement":null},{"id":"W1869433825","doi":"10.1109/ccece.2000.849736","title":"Gate-level fault diagnosis for scan-based VLSI environment","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Signature (topology); Very-large-scale integration; Fault (geology); Computer science; Fault coverage; Stuck-at fault; Automatic test pattern generation; Built-in self-test; Resolution (logic); Logic gate; Integrated circuit; Fault detection and isolation; Fault model; Electronic circuit; Scheme (mathematics); Electronic engineering; Algorithm; Engineering; Embedded system; Artificial intelligence; Electrical engineering; Mathematics","score_opus":0.0833974366990531,"score_gpt":0.2318329183348426,"score_spread":0.1484354816357895,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1869433825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0035118433,0.00011745265,0.98763376,0.0020739352,0.00009939285,0.00019024005,0.0000072303505,0.00018640429,0.00617974],"genre_scores_gemma":[0.96779805,0.000015169206,0.028755669,0.0015023656,0.00006385705,0.00012632157,0.0000024565775,0.000009911907,0.0017261852],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998966,0.000017549648,0.00016747479,0.00034612147,0.00018811972,0.0003147596],"domain_scores_gemma":[0.9992143,0.0002575037,0.000047968995,0.00035657155,0.000019764007,0.000103893646],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012959489,0.000119777666,0.00011488143,0.00005485658,0.000152988,0.000097704884,0.00050230353,0.00004011599,0.00029361],"category_scores_gemma":[0.00005703514,0.00010534056,0.000085130574,0.000114777074,0.00002554936,0.0001647852,0.000054593107,0.000052174895,0.00032075075],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.2528172e-7,0.00026257592,0.008277327,0.00002585401,0.000014605902,0.000011809111,0.0001731273,0.003918921,0.0005222638,0.0061996076,0.0150330905,0.9655607],"study_design_scores_gemma":[0.0006237233,0.00013363955,0.0030337907,0.000027797301,0.000009179779,0.00000388002,0.000011450013,0.9616849,0.007891784,0.00081173534,0.025426444,0.00034169748],"about_ca_topic_score_codex":0.00002514014,"about_ca_topic_score_gemma":0.0000062844815,"teacher_disagreement_score":0.965219,"about_ca_system_score_codex":0.000045777815,"about_ca_system_score_gemma":0.000011047599,"threshold_uncertainty_score":0.42956632},"labels":[],"label_agreement":null},{"id":"W1881506156","doi":"10.1109/test.1996.557094","title":"LIMSoft: automated tool for design and test integration of analog circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Polytechnique Montréal","funders":"","keywords":"Sensitivity (control systems); Computer science; Analogue electronics; Automatic test pattern generation; Fault (geology); Design for testing; Electronic circuit; Built-in self-test; Electronic engineering; Fault detection and isolation; Computation; Reliability engineering; Embedded system; Engineering; Algorithm; Electrical engineering; Artificial intelligence","score_opus":0.05381373514173774,"score_gpt":0.2522790968109267,"score_spread":0.19846536166918896,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1881506156","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00983023,0.000069771166,0.9885307,0.00014774635,0.00003716996,0.00017844288,0.0000014147929,0.00040328843,0.0008012428],"genre_scores_gemma":[0.96616733,0.0000064769097,0.03349204,0.00012132478,0.000016794529,0.000010374269,0.0000011261886,0.000004388515,0.0001801454],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99935967,0.000021728121,0.00018830759,0.00019762371,0.0000880987,0.000144568],"domain_scores_gemma":[0.99888223,0.00075032236,0.00006886823,0.00016323842,0.00009967774,0.000035671586],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002296931,0.0000777587,0.0001144971,0.00007873319,0.0000722694,0.00006992417,0.00020357824,0.00003826606,0.00001024065],"category_scores_gemma":[0.00055317883,0.00006539374,0.000026880465,0.00026094294,0.00002327486,0.00029114282,0.00002685428,0.000035509274,0.0000058845258],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.8968525e-8,0.000098572105,0.0029694613,0.00003341463,0.000010329354,0.0000030679257,0.00056321814,0.00012993753,0.04845819,0.014488744,0.0024385476,0.93080646],"study_design_scores_gemma":[0.00018760696,0.00016600214,0.0042186026,0.00002694121,0.000005062019,0.0000146784005,0.000008514801,0.9883783,0.0060715317,0.00079070334,0.000034926707,0.000097149925],"about_ca_topic_score_codex":0.000007822503,"about_ca_topic_score_gemma":0.0000018449504,"teacher_disagreement_score":0.98824835,"about_ca_system_score_codex":0.0000099476065,"about_ca_system_score_gemma":0.000012271618,"threshold_uncertainty_score":0.2666679},"labels":[],"label_agreement":null},{"id":"W1884085015","doi":"10.1109/icecs.2001.957530","title":"Combinational verification by simulations, SAT and BDDs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Combinational logic; Satisfiability; Automatic test pattern generation; Computer science; Boolean satisfiability problem; Test vector; Intelligent verification; Functional verification; Formal verification; Algorithm; High-level verification; Runtime verification; Fault coverage; Theoretical computer science; Electronic circuit; Logic gate; Programming language; Artificial intelligence; Engineering; Test set","score_opus":0.019764517156075433,"score_gpt":0.20599673514258557,"score_spread":0.18623221798651013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1884085015","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08757711,0.00044091718,0.889056,0.0036266805,0.000099202756,0.00008775337,0.000003868059,0.00027715502,0.01883128],"genre_scores_gemma":[0.9976613,0.0000055915934,0.0011736107,0.00027652207,0.0000106832695,0.0000010669178,0.0000067518567,0.0000016492334,0.0008628025],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99962264,0.000012352759,0.00007357638,0.00012845088,0.0000944962,0.00006848478],"domain_scores_gemma":[0.99974084,0.0000701731,0.000021097621,0.00010642065,0.00003072116,0.00003072097],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000048251382,0.000036579062,0.000032953718,0.000027857239,0.00010288921,0.000079942874,0.000113830065,0.000016862703,0.000065001856],"category_scores_gemma":[0.000030331445,0.000035176323,0.0000073863775,0.00012078286,0.000013547636,0.0002767694,0.000022756716,0.000028191684,0.000042938944],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.4392952e-8,0.00014073012,0.025036827,0.000007905386,0.000007954534,0.0000013684677,0.00043946868,0.0002436584,0.008295844,0.2867749,0.016391942,0.66265935],"study_design_scores_gemma":[0.00015871075,0.000014642406,0.016172143,0.0000030462218,0.000001199749,0.0000051973,0.0000052897794,0.97673225,0.00021909898,0.0031376744,0.003466588,0.00008415005],"about_ca_topic_score_codex":0.000005229712,"about_ca_topic_score_gemma":7.7427194e-7,"teacher_disagreement_score":0.9764886,"about_ca_system_score_codex":0.000008639689,"about_ca_system_score_gemma":0.0000029879973,"threshold_uncertainty_score":0.14344488},"labels":[],"label_agreement":null},{"id":"W1899802846","doi":"10.1109/test.1995.529946","title":"Linking diagnostic software to hardware self test in telecom systems","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Software; Computer science; Embedded system; Built-in self-test; Automatic test equipment; Test (biology); Reliability engineering; Computer hardware; Computer architecture; Operating system; Engineering","score_opus":0.020496989334917382,"score_gpt":0.21469202276916696,"score_spread":0.19419503343424957,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1899802846","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033726513,0.0008741003,0.95163786,0.0010391765,0.000732251,0.00052590354,0.000003660208,0.0019988297,0.009461708],"genre_scores_gemma":[0.98948675,0.000009886579,0.00929181,0.00057901157,0.00012162655,0.000028731742,8.803209e-7,0.000011805773,0.0004694738],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99866164,0.00003535166,0.00026984952,0.0004004851,0.0002205412,0.00041212764],"domain_scores_gemma":[0.9978795,0.0014807212,0.00004396674,0.0003922164,0.00006306111,0.00014051772],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019937268,0.00013956186,0.00017806233,0.000171713,0.000112609356,0.00030605498,0.00073532655,0.000054391923,0.000025929812],"category_scores_gemma":[0.0013464364,0.0001297874,0.000035034576,0.0007594049,0.000006398815,0.0003027387,0.00017844104,0.00015213594,0.00054563826],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.7928449e-8,0.00026301204,0.7175548,0.00011695655,0.00000840573,0.0003978606,0.0025341252,0.003883236,0.00012536807,0.0022080322,0.0041856435,0.2687225],"study_design_scores_gemma":[0.0009777524,0.00042709126,0.0938964,0.0019532868,0.000015726322,0.00033431148,0.00021388146,0.87926143,0.00035821632,0.00067597406,0.020174038,0.0017119085],"about_ca_topic_score_codex":0.000103094535,"about_ca_topic_score_gemma":0.000053673877,"teacher_disagreement_score":0.95576024,"about_ca_system_score_codex":0.000072167335,"about_ca_system_score_gemma":0.000019156536,"threshold_uncertainty_score":0.7013258},"labels":[],"label_agreement":null},{"id":"W1902647564","doi":"10.1109/test.1995.529939","title":"A built-in self-test strategy for wireless communication systems","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Baseband; Intermodulation; Wireless; Electronic engineering; Computer science; Communications system; Band-pass filter; Radio frequency; Software-defined radio; Telecommunications; Electrical engineering; Engineering; Bandwidth (computing); Amplifier","score_opus":0.056810115772983026,"score_gpt":0.26328216127249887,"score_spread":0.20647204549951584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1902647564","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2063652,0.0013404205,0.7416953,0.0012081646,0.0001725063,0.0009161904,0.0000038043636,0.0011997048,0.04709871],"genre_scores_gemma":[0.99728084,0.000023625369,0.0021863815,0.000059271737,0.000020699636,0.000041680156,0.0000012682352,0.000005373391,0.00038089103],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99930394,0.000034885546,0.00019220519,0.00018127068,0.00008857185,0.00019912663],"domain_scores_gemma":[0.99903226,0.00034356618,0.00005625673,0.00046552336,0.000061653656,0.000040745177],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023205589,0.00007272165,0.000106390595,0.000059590224,0.00009297514,0.00018224059,0.0007055717,0.000038036505,0.0000036059087],"category_scores_gemma":[0.00003925763,0.00006745012,0.000026100848,0.000249562,0.000009372347,0.00031754657,0.000061467945,0.000065916174,0.000027591415],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.0236962e-7,0.0009967603,0.038532164,0.00023973026,0.000028075076,0.000021102933,0.0024784277,0.0074039437,0.0020141224,0.6390589,0.0044862004,0.3047404],"study_design_scores_gemma":[0.00022939232,0.000044209202,0.0014374788,0.00003975009,0.0000016039953,0.000012341364,0.00006034517,0.9970512,0.000052888907,0.0005913992,0.0003745625,0.000104875064],"about_ca_topic_score_codex":0.0002539288,"about_ca_topic_score_gemma":0.00011598527,"teacher_disagreement_score":0.9896472,"about_ca_system_score_codex":0.00003195499,"about_ca_system_score_gemma":0.000013669426,"threshold_uncertainty_score":0.2750536},"labels":[],"label_agreement":null},{"id":"W1907736196","doi":"10.1109/vtest.1998.670899","title":"An approach to modeling and testing memories and its application to CAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Design for testing; Testability; Fault coverage; Computer science; Automatic test pattern generation; Fault (geology); Reduction (mathematics); Fault model; Word (group theory); Stuck-at fault; Algorithm; Parallel computing; Fault detection and isolation; Embedded system; Reliability engineering; Engineering; Artificial intelligence; Mathematics; Electronic circuit","score_opus":0.06398900898902385,"score_gpt":0.24562356838744134,"score_spread":0.1816345593984175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1907736196","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19069202,0.0000669421,0.80255157,0.00017798087,0.000010571715,0.00012398054,2.2123486e-7,0.00015553494,0.0062211896],"genre_scores_gemma":[0.9250966,0.0000011203588,0.07438685,0.00039566588,0.000046927056,0.000017159857,3.1473155e-7,0.00000479171,0.000050604736],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992477,0.000011638158,0.00010711162,0.00036632447,0.00009887727,0.00016833388],"domain_scores_gemma":[0.99953043,0.00003493871,0.000016048454,0.00018443487,0.00006244332,0.00017169915],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015307558,0.00007863786,0.000079819925,0.000059142287,0.00016761107,0.00017484058,0.00020895523,0.000021440157,6.5162965e-7],"category_scores_gemma":[0.000078480574,0.0000721778,0.000005078569,0.00033867251,0.000005063574,0.00034898164,0.00010227281,0.00004269544,0.000008519515],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.927555e-8,0.00005178186,0.0025010684,0.00002888,0.0000030474373,0.000001164707,0.003908545,0.035598136,0.016877467,0.0184116,0.000026665077,0.92259157],"study_design_scores_gemma":[0.00003793686,0.000029799468,0.000299856,0.0000072715693,0.0000014449095,0.00001885955,0.00008634739,0.9986786,0.00036202685,0.00035296308,0.000014342248,0.000110519795],"about_ca_topic_score_codex":0.000045585028,"about_ca_topic_score_gemma":0.0000041123203,"teacher_disagreement_score":0.96308047,"about_ca_system_score_codex":0.000007850148,"about_ca_system_score_gemma":0.0000041820676,"threshold_uncertainty_score":0.2943325},"labels":[],"label_agreement":null},{"id":"W1914094286","doi":"10.1109/iscas.1993.394073","title":"Fault characterization and testability analysis of emitter coupled logic and comparison with CMOS &amp; BiCMOS circuits","year":2002,"lang":"en","type":"article","venue":"1993 IEEE International Symposium on Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Testability; Emitter-coupled logic; BiCMOS; Logic gate; Fault (geology); Computer science; Electronic engineering; Pass transistor logic; Digital electronics; Engineering; Electronic circuit; Electrical engineering; Voltage; Logic family; Logic synthesis; Reliability engineering; Transistor","score_opus":0.0485256790012604,"score_gpt":0.26484120630778,"score_spread":0.21631552730651962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1914094286","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8977565,0.00017935062,0.10026528,0.00040867843,0.00032570068,0.00027550836,0.000051123076,0.00007186072,0.0006660061],"genre_scores_gemma":[0.99933785,0.00007722616,0.00002453517,0.00016350363,0.000093802766,0.000022901144,0.000042202235,0.00001187316,0.00022610661],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978515,0.00010659289,0.0005979051,0.00065905927,0.0005448119,0.00024012757],"domain_scores_gemma":[0.9985273,0.00030069155,0.00041817743,0.0003357215,0.00027726855,0.00014084503],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004129218,0.0002464183,0.0005394708,0.00029680392,0.00015566821,0.00035072418,0.00032133178,0.00009988539,0.000013383881],"category_scores_gemma":[0.000047967995,0.00020167453,0.000057578127,0.0005418935,0.000113167094,0.0003934722,0.00005128673,0.00014730816,0.0000042588695],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000032487637,0.0004343141,0.8258575,0.00023471913,0.0009553231,0.000020958894,0.0037004552,0.0025648167,0.12700503,0.004372564,0.000051764793,0.034799293],"study_design_scores_gemma":[0.00071334915,0.00021653596,0.19342339,0.00020756603,0.0001827089,0.000102844235,0.000073079624,0.80391324,0.0002417714,0.000025121719,0.00049626606,0.00040410322],"about_ca_topic_score_codex":0.00020430399,"about_ca_topic_score_gemma":0.00004584274,"teacher_disagreement_score":0.80134845,"about_ca_system_score_codex":0.000052310905,"about_ca_system_score_gemma":0.000011803752,"threshold_uncertainty_score":0.82240486},"labels":[],"label_agreement":null},{"id":"W1914871464","doi":"10.1109/test.1995.529820","title":"Arbitrary-precision signal generation for bandlimited mixed-signal testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Bandlimiting; SIGNAL (programming language); Computer science; Electronic engineering; Signal-to-noise ratio (imaging); Noise (video); Field-programmable gate array; Range (aeronautics); Analog signal; Chip; Signal processing; Digital signal processing; Engineering; Computer hardware; Telecommunications; Mathematics; Artificial intelligence; Fourier transform","score_opus":0.10565786476998958,"score_gpt":0.2465325670212083,"score_spread":0.14087470225121873,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1914871464","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037167933,0.00010486362,0.95381874,0.00025370077,0.00018715911,0.00017679013,0.000001838198,0.0003337288,0.00795526],"genre_scores_gemma":[0.8943065,0.000001709463,0.10427236,0.0005170198,0.0004232118,0.000018943896,0.0000065808517,0.000010629999,0.00044308644],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986305,0.000058081387,0.00029053024,0.00044199207,0.00024446083,0.0003344064],"domain_scores_gemma":[0.99873495,0.000648263,0.00008790355,0.00025808823,0.0001666146,0.000104172315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041806945,0.00014537977,0.00013864401,0.00011344971,0.00039755346,0.00026698457,0.00046503465,0.000065741355,0.000117486634],"category_scores_gemma":[0.00026315494,0.00012869971,0.00007501984,0.000452789,0.000016879925,0.0005588099,0.00007511121,0.00012660166,0.00006184455],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.0964804e-7,0.00007152904,0.00087260595,0.000009168666,0.0000086588925,0.000008213735,0.00013930097,0.00078108604,0.0553578,0.0069090053,0.0071023144,0.9287401],"study_design_scores_gemma":[0.0002914907,0.00013173587,0.00031080423,0.000021612097,0.0000054100187,0.000027784077,0.0000069241064,0.98467296,0.012031296,0.0019197724,0.00038869857,0.00019149964],"about_ca_topic_score_codex":0.000014594555,"about_ca_topic_score_gemma":0.0000068422532,"teacher_disagreement_score":0.9838919,"about_ca_system_score_codex":0.000025751791,"about_ca_system_score_gemma":0.000022506547,"threshold_uncertainty_score":0.5248222},"labels":[],"label_agreement":null},{"id":"W1917460951","doi":"10.1109/iscas.1993.394047","title":"A functional-level testability evaluation using a new M-testability approach","year":2002,"lang":"en","type":"article","venue":"1993 IEEE International Symposium on Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Computer science; Path (computing); Design for testing; Reliability engineering; Algorithm; Programming language; Engineering","score_opus":0.20491530232367663,"score_gpt":0.29523164335668706,"score_spread":0.09031634103301042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1917460951","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3306477,0.0005987099,0.6344235,0.0011076217,0.004972173,0.001163668,0.000053710108,0.00034592577,0.02668696],"genre_scores_gemma":[0.9982224,0.000011106738,0.00026383347,0.00014942385,0.0007183531,0.000045772813,0.000014999527,0.000016811924,0.0005572599],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99659777,0.00024630764,0.00060865324,0.0009098506,0.0012914295,0.00034596244],"domain_scores_gemma":[0.9981369,0.00034589064,0.00027385008,0.0005388489,0.0004753627,0.00022919747],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014943337,0.00027753875,0.0002962951,0.0001532993,0.00028433528,0.0005358256,0.0005773678,0.00012044616,0.000056184374],"category_scores_gemma":[0.00025361028,0.00025759492,0.000110625704,0.0003494498,0.000060869774,0.0007054696,0.00007068939,0.00022147308,0.00004170348],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010525556,0.00351892,0.15352717,0.00057261734,0.00067366764,0.00004896381,0.007895441,0.16080761,0.09344702,0.07271077,0.008122054,0.49866524],"study_design_scores_gemma":[0.0006971547,0.00007203843,0.012198474,0.00009272204,0.000023370563,0.0001978301,0.000058282352,0.985126,0.000121912824,0.0005303749,0.0005536162,0.00032819554],"about_ca_topic_score_codex":0.0006337152,"about_ca_topic_score_gemma":0.000010604725,"teacher_disagreement_score":0.8243184,"about_ca_system_score_codex":0.0004226715,"about_ca_system_score_gemma":0.00010608573,"threshold_uncertainty_score":0.9999876},"labels":[],"label_agreement":null},{"id":"W1922915833","doi":"10.1109/icvd.2000.812609","title":"Hierarchical test generation for systems on a chip","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Semiconductor Research Corporation","keywords":"Testability; Design for testing; Automatic test pattern generation; Computer science; System on a chip; Embedded system; Chip; Logic synthesis; Computer architecture; Core (optical fiber); Logic gate; Reliability engineering; Engineering; Electronic circuit; Algorithm","score_opus":0.07613928659928185,"score_gpt":0.2476974535768787,"score_spread":0.17155816697759685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1922915833","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0066272346,0.000059841474,0.96614677,0.000992016,0.00029811868,0.00018099463,0.0000014999495,0.00023581444,0.02545773],"genre_scores_gemma":[0.9945675,0.0000014249272,0.0028033166,0.00038827784,0.0005027276,0.000024338555,0.0000014830304,0.000004091404,0.0017068245],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999403,0.000015190539,0.00011027188,0.00020882029,0.00010898815,0.00015374957],"domain_scores_gemma":[0.9994895,0.00021189131,0.00002381999,0.00019505537,0.000028440332,0.00005129113],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001165057,0.000059170197,0.000065904795,0.000042525415,0.0001235417,0.00015638233,0.00022063057,0.00002704392,0.000008430157],"category_scores_gemma":[0.00014547228,0.00004711322,0.000030247247,0.00011054561,0.000007665456,0.000111463436,0.000018347797,0.00004905747,0.00007640179],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.802615e-8,0.00025198318,0.0012680654,0.000031534197,0.000008900836,0.000009974308,0.00035158332,0.001529513,0.013035554,0.5198675,0.023474516,0.4401708],"study_design_scores_gemma":[0.00011980356,0.00012469088,0.0001291487,0.000009451893,9.597751e-7,0.000011330937,0.0000020345615,0.99715614,0.00031669196,0.00020972411,0.0018465385,0.000073508345],"about_ca_topic_score_codex":0.000006641552,"about_ca_topic_score_gemma":0.0000019988904,"teacher_disagreement_score":0.9956266,"about_ca_system_score_codex":0.000013688733,"about_ca_system_score_gemma":0.000006051599,"threshold_uncertainty_score":0.19212213},"labels":[],"label_agreement":null},{"id":"W1923091211","doi":"10.1109/iscas.2003.1206374","title":"A tester-on-chip implementation in 0.18μ CMOS utilizing a MEMS interface","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Chip; Microelectromechanical systems; Interface (matter); Embedded system; System on a chip; CMOS; Electronic engineering; Automatic test equipment; Computer science; Computer hardware; Engineering; Electrical engineering; Materials science; Reliability engineering","score_opus":0.04227739626725232,"score_gpt":0.3157473720209885,"score_spread":0.2734699757537362,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1923091211","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4773163,0.00006133787,0.4615825,0.00036596795,0.00022519311,0.00023402256,5.7200225e-7,0.00023835826,0.059975747],"genre_scores_gemma":[0.99675155,0.0000012895292,0.0026168881,0.0004971738,0.000013162986,0.000010839095,4.9787553e-7,0.000005911694,0.000102671605],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99898654,0.000058016383,0.00022426852,0.00030160267,0.00014805699,0.00028153593],"domain_scores_gemma":[0.99949867,0.00012741378,0.000050811715,0.00024674958,0.000023020706,0.000053316402],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003498547,0.00010463889,0.000100934354,0.00012177186,0.00006323001,0.00012998423,0.0002982311,0.000024905223,0.000058514957],"category_scores_gemma":[0.00008139825,0.00009476745,0.000029319901,0.00040698628,0.000010029802,0.00032652612,0.00005126466,0.000105808445,0.00006764665],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.654475e-7,0.00023710329,0.12751463,0.0000338723,0.000016845264,0.000048509733,0.0051913755,0.0003424079,0.025583724,0.19318463,0.00071652536,0.6471298],"study_design_scores_gemma":[0.011424082,0.0029514576,0.1524075,0.0011688991,0.000036979844,0.0005202071,0.020683248,0.20190354,0.50583297,0.083113745,0.015448348,0.004509002],"about_ca_topic_score_codex":0.00011251978,"about_ca_topic_score_gemma":0.00016468877,"teacher_disagreement_score":0.6426208,"about_ca_system_score_codex":0.00004852983,"about_ca_system_score_gemma":0.000044652024,"threshold_uncertainty_score":0.38645044},"labels":[],"label_agreement":null},{"id":"W1932346019","doi":"10.1109/dftvs.1993.595745","title":"Some results on yield and local design rule relaxation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"","keywords":"Cluster analysis; Exponent; Relaxation (psychology); Computer science; Optimal design; Yield (engineering); Mathematical optimization; Line (geometry); Algorithm; Mathematics; Artificial intelligence; Machine learning; Geometry","score_opus":0.06322303901327955,"score_gpt":0.2288302460989957,"score_spread":0.16560720708571613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1932346019","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004273915,0.00010928427,0.97660816,0.0014737562,0.0000862946,0.00005441088,3.04016e-7,0.00019281542,0.017201034],"genre_scores_gemma":[0.9942618,0.000016643357,0.003785876,0.00069352187,0.00006259842,0.0000015343942,2.512472e-7,0.0000027322947,0.0011750323],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99941343,0.000020593505,0.000109609326,0.00021411465,0.00011312378,0.00012913127],"domain_scores_gemma":[0.99947864,0.00024035365,0.00003560203,0.00017895101,0.000016068283,0.000050360817],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018365415,0.000057253612,0.000053386684,0.00004367841,0.00009077348,0.00007392535,0.00015153037,0.000033396627,0.000008617417],"category_scores_gemma":[0.00015542106,0.000047336453,0.0000122229985,0.000111117566,0.00001837634,0.00028866605,0.000034023597,0.000067960784,0.00013260414],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.6144486e-7,0.000054638283,0.00013391071,0.000004398199,0.0000041432218,0.000025278416,0.00047267534,0.0009872216,0.00088032195,0.05260686,0.009050032,0.93577987],"study_design_scores_gemma":[0.00046103194,0.00030631755,0.0028224385,0.000058769776,0.0000028602565,0.000031113726,0.000025807525,0.9764417,0.005430413,0.013667403,0.0005187675,0.00023340441],"about_ca_topic_score_codex":0.000020665191,"about_ca_topic_score_gemma":0.0000012255059,"teacher_disagreement_score":0.9899879,"about_ca_system_score_codex":0.000011888657,"about_ca_system_score_gemma":0.000004769547,"threshold_uncertainty_score":0.19303246},"labels":[],"label_agreement":null},{"id":"W1938620772","doi":"10.1109/iccd.1996.563529","title":"Design for testability of integrated operational amplifiers using oscillation-test strategy","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Oscillation (cell signaling); Testability; Design for testing; Electronic engineering; Computer science; Overhead (engineering); Amplifier; Automatic test pattern generation; Operational amplifier; Control theory (sociology); Reliability engineering; Engineering; Electrical engineering; Electronic circuit; CMOS","score_opus":0.13724040282142427,"score_gpt":0.2857139639460925,"score_spread":0.14847356112466822,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1938620772","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050524846,0.000018754226,0.94838744,0.00006473994,0.000030748306,0.00019161213,0.0000060836987,0.00007195639,0.00070384005],"genre_scores_gemma":[0.9167103,6.6284935e-7,0.0831253,0.00005524902,0.000017386696,0.0000047417752,0.0000032208661,0.0000040611353,0.00007904664],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999173,0.000036535723,0.00025894993,0.00023656241,0.00013340337,0.00016153496],"domain_scores_gemma":[0.998721,0.00063900696,0.000071518414,0.00019554642,0.0003237066,0.000049216953],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031814724,0.00008696882,0.0001151677,0.000057590034,0.00013397883,0.00009439223,0.00025400068,0.000038014554,0.000073409836],"category_scores_gemma":[0.0004924143,0.00007459213,0.000037562386,0.0003426282,0.00004230101,0.00039519175,0.000023139433,0.000046738594,0.0000038348503],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001244934,0.0005702369,0.08062647,0.00008782702,0.000043377477,0.0000036981892,0.0009978848,0.54351187,0.16263182,0.08919,0.00089407834,0.12144148],"study_design_scores_gemma":[0.00014428564,0.000079497666,0.0012478809,0.00001025598,0.0000031242237,0.000005715177,0.000030464107,0.99353325,0.0025412051,0.002283863,0.000023720653,0.00009670436],"about_ca_topic_score_codex":0.000075797114,"about_ca_topic_score_gemma":0.0000055633986,"teacher_disagreement_score":0.8661855,"about_ca_system_score_codex":0.00004458086,"about_ca_system_score_gemma":0.000101217374,"threshold_uncertainty_score":0.30417785},"labels":[],"label_agreement":null},{"id":"W1941127798","doi":"10.1109/ats.1996.555160","title":"DP-BIST: a built-in self-test for DSP data paths-a low overhead and high fault coverage technique","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Built-in self-test; Datapath; Boundary scan; Embedded system; Shift register; Overhead (engineering); Fault coverage; Computer science; Automatic test pattern generation; Computer hardware; Engineering; Chip; Integrated circuit; Operating system; Electronic circuit","score_opus":0.03269631457105857,"score_gpt":0.2539821310655654,"score_spread":0.22128581649450682,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1941127798","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0066013616,0.00027311558,0.9874373,0.00072168285,0.00009738239,0.0005843566,0.00006145659,0.0005119347,0.0037114278],"genre_scores_gemma":[0.9537213,0.00009070264,0.045074668,0.0005796693,0.00007641292,0.000052071995,0.00001614111,0.000015482232,0.0003735466],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984469,0.000026465963,0.0002718713,0.00068187836,0.00017821424,0.0003947147],"domain_scores_gemma":[0.998314,0.00044262072,0.00007487879,0.0010206756,0.000046320514,0.00010145633],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038806736,0.00017705893,0.00021457195,0.000100315054,0.00012563645,0.00021780342,0.0011736638,0.00009042752,0.000020533622],"category_scores_gemma":[0.00025118561,0.0001622469,0.000030338324,0.00032271177,0.00002524486,0.00072903524,0.0005187286,0.0001442886,0.000015939042],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.2385066e-7,0.00095684483,0.020252483,0.00031579702,0.000028268312,0.000248342,0.00065928034,0.00003071307,0.0074022845,0.03143899,0.017971575,0.9206946],"study_design_scores_gemma":[0.0012980318,0.00027348445,0.0042930245,0.00017459306,0.000012297118,0.00015840153,0.00001491149,0.97338194,0.0023326073,0.0077466266,0.0096622985,0.0006517979],"about_ca_topic_score_codex":0.00017329234,"about_ca_topic_score_gemma":0.000106427906,"teacher_disagreement_score":0.97335124,"about_ca_system_score_codex":0.000037281927,"about_ca_system_score_gemma":0.000030375215,"threshold_uncertainty_score":0.66162366},"labels":[],"label_agreement":null},{"id":"W1946667159","doi":"10.1109/pacrim.1995.519568","title":"A new BIST architecture: design and implementation in VLSI","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Built-in self-test; Very-large-scale integration; Computer science; Scheme (mathematics); Combinational logic; Signature (topology); Embedded system; Computer architecture; Code (set theory); Design for testing; Chip; Logic gate; Computer hardware; Engineering; Algorithm; Reliability engineering; Testability; Mathematics; Programming language","score_opus":0.03215690340051585,"score_gpt":0.25879373298361125,"score_spread":0.2266368295830954,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1946667159","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028401618,0.00015180606,0.99428093,0.0008404033,0.000020821975,0.00007199741,5.639953e-8,0.00006088324,0.0017329081],"genre_scores_gemma":[0.8630571,0.000010076084,0.13627775,0.00038303164,0.000024750549,0.0000026726323,2.3380193e-7,0.0000026755333,0.00024176088],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99953806,0.000026352032,0.000088911,0.00015067353,0.00006725367,0.00012876287],"domain_scores_gemma":[0.9997817,0.000056293837,0.00001748241,0.00009096925,0.000005472431,0.000048074304],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000100918405,0.000047763162,0.000047155027,0.000071013186,0.00003408884,0.0000812476,0.00013295888,0.000011680591,0.00006762632],"category_scores_gemma":[0.000008489157,0.00004158701,0.000008376857,0.0002175957,0.000005373932,0.00013484134,0.000036085352,0.00004179401,0.000012763058],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.9952205e-8,0.0000041477006,0.0015785063,0.000001516332,8.6138516e-7,0.000005506501,0.0006302292,0.000048926573,0.00042122943,0.003225905,0.00070027413,0.9933829],"study_design_scores_gemma":[0.0028464461,0.0003838534,0.056736737,0.000061434315,0.0000088501465,0.0002561329,0.00023404654,0.86585855,0.006450335,0.06187478,0.0044548535,0.0008339931],"about_ca_topic_score_codex":0.00023056382,"about_ca_topic_score_gemma":0.000107157226,"teacher_disagreement_score":0.9925489,"about_ca_system_score_codex":0.000008931203,"about_ca_system_score_gemma":0.000010172954,"threshold_uncertainty_score":0.1695869},"labels":[],"label_agreement":null},{"id":"W1947113194","doi":"10.1109/vts.2005.76","title":"SRAM Retention Testing: Zero Incremental Time Integration with March Algorithms","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of British Columbia","funders":"CMC Microsystems","keywords":"Computer science; Static random-access memory; Data retention; Session (web analytics); Embedded system; Algorithm; Computer hardware; Parallel computing; Real-time computing","score_opus":0.03457742948732878,"score_gpt":0.24119486864426865,"score_spread":0.20661743915693986,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1947113194","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023356376,0.000013064007,0.9464746,0.00064055575,0.00004065578,0.00013374005,8.467144e-7,0.0004397715,0.028900363],"genre_scores_gemma":[0.8193766,3.5784353e-7,0.17893858,0.00023103476,0.00009770909,0.000006251447,0.000007270181,0.0000069081857,0.0013353184],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989847,0.000033724627,0.00017552171,0.00030519743,0.00027484458,0.0002259956],"domain_scores_gemma":[0.99946153,0.000066703935,0.00006531893,0.00022981108,0.00010981434,0.000066820685],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029201093,0.000110862646,0.000090494264,0.00008360245,0.0001450221,0.00018426933,0.00033087117,0.000033721364,0.00004989495],"category_scores_gemma":[0.000055232274,0.000084734114,0.000024810246,0.00042257147,0.000026288018,0.00070895476,0.00008375921,0.00011405179,0.00022788996],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.0054832e-7,0.000046764122,0.0014066033,0.000002890068,0.0000061597357,0.0000062221,0.000086094195,0.000119408265,0.016665451,0.002112356,0.00037240164,0.9791753],"study_design_scores_gemma":[0.0003127068,0.00024983336,0.0061202114,0.000059833674,0.0000064589203,0.000102256796,0.000020859034,0.98579,0.0061823423,0.00062415586,0.00031003583,0.00022130151],"about_ca_topic_score_codex":0.00008067402,"about_ca_topic_score_gemma":0.000020792397,"teacher_disagreement_score":0.9856706,"about_ca_system_score_codex":0.00006539548,"about_ca_system_score_gemma":0.000042329335,"threshold_uncertainty_score":0.3455357},"labels":[],"label_agreement":null},{"id":"W1947381599","doi":"10.1109/iscas.2001.922035","title":"Deriving accurate ASIC cell fault models for VITAL compliant VHDL simulation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Application-specific integrated circuit; VHDL; Computer science; Fault injection; Embedded system; Fault (geology); Software; Hardware description language; Task (project management); Standard cell; Computer architecture; Integrated circuit; Engineering; Field-programmable gate array; Systems engineering; Programming language; Operating system","score_opus":0.09598267773188587,"score_gpt":0.2725513324951777,"score_spread":0.17656865476329184,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1947381599","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010270509,0.000046139787,0.9765007,0.00016177715,0.00011006037,0.00015285176,0.0000017194772,0.00024466414,0.012511598],"genre_scores_gemma":[0.9827861,0.0000016377176,0.016184304,0.00027214535,0.000061980514,0.000007914112,0.0000015260285,0.000008968557,0.00067542243],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990637,0.000017022952,0.00019327232,0.00029837157,0.00014197352,0.00028567365],"domain_scores_gemma":[0.99923754,0.00029734694,0.000070170296,0.00024273229,0.000081830614,0.00007036],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011044342,0.00011215864,0.00011496791,0.00005331963,0.00020018905,0.00019784107,0.00038164138,0.000038032642,0.000017782879],"category_scores_gemma":[0.000038460043,0.00010204093,0.00006607729,0.00017526453,0.00001139223,0.00083941425,0.00007880078,0.000060223654,0.00006052677],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.0992793e-7,0.00007471385,0.0001247999,0.000029538416,0.0000059527524,0.000005622926,0.0006255313,0.8714511,0.0034588387,0.007139292,0.0005802985,0.11650425],"study_design_scores_gemma":[0.00020631365,0.000032302378,0.000047271624,0.000013260047,0.0000030822473,0.000003609131,0.00002154484,0.9943379,0.0010001791,0.0040552267,0.00012622222,0.00015310067],"about_ca_topic_score_codex":0.000010409588,"about_ca_topic_score_gemma":0.0000039506085,"teacher_disagreement_score":0.9725156,"about_ca_system_score_codex":0.000022554434,"about_ca_system_score_gemma":0.000009021455,"threshold_uncertainty_score":0.41611084},"labels":[],"label_agreement":null},{"id":"W1948676683","doi":"10.1109/iscas.1993.394049","title":"Initiability: A Measure Of Sequential Testability","year":2002,"lang":"en","type":"article","venue":"1993 IEEE International Symposium on Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Initialization; Sequential logic; Measure (data warehouse); Computer science; State (computer science); Algorithm; Point (geometry); Design for testing; Programming language; Mathematics; Data mining; Reliability engineering; Logic gate; Engineering","score_opus":0.06939628466402892,"score_gpt":0.26440341352396163,"score_spread":0.1950071288599327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1948676683","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.78407466,0.0007340565,0.08907049,0.0025927373,0.008033362,0.0009131799,0.00012949662,0.00044683303,0.11400517],"genre_scores_gemma":[0.99937487,0.000018165303,0.000017769116,0.000103872146,0.000272014,0.000020049347,0.0000026826958,0.000009479181,0.00018113032],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979484,0.00014207514,0.0005188658,0.0004891584,0.0006738596,0.00022765044],"domain_scores_gemma":[0.99867487,0.0002803806,0.00021948232,0.00040356937,0.0003079629,0.00011375145],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00067502813,0.00017212509,0.00027043687,0.00010307848,0.00010400514,0.0001939192,0.00062935497,0.00008413052,0.000023536513],"category_scores_gemma":[0.00013270353,0.0001551751,0.00009181377,0.00019445647,0.000082567814,0.00035819117,0.00005667468,0.00015210886,0.000023286184],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000657468,0.0025398158,0.18976025,0.00094508636,0.00069345714,0.00021073234,0.00891979,0.004699582,0.2345264,0.22898415,0.002470623,0.32624355],"study_design_scores_gemma":[0.0037950445,0.0013594098,0.022826243,0.0016709036,0.00008720848,0.0010558851,0.00039267883,0.940182,0.010910805,0.0032865175,0.012361807,0.0020715322],"about_ca_topic_score_codex":0.0001930608,"about_ca_topic_score_gemma":0.0000074767095,"teacher_disagreement_score":0.9354824,"about_ca_system_score_codex":0.00008656341,"about_ca_system_score_gemma":0.0000240148,"threshold_uncertainty_score":0.6327857},"labels":[],"label_agreement":null},{"id":"W1949070107","doi":"10.1109/ectc.1996.550764","title":"A practical test method for DC-DC converter qualification","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Converters; Robustness (evolution); Electrical engineering; Power electronics; Computer science; Electronic engineering; Electronics; Power (physics); Engineering; Voltage","score_opus":0.13446379708999762,"score_gpt":0.36703756502218426,"score_spread":0.23257376793218665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1949070107","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000040487466,0.00001305439,0.9821764,0.008414686,0.00008694407,0.00012361453,0.0000010064193,0.00019106647,0.008952712],"genre_scores_gemma":[0.45035863,0.000002268787,0.54514647,0.0020640485,0.000100718775,0.00003067716,0.0000015654031,0.0000067421165,0.0022889085],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991764,0.000048670732,0.00017158945,0.00027916106,0.00012704422,0.00019715409],"domain_scores_gemma":[0.9981068,0.001380207,0.000061704486,0.00029224897,0.000089168454,0.00006991607],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041933925,0.00007441352,0.00009568319,0.000040340852,0.000097563614,0.00012753214,0.00025385208,0.000041895484,0.000090909634],"category_scores_gemma":[0.000861991,0.0000624982,0.00004732226,0.00017155886,0.0000132513005,0.00037989044,0.000036616242,0.0000658656,0.00021843222],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3364725e-7,0.00022210981,0.0008182116,0.000020431944,0.00001127684,0.0000056927693,0.0005956768,0.0000023292323,0.006215114,0.25903034,0.033184145,0.69989455],"study_design_scores_gemma":[0.00019912417,0.0000652359,0.00021214783,0.0000056957197,0.0000061494784,0.000045706594,0.000031374057,0.98446304,0.0017316621,0.0022581592,0.01085685,0.0001248856],"about_ca_topic_score_codex":0.000016785463,"about_ca_topic_score_gemma":0.0000032999776,"teacher_disagreement_score":0.98446065,"about_ca_system_score_codex":0.000015470876,"about_ca_system_score_gemma":0.000017396656,"threshold_uncertainty_score":0.28075773},"labels":[],"label_agreement":null},{"id":"W1954427394","doi":"10.1109/ccece.1993.332197","title":"On fault coverage in VLSI built-in self-test with multiple intermediate signature analysis","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Signature (topology); Benchmark (surveying); Fault coverage; Computer science; Fault (geology); Very-large-scale integration; Data mining; Algorithm; Electronic circuit; Engineering; Mathematics; Embedded system","score_opus":0.009397311513565787,"score_gpt":0.20907886672962223,"score_spread":0.19968155521605643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1954427394","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8444498,0.00008816599,0.14348006,0.00041065115,0.00007468594,0.00020584275,0.0000042608563,0.0003731502,0.0109133795],"genre_scores_gemma":[0.9978606,0.000011455956,0.0012390355,0.0005871372,0.000021632328,0.00000898531,0.000003004737,0.000008288851,0.00025987838],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985893,0.000050073708,0.00024224434,0.000491434,0.00026021662,0.00036677724],"domain_scores_gemma":[0.9988279,0.0005448306,0.00007182046,0.00043480092,0.000036362148,0.000084303705],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017530465,0.00017578542,0.00026122722,0.00050494226,0.00004661342,0.00012087112,0.00062569656,0.000078016885,0.000058403228],"category_scores_gemma":[0.00018048532,0.00013526501,0.00007025367,0.0021750438,0.000017113944,0.00032395526,0.000088410656,0.0003197752,0.000056822504],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012052176,0.00082143955,0.9143249,0.000020150599,0.00009168653,0.0006993653,0.002182382,0.02662543,0.00042754767,0.0012281041,0.00038327402,0.05319454],"study_design_scores_gemma":[0.0008193667,0.00015010373,0.12044744,0.00004803334,0.000016676528,0.000005418427,0.000024743336,0.87773836,0.0002124747,0.0002225001,0.00006132317,0.00025355292],"about_ca_topic_score_codex":0.00018023398,"about_ca_topic_score_gemma":0.002603959,"teacher_disagreement_score":0.85111296,"about_ca_system_score_codex":0.000074687174,"about_ca_system_score_gemma":0.00001471835,"threshold_uncertainty_score":0.55159473},"labels":[],"label_agreement":null},{"id":"W1955890204","doi":"10.1007/3-540-44798-9_11","title":"Register Transformations with Multiple Clock Domains","year":2001,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Retiming; Digital clock manager; Abstraction; Clock skew; Clock domain crossing; Domain (mathematical analysis); Clock gating; Synchronous circuit; Range (aeronautics); Clock signal; Timing failure; Computer architecture; Parallel computing; Telecommunications","score_opus":0.019378182821370687,"score_gpt":0.22753063649278835,"score_spread":0.20815245367141766,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1955890204","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00008713414,0.00021090862,0.97015965,0.00082654844,0.00046628897,0.0003367056,0.0000048417182,0.00026497146,0.027642943],"genre_scores_gemma":[0.7156423,0.000078929996,0.2791982,0.00307031,0.0007469944,0.00002260339,0.000015036288,0.00007532462,0.0011503211],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966014,0.000024078763,0.0004952448,0.0012143862,0.00091878616,0.0007461266],"domain_scores_gemma":[0.9976049,0.00042917926,0.00024570656,0.0012909446,0.00022341443,0.00020586881],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004986686,0.00050801225,0.00045580292,0.0006909047,0.00045297286,0.0006135495,0.0026987563,0.00023172278,0.000014830542],"category_scores_gemma":[0.00005444113,0.0004139653,0.000121408724,0.0008261543,0.0005696293,0.00096196594,0.00033521611,0.00077374635,0.000049817183],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012313559,0.000035034667,0.0005088454,0.000042061925,0.000014675139,0.00024926712,0.0013894055,0.027878003,0.00005784778,0.023663452,0.00003118972,0.94612896],"study_design_scores_gemma":[0.0011905652,0.00047019628,0.0005687108,0.0013599207,0.00002722154,0.0011921752,7.8823865e-7,0.87303376,0.0004774381,0.10098073,0.018800732,0.0018977606],"about_ca_topic_score_codex":0.00003405731,"about_ca_topic_score_gemma":0.00036166006,"teacher_disagreement_score":0.9442312,"about_ca_system_score_codex":0.00022001912,"about_ca_system_score_gemma":0.0004565353,"threshold_uncertainty_score":0.9998312},"labels":[],"label_agreement":null},{"id":"W1965206671","doi":"10.5555/1015090.1015327","title":"Automatic process migration of datapath hard IP libraries","year":2004,"lang":"en","type":"article","venue":"Asia and South Pacific Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer architecture; Computer science; Process (computing); Reusability; Integrated circuit design; Embedded system; Software; Operating system","score_opus":0.04543135963890113,"score_gpt":0.23910169904037587,"score_spread":0.19367033940147474,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1965206671","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12123786,0.000046885587,0.876973,0.00030044033,0.00006618878,0.00021084058,0.000005399932,0.00037034738,0.00078906753],"genre_scores_gemma":[0.9665523,0.0000051246566,0.03332141,0.000032405733,0.000015677906,0.000020592677,0.000012631152,0.000006890171,0.000032950946],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987374,0.00008888141,0.00036236804,0.00033727803,0.000275377,0.00019867529],"domain_scores_gemma":[0.99907845,0.00009325974,0.00026203095,0.0003317543,0.00015098817,0.00008352948],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003177604,0.00015696463,0.00021466598,0.00013512484,0.00016462304,0.0004171727,0.00038617672,0.00007058317,0.000013099959],"category_scores_gemma":[0.00014606715,0.00014281439,0.000024996767,0.0003705365,0.00009351916,0.001319191,0.00004430988,0.00008594586,0.00002037084],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000032386813,0.00020862128,0.008445559,0.0007132778,0.00007401075,0.000026729518,0.11414501,0.0014494812,0.012742923,0.41656756,0.00018251452,0.44544107],"study_design_scores_gemma":[0.00075696746,0.00024414863,0.02722388,0.00048919243,0.000030088699,0.000045658842,0.003606688,0.90427893,0.010467486,0.05234994,0.00003420802,0.00047279452],"about_ca_topic_score_codex":0.0000100286925,"about_ca_topic_score_gemma":0.0000010647308,"teacher_disagreement_score":0.90282947,"about_ca_system_score_codex":0.000012802841,"about_ca_system_score_gemma":0.0003258347,"threshold_uncertainty_score":0.5823802},"labels":[],"label_agreement":null},{"id":"W1966120745","doi":"10.1002/jcd.20149","title":"Mixed covering arrays on graphs","year":2007,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa; University of Waterloo","funders":"","keywords":"Combinatorics; Mathematics; Bipartite graph; Vertex (graph theory); Alphabet; Graph; Row; Discrete mathematics; Computer science","score_opus":0.04613618521940243,"score_gpt":0.26001373705092606,"score_spread":0.21387755183152363,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966120745","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11445546,0.00007021795,0.8702469,0.000118504875,0.009712792,0.0000585018,2.3546106e-7,0.000054344717,0.0052830623],"genre_scores_gemma":[0.9959296,0.000006725147,0.0033325735,0.00012526455,0.0005762383,2.689517e-7,1.0720784e-7,0.000009510714,0.000019721489],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9984022,0.00007598791,0.0004995891,0.00014295845,0.0005634435,0.00031587243],"domain_scores_gemma":[0.99843943,0.00049104576,0.00041253114,0.0002271214,0.0002340344,0.00019585693],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018495513,0.00013217462,0.00024990275,0.00027666136,0.00013701033,0.00013655737,0.00077305036,0.00007038959,0.0000058494206],"category_scores_gemma":[0.00033678062,0.000115149065,0.00016939368,0.00045676,0.000025357227,0.00043289736,0.00004473918,0.00033831093,0.000018330522],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020424575,0.00036016083,0.0017432222,0.00001617048,0.00007523318,0.00075232075,0.0004753552,0.00032203435,0.03826804,0.8921767,0.002693714,0.063096635],"study_design_scores_gemma":[0.0071703955,0.0053915167,0.018419828,0.0006215738,0.00007383924,0.0009788937,0.0001614928,0.0021739027,0.13550042,0.81926876,0.009126464,0.001112924],"about_ca_topic_score_codex":0.0000033285494,"about_ca_topic_score_gemma":5.1432136e-7,"teacher_disagreement_score":0.88147414,"about_ca_system_score_codex":0.00007713072,"about_ca_system_score_gemma":0.00011142283,"threshold_uncertainty_score":0.46956426},"labels":[],"label_agreement":null},{"id":"W1966558271","doi":"10.1109/mdat.2013.2274651","title":"Evolution of Graphics Northbridge Test and Debug Architectures Across Four Generations of AMD ASICs","year":2013,"lang":"en","type":"article","venue":"IEEE Design and Test","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Debugging; Application-specific integrated circuit; Graphics; Computer architecture; Embedded system; Architecture; Computer science; Operating system","score_opus":0.029648559029666927,"score_gpt":0.23468042502225062,"score_spread":0.2050318659925837,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966558271","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5145561,0.00018381845,0.48498195,0.000061689934,0.000036146528,0.00010781723,0.000008042236,0.00003124925,0.000033183616],"genre_scores_gemma":[0.99295753,0.00001740797,0.006900701,0.00005021105,0.000044637985,0.00000921619,9.3377145e-7,0.00000583932,0.000013502419],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9992369,0.00003656129,0.0002126652,0.00020502928,0.00012911654,0.00017973824],"domain_scores_gemma":[0.9986076,0.00085512473,0.00011461665,0.00019953419,0.00014919999,0.00007396603],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019131333,0.00010349167,0.00014483031,0.000071354065,0.00016017072,0.000075548305,0.00018073895,0.00004750999,7.6495115e-7],"category_scores_gemma":[0.00031107318,0.000091518516,0.00002946574,0.00027629102,0.00013957669,0.00014969063,0.000041238145,0.00008688137,0.0000013386091],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.5220704e-7,0.00024836254,0.6310469,0.00012788859,0.000028466191,0.000010339393,0.001763732,0.0016871128,0.24621229,0.008405396,0.00047605333,0.10999292],"study_design_scores_gemma":[0.00040473297,0.00037476738,0.6637322,0.000077848825,0.000018334687,0.00011692176,0.000033367436,0.30344996,0.020326257,0.011177646,0.000018023871,0.00026999213],"about_ca_topic_score_codex":0.00030404984,"about_ca_topic_score_gemma":0.000074825395,"teacher_disagreement_score":0.47840145,"about_ca_system_score_codex":0.0000067521764,"about_ca_system_score_gemma":0.000048510774,"threshold_uncertainty_score":0.37320167},"labels":[],"label_agreement":null},{"id":"W1967263853","doi":"10.1145/2742060.2742122","title":"Statistically Validating the Impact of Process Variations on Analog and Mixed Signal Designs","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Latin hypercube sampling; Monte Carlo method; Robustness (evolution); Process variation; Computer science; Jackknife resampling; Mixed-signal integrated circuit; Analogue electronics; Variation (astronomy); Process (computing); Design of experiments; Algorithm; Electronic circuit; Integrated circuit; Statistics; Engineering; Mathematics; Electrical engineering","score_opus":0.09521166788879064,"score_gpt":0.3359741388160355,"score_spread":0.24076247092724484,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967263853","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08086964,0.0000069360494,0.91528165,0.000113664566,0.00001767564,0.00006986049,0.0000039479673,0.00004373964,0.0035928735],"genre_scores_gemma":[0.9904651,2.4788366e-7,0.009437417,0.000051843217,0.000021015408,0.0000031890263,0.0000014728035,0.0000032504586,0.000016463735],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992588,0.00008427284,0.00016199239,0.00015639358,0.00019064141,0.00014788269],"domain_scores_gemma":[0.9987972,0.00069833256,0.000081254795,0.0001628837,0.00016695805,0.00009339765],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046408887,0.00007438872,0.00009637118,0.000043803386,0.00009903885,0.000104990766,0.00029186954,0.000019313407,0.000009971267],"category_scores_gemma":[0.00056109607,0.000042977485,0.000024126914,0.0002756748,0.000038001257,0.00016593051,0.00004580185,0.0000702946,0.000003982435],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000037270881,0.00038484167,0.09601658,0.0000450291,0.00015915922,0.000025507852,0.008331669,0.030706985,0.0055105337,0.5088267,0.0023179946,0.3476713],"study_design_scores_gemma":[0.0003961465,0.000718833,0.061271027,0.00003784518,0.000016203541,0.000027844466,0.00022923673,0.874231,0.001824569,0.061053455,0.0000022812694,0.00019158497],"about_ca_topic_score_codex":0.00014818744,"about_ca_topic_score_gemma":0.0000056452504,"teacher_disagreement_score":0.9095955,"about_ca_system_score_codex":0.00001750287,"about_ca_system_score_gemma":0.0001951339,"threshold_uncertainty_score":0.1752571},"labels":[],"label_agreement":null},{"id":"W1970455331","doi":"10.5555/1266366.1266414","title":"Interactive presentation: Low cost debug architecture using lossy compression for silicon debug","year":2007,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Background debug mode interface; Computer science; Lossy compression; Embedded system; Field-programmable gate array; Architecture; Computer architecture; Computer hardware; Operating system","score_opus":0.03424140884789944,"score_gpt":0.29718538812241213,"score_spread":0.2629439792745127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1970455331","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.094813175,0.00008365747,0.9038728,0.00008703054,0.0001484695,0.0005091567,0.0000032986543,0.0001926444,0.00028977916],"genre_scores_gemma":[0.970517,0.0000070049705,0.029073568,0.00020879798,0.00010898064,0.000012821945,0.000012120359,0.000017294957,0.000042453834],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869794,0.00012255124,0.00034897903,0.00036869364,0.00016962043,0.0002922332],"domain_scores_gemma":[0.99725425,0.0020251535,0.0001748741,0.00020901649,0.00024680025,0.000089913345],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005653391,0.0001648362,0.00016473695,0.00021666687,0.00024568834,0.00020850176,0.0002874068,0.000052441275,0.0000031869326],"category_scores_gemma":[0.0008567491,0.00015125755,0.000027223201,0.00059132767,0.00004839893,0.00055516016,0.00006813996,0.0001341043,0.0000043844707],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020475421,0.0005135667,0.08712389,0.00027304588,0.000032823304,0.0001265332,0.009651201,0.022940606,0.065887295,0.0028898153,0.0005100131,0.81003076],"study_design_scores_gemma":[0.00082459603,0.00011209278,0.106506936,0.00030908626,0.000009966787,0.00011152811,0.000053267333,0.8776035,0.012290651,0.0014409254,0.0004464092,0.0002910713],"about_ca_topic_score_codex":0.000034522676,"about_ca_topic_score_gemma":0.000022573535,"teacher_disagreement_score":0.8757038,"about_ca_system_score_codex":0.000041210023,"about_ca_system_score_gemma":0.00007014375,"threshold_uncertainty_score":0.61681044},"labels":[],"label_agreement":null},{"id":"W1971840499","doi":"10.1109/isqed.2008.4479840","title":"Partitioning for Selective Flip-Flop Redundancy in Sequential Circuits","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Redundancy (engineering); Spare part; Benchmark (surveying); Computer science; Parallel computing; Electronic circuit; FLOPS; Flip-flop; Interconnection; Sequential logic; Overhead (engineering); Transistor; Built-in self-test; Embedded system; Logic gate; Electronic engineering; Reliability engineering; Engineering; Algorithm; CMOS; Electrical engineering; Telecommunications","score_opus":0.05675239136322672,"score_gpt":0.26882094904441134,"score_spread":0.21206855768118463,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1971840499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08639035,0.00006457426,0.89515203,0.00022503376,0.0002277266,0.00020401741,0.000001231192,0.00025164694,0.017483415],"genre_scores_gemma":[0.9954869,0.000004155015,0.0036916418,0.00022224105,0.00011813489,0.000039002127,0.000002892352,0.0000070707083,0.00042797538],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989772,0.00003121558,0.0002023581,0.00032558097,0.00012981893,0.00033384608],"domain_scores_gemma":[0.9995298,0.00010320438,0.000049171977,0.0001677229,0.00009168485,0.000058415753],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018655893,0.00009197453,0.00012447171,0.000103331105,0.00024540393,0.00005586154,0.0002888692,0.000042349835,0.000008486874],"category_scores_gemma":[0.00012512009,0.00009422352,0.000052572253,0.00047004383,0.00002860331,0.00045707676,0.00004637531,0.0000959518,0.000022671593],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000014432944,0.0005025137,0.12610005,0.00008197482,0.00007954368,0.00037198878,0.013327845,0.0026792297,0.031024061,0.17662987,0.008701324,0.6405001],"study_design_scores_gemma":[0.0070389346,0.0010187611,0.24635749,0.0004992866,0.000032145166,0.0015256132,0.0003697869,0.52961546,0.12149874,0.08174606,0.007303466,0.0029942424],"about_ca_topic_score_codex":0.00006281549,"about_ca_topic_score_gemma":0.00006426328,"teacher_disagreement_score":0.90909654,"about_ca_system_score_codex":0.000062217645,"about_ca_system_score_gemma":0.00014288521,"threshold_uncertainty_score":0.38423237},"labels":[],"label_agreement":null},{"id":"W1972346095","doi":"10.5555/2840819.2840933","title":"Reducing Post-Silicon Coverage Monitoring Overhead with Emulation and Bayesian Feature Selection","year":2015,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Emulation; Metric (unit); Overhead (engineering); Bayesian probability; Set (abstract data type); Data mining; Coverage probability; Algorithm; Artificial intelligence; Engineering; Mathematics; Statistics","score_opus":0.06592253746372478,"score_gpt":0.2829704950587749,"score_spread":0.21704795759505013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1972346095","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.048635587,0.000017263383,0.94808596,0.0011350593,0.00060226064,0.00015950488,0.0000015770136,0.00020118734,0.0011616002],"genre_scores_gemma":[0.9500913,0.000004789814,0.04916067,0.00021823408,0.000392856,0.000009031181,0.000006534557,0.000012248054,0.00010430487],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99847025,0.00011738872,0.0001918611,0.00051529903,0.00048417275,0.0002210493],"domain_scores_gemma":[0.99881595,0.00014332178,0.00013997467,0.00019607357,0.00055108365,0.0001535709],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002982608,0.00020341108,0.00016178761,0.00020655282,0.00012681233,0.0006363888,0.00042076685,0.00007647702,0.000004793826],"category_scores_gemma":[0.00005293916,0.00018415171,0.000028007013,0.00020071647,0.00002574488,0.00088998704,0.00009025675,0.00024317375,0.000011269799],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000080979116,0.00019121115,0.02093783,0.000025450443,0.00016687482,0.00013859538,0.003167743,0.08360903,0.0135862185,0.09133154,0.0007082298,0.7860563],"study_design_scores_gemma":[0.0007272794,0.00062467484,0.011730279,0.0002488831,0.0000064313354,0.00017114243,0.000030658215,0.9795008,0.0025759186,0.0040552206,0.00005023215,0.00027851982],"about_ca_topic_score_codex":0.000070811766,"about_ca_topic_score_gemma":0.0000037886418,"teacher_disagreement_score":0.90145576,"about_ca_system_score_codex":0.00015370085,"about_ca_system_score_gemma":0.00019472447,"threshold_uncertainty_score":0.75094885},"labels":[],"label_agreement":null},{"id":"W1973688898","doi":"10.1109/eptc.2013.6745814","title":"Test-time reduction methodology: Innovative ways to reduce test time for server products","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Microprocessor; Computer science; Embedded system; Reduction (mathematics); Test (biology); Reliability engineering; Test method; Power (physics); Test compression; Server; Automatic test equipment; Operating system; Automatic test pattern generation; Engineering; Electrical engineering","score_opus":0.08701717822965149,"score_gpt":0.295640873382946,"score_spread":0.20862369515329449,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973688898","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.105195336,0.000019780005,0.8447884,0.034951642,0.0007145911,0.002681015,0.0000133255035,0.0014681434,0.0101677915],"genre_scores_gemma":[0.33860096,6.5080314e-7,0.638921,0.0023478586,0.0006406443,0.00025815607,0.000012906431,0.00003400997,0.019183753],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981493,0.00006410137,0.00035204782,0.0007651587,0.00019561301,0.00047381094],"domain_scores_gemma":[0.99682,0.001137246,0.00013823557,0.0006214265,0.0011623747,0.00012077208],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0011271953,0.00020428406,0.00027068332,0.00018723962,0.00020173812,0.00018232677,0.000703685,0.000085680505,0.00009551518],"category_scores_gemma":[0.006097237,0.00017579334,0.000042106283,0.0016375502,0.000046618956,0.00090816827,0.0002216097,0.00013743872,0.0017711049],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.250562e-7,0.00007445275,0.00005877743,0.000016449249,0.0000117198115,9.448729e-7,0.00040331823,0.00001865468,0.8678163,0.005268686,0.03631728,0.09001283],"study_design_scores_gemma":[0.00044535377,0.00075816753,0.0052639246,0.000062431616,0.000014283153,0.00012797835,0.0000627847,0.020999964,0.9575143,0.011825083,0.0022269553,0.00069877965],"about_ca_topic_score_codex":0.000077725876,"about_ca_topic_score_gemma":6.271413e-7,"teacher_disagreement_score":0.23340563,"about_ca_system_score_codex":0.000060976887,"about_ca_system_score_gemma":0.00013500407,"threshold_uncertainty_score":0.99900615},"labels":[],"label_agreement":null},{"id":"W1974945585","doi":"10.1109/eptc.2013.6745815","title":"Waiting time optimization of non-deterministic tests at ATE","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Chip; Reliability engineering; Test (biology); Test compression; Orthogonal array testing; Embedded system; Automatic test pattern generation; Engineering; Operating system; Software; Electronic circuit","score_opus":0.010945228228931993,"score_gpt":0.2149494171637857,"score_spread":0.20400418893485373,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974945585","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22688454,0.0000095495825,0.72534037,0.00017350889,0.0000752413,0.0001483711,5.335377e-7,0.00019671868,0.047171164],"genre_scores_gemma":[0.9766605,6.6612455e-7,0.021604875,0.00010164042,0.00002554792,0.000004470858,0.0000017565035,0.0000055036485,0.0015950464],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993193,0.000015010172,0.00019436584,0.00018089302,0.00011836377,0.00017208143],"domain_scores_gemma":[0.99941146,0.00012357987,0.00009661281,0.0002244627,0.00009056668,0.00005332752],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009247421,0.00007296457,0.00010478156,0.000048212743,0.00007865033,0.00006125064,0.00031530563,0.000026212434,0.00019767716],"category_scores_gemma":[0.00008594794,0.00006323102,0.000029480698,0.00017821103,0.000020613512,0.00030271415,0.000157978,0.00003223539,0.0004308175],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.9682613e-7,0.00017146583,0.0164318,0.00015445982,0.000038570375,0.000037096946,0.0010740604,0.1330228,0.23779649,0.0038012895,0.0034648716,0.6040068],"study_design_scores_gemma":[0.000075706004,0.0000300425,0.002848001,0.000026362028,0.0000020969135,0.000012060446,0.0000031556788,0.9952287,0.0015252295,0.0001586031,0.000006369981,0.00008368262],"about_ca_topic_score_codex":0.000044019915,"about_ca_topic_score_gemma":9.4425576e-7,"teacher_disagreement_score":0.8622059,"about_ca_system_score_codex":0.000016792002,"about_ca_system_score_gemma":0.000019768995,"threshold_uncertainty_score":0.5537431},"labels":[],"label_agreement":null},{"id":"W1978718503","doi":"10.1109/tim.2014.2313431","title":"On System-on-Chip Testing Using Hybrid Test Vector Compression","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Lossless compression; Computer science; Test vector; Embedded system; System on a chip; Computer hardware; Test compression; Overhead (engineering); Benchmark (surveying); Data compression; Very-large-scale integration; Automatic test pattern generation; Integration testing; Fault coverage; Electronic circuit; Software; Engineering; Test set; Algorithm","score_opus":0.06817084494368852,"score_gpt":0.2532771614171576,"score_spread":0.1851063164734691,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1978718503","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12550935,0.0000055170294,0.87133366,0.000097701086,0.0007386665,0.00022004744,0.0000058100704,0.00022514012,0.0018640987],"genre_scores_gemma":[0.9972547,0.000001344225,0.002309114,0.0003376507,0.000050496496,0.000021683763,9.121183e-7,0.000013336926,0.000010743371],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983461,0.000113508926,0.00028529493,0.00039640084,0.000630277,0.00022839996],"domain_scores_gemma":[0.99911946,0.0002412061,0.00012830863,0.0002599235,0.000119179145,0.00013192958],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044822638,0.0001902933,0.000155929,0.00017944958,0.00060543825,0.00016232934,0.00016787434,0.000033040906,0.000004928881],"category_scores_gemma":[0.00004323803,0.00017493594,0.000046982816,0.00021335989,0.00002618518,0.00020653446,0.0000020439973,0.00017397357,0.00002521716],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009526184,0.0005608826,0.00044649135,0.00016688972,0.00004431632,0.0000071651807,0.0003766033,0.029093,0.115305886,0.0034191578,0.00006050738,0.8505096],"study_design_scores_gemma":[0.002485998,0.0014028486,0.0027860247,0.0020590676,0.00006104186,0.00009221098,0.00021630956,0.7852291,0.20471554,0.00025040394,0.00010534115,0.000596121],"about_ca_topic_score_codex":0.00004660142,"about_ca_topic_score_gemma":0.0000076125093,"teacher_disagreement_score":0.87174535,"about_ca_system_score_codex":0.00024198016,"about_ca_system_score_gemma":0.00004680136,"threshold_uncertainty_score":0.71336806},"labels":[],"label_agreement":null},{"id":"W1979404875","doi":"10.1007/s10836-005-1543-z","title":"Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Automatic test pattern generation; Combinational logic; Computer science; Equivalence (formal languages); Algorithm; Reliability engineering; Sequential logic; Fault coverage; Parallel computing; Electronic circuit; Logic gate; Engineering; Mathematics; Electrical engineering; Discrete mathematics","score_opus":0.06617603612310759,"score_gpt":0.274039001556087,"score_spread":0.20786296543297944,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1979404875","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7214885,0.0017967854,0.27545843,0.0007954002,0.00015724203,0.00008648052,0.0000011086578,0.000031879466,0.00018418877],"genre_scores_gemma":[0.99418044,0.000012416989,0.0050583193,0.0002066532,0.00051562453,0.0000019835675,0.0000023615657,0.00000797534,0.000014195379],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982592,0.0000746685,0.0005907226,0.00023217492,0.00044525482,0.0003979982],"domain_scores_gemma":[0.9967809,0.0021703641,0.0004801742,0.00009059352,0.00039257322,0.00008543741],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001032999,0.00013752529,0.00018867635,0.00024878085,0.00020922642,0.00013526727,0.0002683701,0.000054533408,0.0000147341825],"category_scores_gemma":[0.0047183684,0.00013733612,0.000052038144,0.0004960427,0.000047198144,0.0009763471,0.00006323941,0.00041597182,0.0000034287864],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000010724833,0.00070459605,0.21522067,0.000051155763,0.00005359117,0.00014957853,0.00024596276,0.31674647,0.09970283,0.072010264,0.00024826985,0.29486552],"study_design_scores_gemma":[0.000917148,0.0002744307,0.07834149,0.00016963203,0.000015950402,0.0023644527,0.000010560602,0.9084009,0.0003184672,0.008937309,0.000051079,0.0001986138],"about_ca_topic_score_codex":0.000008845192,"about_ca_topic_score_gemma":0.000013484612,"teacher_disagreement_score":0.59165436,"about_ca_system_score_codex":0.0003466856,"about_ca_system_score_gemma":0.0005630116,"threshold_uncertainty_score":0.56486684},"labels":[],"label_agreement":null},{"id":"W1982372429","doi":"10.1109/cjece.2007.4413128","title":"Test bus assignment, sizing, and partitioning for system-on-chip","year":2007,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Sizing; Chip; Embedded system; Computer science; System on a chip; Design for testing; Test (biology); Engineering; Reliability engineering; Testability","score_opus":0.009261576874844716,"score_gpt":0.18543875566140972,"score_spread":0.176177178786565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1982372429","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03382892,0.00076215144,0.96494544,0.00010560668,0.00021347382,0.000048207974,7.8496606e-7,0.000023591341,0.00007180576],"genre_scores_gemma":[0.99219984,0.0000037622729,0.007276315,0.00013836728,0.00036800845,9.3276356e-7,2.1706776e-7,0.000007122165,0.000005432458],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99918884,0.000006687189,0.00023605817,0.0001323762,0.00008524956,0.0003508034],"domain_scores_gemma":[0.99880004,0.00051099056,0.00007355869,0.000064378895,0.00006226884,0.0004887376],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003476332,0.000099599085,0.00015332366,0.0002415416,0.00013878646,0.0001741446,0.00016493328,0.00003831646,3.0042358e-7],"category_scores_gemma":[0.00011362298,0.000091938884,0.000038230373,0.0001960947,0.000010987846,0.00013573778,0.000011286534,0.00016016155,3.623536e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002645338,0.000048051836,0.031560346,0.00022565573,0.00012024552,0.0010172287,0.00067008584,0.013071118,0.001969245,0.116819575,0.0007614827,0.83373433],"study_design_scores_gemma":[0.000648296,0.0009578663,0.029207723,0.00041346689,0.000019882193,0.0016201992,0.000011451708,0.96188515,0.0006612626,0.00034600368,0.0038980055,0.000330712],"about_ca_topic_score_codex":0.000037195085,"about_ca_topic_score_gemma":0.000036006808,"teacher_disagreement_score":0.9583709,"about_ca_system_score_codex":0.00007874001,"about_ca_system_score_gemma":0.000091548376,"threshold_uncertainty_score":0.3749159},"labels":[],"label_agreement":null},{"id":"W1986150659","doi":"10.1260/1708-5284.10.1.73","title":"Fault-tolerance in VLSI systems design using data compression under constraints of failure probabilities-overview and current status","year":2013,"lang":"en","type":"article","venue":"World Journal of Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Very-large-scale integration; Aliasing; Computer science; Combinational logic; Benchmark (surveying); Fault coverage; Computer engineering; Algorithm; Electronic circuit; Engineering; Embedded system; Logic gate; Filter (signal processing)","score_opus":0.08887460121050278,"score_gpt":0.28221967389244124,"score_spread":0.19334507268193846,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1986150659","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08940955,0.016206607,0.8937486,0.000043025997,0.00037523726,0.00018328759,0.0000032465186,0.000017483964,0.000012985727],"genre_scores_gemma":[0.97524065,0.0001315636,0.02455872,0.000006448563,0.000051767664,0.0000011682475,4.860563e-7,0.0000074139857,0.0000017897403],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998792,0.0000654557,0.0005245981,0.00016007824,0.00021972723,0.00023812377],"domain_scores_gemma":[0.9990443,0.00021277294,0.00026067544,0.00026369578,0.00011737369,0.00010120818],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005006487,0.00012000442,0.000299658,0.00022335359,0.000027271079,0.0001064872,0.0004801835,0.000021479325,0.0000036110962],"category_scores_gemma":[0.000081503415,0.000103147526,0.000025205727,0.00031710093,0.000033351298,0.000871006,0.00015380057,0.00024898682,3.8753066e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.3381945e-7,0.000038152306,0.0026582987,0.00052488776,0.000019595613,0.000011905015,0.00029376155,0.93993485,0.008615546,0.0014887635,0.000072975556,0.046340838],"study_design_scores_gemma":[0.0003284941,0.000019442512,0.0028024837,0.0035121774,0.0000072863018,0.00010045949,0.00006463219,0.992568,0.000107427164,0.0001441579,0.00021917128,0.00012627912],"about_ca_topic_score_codex":0.00003642961,"about_ca_topic_score_gemma":0.0000040925247,"teacher_disagreement_score":0.8858311,"about_ca_system_score_codex":0.000055910474,"about_ca_system_score_gemma":0.000085292944,"threshold_uncertainty_score":0.42062342},"labels":[],"label_agreement":null},{"id":"W1987184084","doi":"10.1109/newcas.2012.6328987","title":"Using LCSS algorithm for circuit level verification of analog designs","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Robustness (evolution); Parametric statistics; Algorithm; Computer science; Process variation; Subsequence; Electronic circuit; Analogue electronics; Ring oscillator; Process (computing); Mathematics; Bounded function; Electronic engineering; Engineering; Statistics; CMOS; Electrical engineering","score_opus":0.36419172267452976,"score_gpt":0.34196679685392367,"score_spread":0.02222492582060609,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1987184084","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0034183469,0.00007111102,0.99498934,0.00001683292,0.00016129838,0.00011110982,0.0000045197166,0.000064242704,0.0011632154],"genre_scores_gemma":[0.7287327,7.9876025e-7,0.27106133,0.000052452,0.00008379049,0.0000043366917,0.000002167235,0.000004850635,0.000057563793],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992442,0.000023904759,0.0001898936,0.00015708481,0.0001239492,0.00026096584],"domain_scores_gemma":[0.9993618,0.00010673966,0.00009903887,0.0002550394,0.00010769735,0.0000696835],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004159781,0.00007392348,0.00011254466,0.0000758233,0.000091822054,0.000030452316,0.0003212954,0.000039203336,0.000006604203],"category_scores_gemma":[0.000051883584,0.00006969236,0.000054138094,0.0002554373,0.000020486632,0.0004896644,0.000034328757,0.000035162397,0.000005316649],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.2709765e-8,0.00006854745,0.00326957,0.00001707888,0.000013142454,2.681379e-7,0.00038110322,0.000060667808,0.04132661,0.05832984,0.000064630476,0.89646846],"study_design_scores_gemma":[0.00031560316,0.000058723446,0.014218011,0.000029195351,0.000022507085,0.000027159884,0.000079571524,0.9394839,0.040860463,0.004348906,0.00027503632,0.00028096908],"about_ca_topic_score_codex":0.00004835038,"about_ca_topic_score_gemma":9.738981e-7,"teacher_disagreement_score":0.9394232,"about_ca_system_score_codex":0.000028343424,"about_ca_system_score_gemma":0.000048384765,"threshold_uncertainty_score":0.28419718},"labels":[],"label_agreement":null},{"id":"W1988805628","doi":"10.1155/2001/87048","title":"Random Pattern Testability Enhancement by Circuit Rewiring","year":2000,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Testability; Observability; Design for testing; Overhead (engineering); Node (physics); Computer science; Fault (geology); Algorithm; Electronic engineering; Engineering; Reliability engineering; Mathematics","score_opus":0.030540473453511106,"score_gpt":0.222682090309043,"score_spread":0.1921416168555319,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988805628","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021405948,0.0002302538,0.9724845,0.0002631395,0.00010327379,0.00025330516,0.0000017831343,0.00028290902,0.004974885],"genre_scores_gemma":[0.9961232,0.000023157385,0.0021194813,0.00053392124,0.0000681272,0.000037316346,0.0000027166157,0.000012982685,0.0010790874],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981247,0.0001922513,0.00032813582,0.0005612613,0.00032181107,0.00047183098],"domain_scores_gemma":[0.9987895,0.00033717006,0.00006820376,0.0006258197,0.000045085086,0.00013421198],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085743447,0.00018614063,0.00021850181,0.000045550267,0.00020864216,0.00019758819,0.0007652736,0.00005504756,0.00048316122],"category_scores_gemma":[0.00007556311,0.0001768774,0.00007394841,0.00032039083,0.000038965696,0.00037881505,0.000053875156,0.00014965294,0.00035472124],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.5967345e-7,0.00008836452,0.0014124373,0.000012111659,0.000010213347,0.000015725436,0.0003508607,0.0001539375,0.015805202,0.000043656742,0.002218047,0.9798888],"study_design_scores_gemma":[0.014584611,0.0017155897,0.012311172,0.0008090911,0.00013324029,0.00027511173,0.00012297425,0.51087713,0.38198656,0.01845343,0.053369086,0.0053620376],"about_ca_topic_score_codex":0.00006266774,"about_ca_topic_score_gemma":0.0000016975988,"teacher_disagreement_score":0.97471726,"about_ca_system_score_codex":0.000069806025,"about_ca_system_score_gemma":0.00005553862,"threshold_uncertainty_score":0.7212851},"labels":[],"label_agreement":null},{"id":"W1988957663","doi":"10.1007/s10836-005-6142-5","title":"An Analog Circuit Fault Characterization Methodology","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Interpolation (computer graphics); Fault (geology); Impulse (physics); Algorithm; Fault coverage; Data mining; Electronic circuit; Artificial intelligence; Engineering","score_opus":0.07310959031122055,"score_gpt":0.3039439901987346,"score_spread":0.23083439988751403,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988957663","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29295287,0.00016822714,0.7059445,0.00034703617,0.000108375185,0.00003326407,2.7993374e-7,0.00007458407,0.0003709053],"genre_scores_gemma":[0.9647774,0.0000051147604,0.033955842,0.00043166114,0.000793809,8.930401e-7,0.0000016368051,0.000012559516,0.000021050902],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980806,0.00027931097,0.0005971384,0.00022439723,0.00027136225,0.00054717803],"domain_scores_gemma":[0.9979649,0.0005030966,0.0007627989,0.00025569517,0.00037788125,0.00013559853],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002016789,0.00014049135,0.00028355606,0.00024997818,0.00015877401,0.00013732947,0.0008726453,0.00007107856,0.000009758584],"category_scores_gemma":[0.001135509,0.0001290071,0.00007988993,0.00064896833,0.00002230956,0.0013603538,0.000039572413,0.0005024764,0.0000074713066],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.569328e-7,0.000062927145,0.00414263,0.000005346144,0.000021717,0.000025289792,0.0003310127,0.002939474,0.2312376,0.008490102,0.000008506275,0.75273484],"study_design_scores_gemma":[0.0013887674,0.002797531,0.066986,0.00021313968,0.00009829384,0.008535141,0.00008223059,0.8811813,0.011615845,0.022419984,0.0038214566,0.0008603074],"about_ca_topic_score_codex":0.000006661644,"about_ca_topic_score_gemma":0.000006731683,"teacher_disagreement_score":0.87824184,"about_ca_system_score_codex":0.00017264474,"about_ca_system_score_gemma":0.00042041697,"threshold_uncertainty_score":0.52607566},"labels":[],"label_agreement":null},{"id":"W1989578025","doi":"10.1109/tc.2012.163","title":"Post-silicon code coverage for multiprocessor system-on-chip designs","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Semiconductor Research Corporation","keywords":"Computer science; Silicon; Silicon chip; Multiprocessing; Measure (data warehouse); Chip; Correctness; Embedded system; Code (set theory); Booting; Reliability engineering; Parallel computing; Set (abstract data type); Engineering; Materials science; Optoelectronics; Telecommunications; Algorithm","score_opus":0.04303599528037141,"score_gpt":0.26149946436767824,"score_spread":0.21846346908730682,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989578025","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016929299,0.000029751167,0.9789193,0.00020926759,0.0025348412,0.00044290753,0.000056400433,0.00061333127,0.0002648892],"genre_scores_gemma":[0.98978966,0.0000025338986,0.008795248,0.001023521,0.00019297299,0.00008508475,0.0000029631371,0.000028426477,0.00007957723],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99830514,0.0000800358,0.00030156152,0.00045200737,0.0002691093,0.00059216155],"domain_scores_gemma":[0.99829495,0.0007581499,0.000107713415,0.00047581602,0.000116852054,0.00024653412],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031244342,0.00026542065,0.00025610795,0.00021793816,0.00047712555,0.00015994404,0.0006415017,0.0000955867,0.0000031167783],"category_scores_gemma":[0.000010301109,0.00025651066,0.00020142103,0.00028776628,0.000033337823,0.00056582375,0.0000031047039,0.00021943793,0.00010285826],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029123325,0.0012501755,0.00018092277,0.00041321627,0.0002081369,0.000021078029,0.0033460956,0.16748047,0.012994325,0.005678879,0.0006548758,0.8077427],"study_design_scores_gemma":[0.0024828268,0.0010434883,0.0005437295,0.0004937396,0.0000730622,0.00016278113,0.0001445486,0.9359899,0.057043158,0.00007882167,0.0009262429,0.0010177084],"about_ca_topic_score_codex":0.000022755385,"about_ca_topic_score_gemma":0.0000063382918,"teacher_disagreement_score":0.9728604,"about_ca_system_score_codex":0.00013525254,"about_ca_system_score_gemma":0.000061819745,"threshold_uncertainty_score":0.99998873},"labels":[],"label_agreement":null},{"id":"W1991073801","doi":"10.1109/mdt.2007.131","title":"Empirical Validation of Yield Recovery Using Idle-Cycle Insertion","year":2007,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Nvidia; Advanced Micro Devices; Semiconductor Research Corporation","keywords":"Idle; Computer science; Chip; Yield (engineering); Power (physics); Reliability engineering; Real-time computing; Embedded system; Electronic engineering; Engineering; Telecommunications","score_opus":0.09840035293056341,"score_gpt":0.2977852087607461,"score_spread":0.19938485583018267,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1991073801","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35443062,0.000021659753,0.6448872,0.00003110279,0.00037766693,0.00008238596,6.12116e-7,0.00006479094,0.00010396984],"genre_scores_gemma":[0.92715913,0.0000025875274,0.072582014,0.00014226399,0.00010003724,7.195452e-7,9.547437e-7,0.00000943349,0.0000028810218],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99852633,0.000063029336,0.0005265379,0.00028459367,0.00033106527,0.00026842815],"domain_scores_gemma":[0.9975024,0.0015687287,0.00034105353,0.00033957764,0.00016887492,0.00007936567],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00094411283,0.00013772433,0.0002428659,0.00023842815,0.0000710838,0.000042838925,0.00050061906,0.00008262536,0.0000018541685],"category_scores_gemma":[0.00021831118,0.00014540905,0.00009578166,0.0006137057,0.000052352825,0.00049181917,0.0000541866,0.00010856516,0.000004126626],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008837461,0.00042625252,0.027874703,0.000099014,0.000045290493,0.000037856385,0.0008161794,0.11594979,0.6833397,0.0002240487,0.0006311768,0.17054714],"study_design_scores_gemma":[0.0003912155,0.00056793605,0.019665722,0.00038928798,0.00002316468,0.000057622678,0.000017181672,0.41838253,0.55776674,0.0023951395,0.000017032016,0.00032643345],"about_ca_topic_score_codex":0.000050262268,"about_ca_topic_score_gemma":0.0000010924214,"teacher_disagreement_score":0.5727285,"about_ca_system_score_codex":0.00005744352,"about_ca_system_score_gemma":0.000106270236,"threshold_uncertainty_score":0.5929609},"labels":[],"label_agreement":null},{"id":"W1992864170","doi":"10.1109/newcas.2009.5290420","title":"Automatic verification methodology based on structural test patterns","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Functional verification; Bottleneck; Computer science; Intelligent verification; High-level verification; Verification; Automation; Formal verification; Electronic design automation; Software verification; Design flow; Automatic test pattern generation; Verification and validation of computer simulation models; Reliability engineering; Embedded system; Software; Engineering; Programming language; Software construction","score_opus":0.060500145494678456,"score_gpt":0.3043993520041662,"score_spread":0.2438992065094877,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1992864170","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05234146,0.000003247922,0.94274706,0.0015443241,0.00010171177,0.000057820653,6.609524e-7,0.0003772552,0.002826481],"genre_scores_gemma":[0.9350098,1.5275161e-7,0.062384047,0.0025335497,0.000035157304,0.0000016679829,0.0000026316795,0.0000023585394,0.00003063446],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992429,0.00008735074,0.00014056543,0.00023400241,0.00012502508,0.00017015597],"domain_scores_gemma":[0.9990245,0.0004854933,0.000054231507,0.00036035548,0.000028296065,0.00004711451],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023738237,0.000082605904,0.00009752074,0.0000736744,0.0000799683,0.00006895543,0.00038952674,0.000033848253,0.00005498343],"category_scores_gemma":[0.00027289547,0.000066535096,0.000032077118,0.00017561147,0.0000084539815,0.00013814136,0.000012660898,0.00007357029,0.000039802813],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.8123266e-8,0.000023196315,0.007105432,0.000005024453,0.0000011808715,0.0000063013463,0.0000799653,0.00039507207,0.0024832494,0.010698696,0.00006668972,0.97913516],"study_design_scores_gemma":[0.000093778,0.00012493171,0.2065213,0.000010233212,0.0000015849851,0.000007195313,0.000004521546,0.78913873,0.0014836643,0.002523901,0.000010863995,0.00007925771],"about_ca_topic_score_codex":0.000014074784,"about_ca_topic_score_gemma":0.0000023133211,"teacher_disagreement_score":0.9790559,"about_ca_system_score_codex":0.00002145395,"about_ca_system_score_gemma":0.000025093812,"threshold_uncertainty_score":0.27132225},"labels":[],"label_agreement":null},{"id":"W1994872806","doi":"10.5555/2755753.2755817","title":"Minimizing the number of process corner simulations during design verification","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Process corners; Process (computing); Transistor; Computer science; Key (lock); Function (biology); Voltage; Range (aeronautics); Integrated circuit; Semiconductor device modeling; Mathematical optimization; Electronic engineering; Engineering; Mathematics; Electrical engineering; CMOS","score_opus":0.09092664291730389,"score_gpt":0.30687893192750026,"score_spread":0.21595228901019636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994872806","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21266916,0.000011039021,0.78298366,0.00016781442,0.000048399852,0.00007377472,2.1168815e-7,0.00007711154,0.0039688176],"genre_scores_gemma":[0.99320346,2.5873527e-7,0.006588412,0.000038112204,0.000025055291,0.000003661686,4.232171e-7,0.000003101936,0.00013750212],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99947155,0.000037542963,0.00013161283,0.0001206118,0.00014268732,0.00009602002],"domain_scores_gemma":[0.999406,0.00011499603,0.000067675224,0.00022664883,0.00014998305,0.000034743283],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018107347,0.000045402616,0.00005292622,0.000019398823,0.000088273264,0.000045524284,0.0003296476,0.000016961405,0.0000071215713],"category_scores_gemma":[0.00014223786,0.00003080142,0.000015081815,0.0002775508,0.00002079032,0.00027065584,0.00003216537,0.000038963397,0.000018578581],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000446807,0.00039545115,0.21355973,0.00014803714,0.00008067342,0.000012514552,0.03469641,0.53546417,0.030123243,0.09593538,0.0010937089,0.08848622],"study_design_scores_gemma":[0.0003024438,0.0000129558575,0.013492143,0.0000283791,0.000007621976,0.000022887443,0.00043089906,0.9612503,0.018242858,0.0060244803,0.000042346142,0.0001426737],"about_ca_topic_score_codex":0.000012527263,"about_ca_topic_score_gemma":9.753703e-7,"teacher_disagreement_score":0.7805343,"about_ca_system_score_codex":0.000011623064,"about_ca_system_score_gemma":0.00006200676,"threshold_uncertainty_score":0.12560454},"labels":[],"label_agreement":null},{"id":"W1997447710","doi":"10.1109/ccece.2013.6567737","title":"A multipath channel emulator integrated with a QAM modulator","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Baseband; Transmitter; Computer hardware; Computer science; Electronic engineering; Digital signal processing; Emulation; Channel (broadcasting); Radio receiver design; Multipath propagation; QAM; Quadrature amplitude modulation; Embedded system; Engineering; Telecommunications; CMOS; Bit error rate","score_opus":0.0103519514816524,"score_gpt":0.18616344610546132,"score_spread":0.1758114946238089,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997447710","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2959479,0.000020434809,0.70007455,0.00039185063,0.000077997785,0.00020728385,6.048195e-7,0.0005578649,0.0027214806],"genre_scores_gemma":[0.9853342,4.81603e-7,0.013353493,0.00050724833,0.000040534436,0.000034055778,0.000001299053,0.000010848879,0.0007177976],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99897295,0.000022286462,0.00014888703,0.00035005,0.0001827411,0.0003230845],"domain_scores_gemma":[0.99919534,0.00004049907,0.000050717812,0.00040000796,0.00015735571,0.00015607614],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000785093,0.00014906576,0.00014405673,0.000081472164,0.000098849785,0.00021988615,0.0005069987,0.00004208177,0.000058975245],"category_scores_gemma":[0.000037068723,0.00009626763,0.00003543502,0.00043270478,0.000026747915,0.00061963947,0.000089323345,0.00011215549,0.0003318733],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019584172,0.0007693959,0.033162456,0.000086755106,0.00019864792,0.00017854797,0.0060527106,0.0039345543,0.02796056,0.063533545,0.00710946,0.85701144],"study_design_scores_gemma":[0.00036246606,0.00010292735,0.009047592,0.0000399515,0.0000027894669,0.000035600617,0.00009265027,0.9879001,0.0012443688,0.0007394023,0.00018299234,0.00024918432],"about_ca_topic_score_codex":0.00060760113,"about_ca_topic_score_gemma":0.000024226327,"teacher_disagreement_score":0.9839655,"about_ca_system_score_codex":0.000023466857,"about_ca_system_score_gemma":0.000055219225,"threshold_uncertainty_score":0.42656708},"labels":[],"label_agreement":null},{"id":"W1997526146","doi":"10.1109/test.2014.7035337","title":"On-chip constrained random stimuli generation for post-silicon validation using compact masks","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Chip; Random number generation; Binary number; Algorithm; Volume (thermodynamics); Theoretical computer science; Mathematics","score_opus":0.07294315649115955,"score_gpt":0.2970341225981895,"score_spread":0.22409096610702994,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997526146","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2430069,0.000003993371,0.753847,0.00030664678,0.00018461053,0.00020606564,0.0000024328406,0.00012714173,0.0023151902],"genre_scores_gemma":[0.9829888,1.6721081e-7,0.015948102,0.0008098532,0.00016717735,0.0000035111364,0.00002782904,0.0000078324865,0.000046725338],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99903756,0.00008448775,0.0002193951,0.00029567428,0.00015201616,0.00021088652],"domain_scores_gemma":[0.9989492,0.00050391315,0.000095202195,0.00024433318,0.00013572167,0.00007162406],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051593897,0.00012103364,0.0001586911,0.00008667723,0.00023285087,0.00022571899,0.00021864795,0.000046679732,0.000017052464],"category_scores_gemma":[0.00037924477,0.00010490314,0.0000710279,0.00011303658,0.000023852337,0.00029859343,0.000016971648,0.00005733049,0.000014205805],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007653943,0.00010713227,0.00088372873,0.000032333683,0.000037441052,0.000001717703,0.00038271022,0.047854558,0.5551878,0.2688357,0.0004940382,0.12617515],"study_design_scores_gemma":[0.0014922712,0.0001429475,0.00027411533,0.000016127786,0.000009759203,0.000009047047,0.000007238124,0.9843516,0.010532035,0.0029855664,0.000031647938,0.0001476923],"about_ca_topic_score_codex":0.00005386211,"about_ca_topic_score_gemma":0.0000071948343,"teacher_disagreement_score":0.936497,"about_ca_system_score_codex":0.000029180397,"about_ca_system_score_gemma":0.000052579766,"threshold_uncertainty_score":0.4277826},"labels":[],"label_agreement":null},{"id":"W1997564856","doi":"10.1007/s11265-011-0635-5","title":"An Efficient Block Entropy Based Compression Scheme for Systems-on-a-Chip Test Data","year":2011,"lang":"en","type":"article","venue":"Journal of Signal Processing Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Positive Living North; University of Northern British Columbia","funders":"","keywords":"Computer science; Very-large-scale integration; Data compression; Test vector; Chip; Compression ratio; Entropy (arrow of time); Scheme (mathematics); Test data; Algorithm; Block (permutation group theory); Computer engineering; Embedded system; Mathematics; Artificial intelligence; Engineering; Test set","score_opus":0.09692173878471042,"score_gpt":0.2912436106994541,"score_spread":0.19432187191474368,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997564856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03129972,0.0015076105,0.9655802,0.000049516555,0.00082981423,0.00035605437,0.00002142472,0.00011341625,0.00024221037],"genre_scores_gemma":[0.9912603,9.667474e-7,0.007872013,0.00006127863,0.0007499568,0.000007313845,0.0000049862124,0.00002596553,0.000017222075],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971651,0.0001614567,0.0009989381,0.00046440883,0.0007898007,0.0004203265],"domain_scores_gemma":[0.99648654,0.0004098331,0.0014183513,0.0006792903,0.00071661186,0.0002893469],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020775083,0.0002517044,0.00048597253,0.00027431475,0.00039205523,0.00067031826,0.0024249486,0.00009981049,0.0000017837959],"category_scores_gemma":[0.0001896291,0.00018690563,0.00009077874,0.00032387598,0.000046653444,0.0008106981,0.000095218675,0.0003033637,0.00000577034],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022408616,0.010885153,0.03776583,0.011343768,0.00042315782,0.0011921483,0.0075386055,0.41092598,0.40026167,0.008530484,0.008441591,0.10246753],"study_design_scores_gemma":[0.000841125,0.0007913694,0.00019266369,0.002961528,0.000030392732,0.00030989764,0.00021176261,0.99298364,0.0010993676,0.000028281022,0.0003090849,0.00024089792],"about_ca_topic_score_codex":0.000021662707,"about_ca_topic_score_gemma":2.3177402e-7,"teacher_disagreement_score":0.9599606,"about_ca_system_score_codex":0.00007503818,"about_ca_system_score_gemma":0.00041247223,"threshold_uncertainty_score":0.7621791},"labels":[],"label_agreement":null},{"id":"W1997997233","doi":"10.1109/mdt.2011.62","title":"Guest Editors' Introduction: Multicore SoC Validation with Transaction-Level Models","year":2011,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"University of Toronto; University of Florida","keywords":"Computer science; Debugging; Multi-core processor; Computer architecture; Database transaction; Software engineering; Embedded system; Database; Programming language; Parallel computing","score_opus":0.0877603150293892,"score_gpt":0.2274271205323582,"score_spread":0.139666805502969,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997997233","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0019277987,0.000014777521,0.99164975,0.00019172479,0.005559405,0.00020822947,0.0000029032449,0.00027107148,0.00017434928],"genre_scores_gemma":[0.8227167,0.0000038027954,0.17325178,0.000053015283,0.003922995,0.000012542513,0.0000030665447,0.00001798534,0.000018075445],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984047,0.00008376937,0.00035609616,0.00048107406,0.00037972248,0.0002946266],"domain_scores_gemma":[0.99857384,0.00029306748,0.00022712217,0.0004944824,0.00029871252,0.00011279432],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032249416,0.00022118102,0.00025254246,0.00016633062,0.0001445277,0.0000735076,0.0006700435,0.000076445656,0.0000055196874],"category_scores_gemma":[0.000024039586,0.00020347722,0.0000707253,0.00044672965,0.00009932714,0.0011407873,0.000020404712,0.0001647834,0.000013616283],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005625187,0.003451243,0.0041501643,0.00043109866,0.0005535224,0.0002122884,0.02476361,0.47271797,0.0614859,0.009016678,0.067847446,0.35531384],"study_design_scores_gemma":[0.0011974096,0.0010879759,0.0015777403,0.00019174359,0.00006747388,0.0001865524,0.000056470326,0.856454,0.13542248,0.002755699,0.00027483687,0.00072757737],"about_ca_topic_score_codex":0.00005498677,"about_ca_topic_score_gemma":0.0000014823472,"teacher_disagreement_score":0.8207889,"about_ca_system_score_codex":0.000043527783,"about_ca_system_score_gemma":0.00011514006,"threshold_uncertainty_score":0.829756},"labels":[],"label_agreement":null},{"id":"W1998292906","doi":"10.1007/s10836-009-5127-1","title":"Testing Multilayer Flexible Wireless Multisensor Platforms","year":2009,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Embedded system; Wireless; System testing; Computer science; Reliability (semiconductor); Integration testing; Bandwidth (computing); Engineering; Computer hardware; Power (physics); Computer network; Telecommunications","score_opus":0.03771603001357316,"score_gpt":0.2655309691858157,"score_spread":0.22781493917224255,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998292906","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8426809,0.0005972092,0.15362279,0.000294282,0.00021056864,0.0001117203,3.4543797e-7,0.0003076355,0.0021745837],"genre_scores_gemma":[0.9504135,0.000002225399,0.0487471,0.00032892675,0.00043240137,8.3904365e-7,2.2226995e-7,0.00001729424,0.00005744679],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99726033,0.000035718116,0.00085467275,0.0003150748,0.00052161573,0.0010125884],"domain_scores_gemma":[0.99693966,0.0009676294,0.00094428635,0.00031669385,0.0006213428,0.00021040834],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011186709,0.00026125848,0.0004131427,0.00027777645,0.00032089275,0.00022962091,0.0010658734,0.0000874968,0.000003252241],"category_scores_gemma":[0.0023363216,0.000219284,0.00014084009,0.0011909191,0.000027779422,0.0011348956,0.00007279482,0.0008629875,0.000011792725],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001925838,0.0001264679,0.007925541,0.000014191478,0.000027240345,0.0001994813,0.0002504638,0.006717709,0.07998857,0.003719122,0.000072200746,0.9009571],"study_design_scores_gemma":[0.0016659022,0.0020946276,0.03671107,0.00070113956,0.000045959285,0.005647863,0.000073602474,0.9248277,0.010677474,0.016550865,0.0002771562,0.00072666904],"about_ca_topic_score_codex":0.000015959986,"about_ca_topic_score_gemma":0.000002124343,"teacher_disagreement_score":0.91810995,"about_ca_system_score_codex":0.00023532298,"about_ca_system_score_gemma":0.0005560007,"threshold_uncertainty_score":0.8942142},"labels":[],"label_agreement":null},{"id":"W2002766583","doi":"10.1109/isqed.2010.5450450","title":"Accelerating trace computation in post-silicon debug","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; TRACE (psycholinguistics); Computer science; Crash; Chip; Embedded system; State (computer science); Silicon; Background debug mode interface; Software bug; Fraction (chemistry); Silicon chip; Computation; Computer hardware; Operating system; Software; Algorithm; Chemistry","score_opus":0.02351622085920666,"score_gpt":0.26058342470659845,"score_spread":0.2370672038473918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2002766583","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.774876,0.000009203351,0.21303053,0.00056079746,0.00017688914,0.000057661528,1.3055163e-7,0.00018403238,0.011104754],"genre_scores_gemma":[0.9809639,2.415593e-7,0.018550416,0.0003690901,0.000047500947,0.000002583577,0.00000106006,0.0000038244793,0.000061384395],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993096,0.000021533608,0.00016390049,0.00021727821,0.000106798674,0.00018091085],"domain_scores_gemma":[0.99959224,0.0001226232,0.000040402992,0.00014229307,0.000056373192,0.000046035162],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023434727,0.000069425936,0.000075762524,0.000082293824,0.00007607416,0.00016725204,0.00030732978,0.000041280786,0.000018783894],"category_scores_gemma":[0.000107885404,0.00006410254,0.000021758839,0.0002580688,0.000011380184,0.00048930227,0.000055398403,0.00020243725,0.000037004815],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.219609e-8,0.0000369498,0.011966448,0.000004364274,0.000001417692,0.000012467916,0.00066391943,0.00036342617,0.11050297,0.0141318925,0.000038124563,0.8622779],"study_design_scores_gemma":[0.00027228956,0.000035327925,0.113480926,0.000011739257,9.677689e-7,0.000041152107,0.000071958246,0.87853616,0.005565768,0.0017276903,0.00006554246,0.00019048856],"about_ca_topic_score_codex":0.00016718745,"about_ca_topic_score_gemma":0.0005929416,"teacher_disagreement_score":0.87817276,"about_ca_system_score_codex":0.000008673093,"about_ca_system_score_gemma":0.000042005042,"threshold_uncertainty_score":0.26140258},"labels":[],"label_agreement":null},{"id":"W2003749588","doi":"10.1109/mtv.2011.16","title":"Model Checker to FPGA Prototype Commmunication Bottleneck Issue","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut National de la Recherche Scientifique","funders":"","keywords":"Computer science; Field-programmable gate array; Bottleneck; Model checking; Software portability; Embedded system; Observability; Formal verification; Network packet; Latency (audio); Computer hardware; Programming language; Computer network","score_opus":0.10618489580798098,"score_gpt":0.2764315060935011,"score_spread":0.17024661028552013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2003749588","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0034782707,0.000017383662,0.88753325,0.0005674583,0.00003911791,0.00027557908,2.8219532e-7,0.00026440984,0.10782426],"genre_scores_gemma":[0.8018655,0.0000019843533,0.19429305,0.0018225079,0.000025105668,0.000053421638,7.355039e-7,0.000006830906,0.0019308464],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993078,0.000020117805,0.00014086322,0.00022391127,0.000118610886,0.00018870381],"domain_scores_gemma":[0.99909145,0.000008806644,0.00003499181,0.00069276296,0.00007691103,0.00009506386],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018392497,0.00008054324,0.000081736056,0.000051347935,0.00008896362,0.00004911646,0.0009094878,0.000033925193,0.000060078073],"category_scores_gemma":[0.00003548678,0.0000704574,0.000026625255,0.00023720597,0.000012689741,0.0003004864,0.00022104123,0.00007186611,0.0006002805],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000023599002,0.00040015014,0.00411922,0.00004207465,0.000027137037,0.000009220047,0.013882975,0.0009732936,0.0070838775,0.41279826,0.011269303,0.5493921],"study_design_scores_gemma":[0.00015950389,0.00014707317,0.0038074371,0.000030464123,0.0000040280565,0.000008344274,0.00002976922,0.9687805,0.0126870535,0.008997949,0.005029208,0.0003186498],"about_ca_topic_score_codex":0.00015723593,"about_ca_topic_score_gemma":0.00001947291,"teacher_disagreement_score":0.96780723,"about_ca_system_score_codex":0.000016219445,"about_ca_system_score_gemma":0.000036856898,"threshold_uncertainty_score":0.7715591},"labels":[],"label_agreement":null},{"id":"W2004379154","doi":"10.1016/j.vlsi.2006.02.002","title":"Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip","year":2006,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Reconfigurability; Embedded system; Scalability; Overhead (engineering); Computer science; Flexibility (engineering); System on a chip; Computer architecture; Testability; Engineering; Reliability engineering; Operating system","score_opus":0.04214418407946698,"score_gpt":0.2998784366247405,"score_spread":0.25773425254527355,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2004379154","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03196843,0.000019450103,0.9668745,0.00012100283,0.00006257037,0.00028535913,0.0000035870871,0.00005673846,0.00060839835],"genre_scores_gemma":[0.9921052,0.0000024157894,0.0077412566,0.0000362756,0.000028461067,0.000037603437,0.0000063003527,0.000003823871,0.000038682203],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99949443,0.000022128437,0.00016739595,0.00016047285,0.00006866407,0.00008691891],"domain_scores_gemma":[0.99946713,0.00022911605,0.000104130384,0.00008337178,0.00009983819,0.00001640296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024258214,0.00006211368,0.00008022119,0.00007171346,0.00008910248,0.0001523363,0.00009278681,0.000025033061,0.0000011329771],"category_scores_gemma":[0.00003404007,0.000053649102,0.000011549727,0.00009142104,0.000008325504,0.00037026254,0.000009409305,0.000025684101,6.154276e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012570163,0.000026659374,0.0011860769,0.000103257735,0.00000582638,7.6608666e-7,0.00029549634,0.00016086444,0.124249645,0.6367226,0.00029917966,0.23694837],"study_design_scores_gemma":[0.00048575102,0.00037820934,0.0026901702,0.000143514,0.000011992467,0.000016505755,0.00028508887,0.209341,0.7271474,0.059351344,0.000014329547,0.0001347227],"about_ca_topic_score_codex":0.00033887665,"about_ca_topic_score_gemma":0.0000476128,"teacher_disagreement_score":0.9601368,"about_ca_system_score_codex":0.000019873663,"about_ca_system_score_gemma":0.000024391475,"threshold_uncertainty_score":0.21877469},"labels":[],"label_agreement":null},{"id":"W2007173800","doi":"10.5555/2132325.2132460","title":"Debugging with dominance: on-the-fly RTL debug solution implications","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Vennsa Technologies (Canada); University of Toronto","funders":"","keywords":"Debugging; Algorithmic program debugging; Computer science; Bottleneck; Robustness (evolution); Very-large-scale integration; Dominance (genetics); Parallel computing; Computer engineering; Embedded system; Programming language","score_opus":0.06003102885310853,"score_gpt":0.22433569356738836,"score_spread":0.16430466471427985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2007173800","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010974698,0.00002185053,0.9061004,0.0018759951,0.000045853056,0.00010013178,3.4298327e-7,0.0003106981,0.08057005],"genre_scores_gemma":[0.98820364,0.0000020666826,0.010493532,0.00091066596,0.000030077175,0.000026623738,4.0561974e-7,0.0000055408445,0.00032746134],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"observational","domain_scores_codex":[0.9992816,0.000022663828,0.00011128246,0.00024318835,0.00010638561,0.00023486787],"domain_scores_gemma":[0.9992586,0.000098077195,0.000058382604,0.00047498062,0.000060450853,0.00004955257],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017479912,0.00008669112,0.00006704244,0.000043144144,0.00034341344,0.000062905194,0.00055512413,0.00002196644,0.000025606454],"category_scores_gemma":[0.00003177447,0.00005259129,0.000027556678,0.00031060333,0.000042534495,0.00024558103,0.00006324447,0.000088150235,0.00011213695],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.9954056e-7,0.0000791358,0.0070413416,0.0000044239937,0.000015163397,0.0000062638455,0.0011033813,0.000018653158,0.0015810436,0.7671817,0.0025773016,0.22039102],"study_design_scores_gemma":[0.0018131792,0.0011475446,0.5769478,0.00050416007,0.00008643289,0.00068731245,0.00038738042,0.19914842,0.043900512,0.16622534,0.0068287645,0.0023231602],"about_ca_topic_score_codex":0.000097855154,"about_ca_topic_score_gemma":0.000047754296,"teacher_disagreement_score":0.97722894,"about_ca_system_score_codex":0.00002259025,"about_ca_system_score_gemma":0.00005490771,"threshold_uncertainty_score":0.26412934},"labels":[],"label_agreement":null},{"id":"W2010574338","doi":"10.1109/tc.2013.107","title":"On a New Mechanism of Trigger Generation for Post-Silicon Debugging","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Observability; Debugging; Computer science; Controllability; Embedded system; Root cause; TRACE (psycholinguistics); Overhead (engineering); Reduction (mathematics); Computer hardware; Real-time computing; Reliability engineering; Engineering; Operating system","score_opus":0.028583165224706386,"score_gpt":0.23440041982760146,"score_spread":0.20581725460289507,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010574338","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02000186,0.000007908194,0.97746104,0.0008626584,0.0010397539,0.00036353958,0.0000039155248,0.000189237,0.00007009349],"genre_scores_gemma":[0.9812049,0.0000018944843,0.017644247,0.0008605762,0.000088560446,0.00003607407,0.0000018137885,0.000013258964,0.00014864966],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989703,0.000034234687,0.00025068803,0.0003385358,0.00018027054,0.00022593781],"domain_scores_gemma":[0.99911684,0.00025876297,0.00008786931,0.00031462076,0.00011655612,0.000105346095],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000105123014,0.00014748168,0.00016910581,0.0002210078,0.00017015461,0.00009666189,0.00034605793,0.000059244117,0.000017883456],"category_scores_gemma":[0.000006563999,0.00014234701,0.00014631434,0.00021895097,0.000013599117,0.00035089444,0.0000017388826,0.000108162334,0.0000372229],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018803486,0.00014721876,7.170318e-7,0.000017631844,0.00004705579,0.000001346943,0.0005299572,0.04696018,0.07823108,0.00934001,0.0014175066,0.8633054],"study_design_scores_gemma":[0.0005896474,0.00045179744,0.000014841581,0.00005924456,0.000013572973,0.000008609095,0.00000793056,0.90474945,0.09150153,0.0023918569,0.0000346641,0.0001768776],"about_ca_topic_score_codex":0.00015044733,"about_ca_topic_score_gemma":0.000013083865,"teacher_disagreement_score":0.96120304,"about_ca_system_score_codex":0.000042491283,"about_ca_system_score_gemma":0.00008338502,"threshold_uncertainty_score":0.58047426},"labels":[],"label_agreement":null},{"id":"W2010903192","doi":"10.1109/test.2012.6401541","title":"In-system constrained-random stimuli generation for post-silicon validation","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Porting; Computer science; Random number generation; Embedded system; Computer architecture; Real-time computing; Software; Algorithm; Operating system","score_opus":0.049351677092487674,"score_gpt":0.277149848264657,"score_spread":0.22779817117216933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010903192","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12314463,0.0000447395,0.8723642,0.00035436783,0.00045672563,0.00025680245,0.0000020828363,0.00012587845,0.003250582],"genre_scores_gemma":[0.9934618,4.4827746e-7,0.005766229,0.00029010803,0.00033419047,0.000028026634,0.00001290195,0.000004431707,0.00010185902],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992589,0.000041955118,0.00020287669,0.00016606553,0.00009950522,0.00023073234],"domain_scores_gemma":[0.9994985,0.00014452315,0.000055482,0.00015573237,0.000086440436,0.000059362217],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052709435,0.00007600736,0.00010258309,0.00007719971,0.00007903133,0.00008405638,0.00015607818,0.000040266885,0.000008303005],"category_scores_gemma":[0.00009527672,0.00006735249,0.000036730424,0.0001372369,0.0000100128755,0.00087661255,0.00002219578,0.000036168763,0.000026801667],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019987574,0.00015482453,0.012673329,0.000105504965,0.000018349663,0.0000038095363,0.0019631565,0.001017987,0.27870053,0.49487236,0.0011096452,0.20937848],"study_design_scores_gemma":[0.0022524681,0.00009738921,0.0019384417,0.000033319615,0.000010140004,0.000056920795,0.00020345952,0.94387454,0.05028375,0.00024260607,0.0006887599,0.00031819913],"about_ca_topic_score_codex":0.000036318026,"about_ca_topic_score_gemma":0.000009457089,"teacher_disagreement_score":0.94285655,"about_ca_system_score_codex":0.000039442766,"about_ca_system_score_gemma":0.00003262519,"threshold_uncertainty_score":0.2746555},"labels":[],"label_agreement":null},{"id":"W2011813090","doi":"10.1049/iet-cdt:20060199","title":"Bridging fault diagnostic tool based on Δ <i>I</i> <sub>DDQ</sub> probabilistic signatures, circuit layout parasitics and logic errors","year":2007,"lang":"en","type":"article","venue":"IET Computers & Digital Techniques","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"CMC Microsystems","keywords":"Bridging (networking); Iddq testing; Parasitic extraction; Probabilistic logic; Fault coverage; Fault (geology); Computer science; Algorithm; Logic gate; Stuck-at fault; Fault detection and isolation; Engineering; Electronic engineering; Computer engineering; Reliability engineering; Electronic circuit; Electrical engineering; Artificial intelligence; CMOS","score_opus":0.013708788878061725,"score_gpt":0.23266124691496257,"score_spread":0.21895245803690083,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2011813090","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08400845,0.000103909915,0.9106061,0.00028573556,0.00021661421,0.0005982126,0.00002075305,0.0020115636,0.0021486762],"genre_scores_gemma":[0.9890416,0.000007967287,0.0074957428,0.0031733767,0.00017989195,0.000026812915,0.000027777478,0.000040747174,0.000006043844],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970162,0.000059040765,0.000566986,0.00095089414,0.0005733378,0.0008335276],"domain_scores_gemma":[0.99678355,0.0018914578,0.00021997624,0.000693334,0.00015954563,0.00025214275],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00059878686,0.00048954034,0.00042024386,0.00032435943,0.0002558532,0.0009802508,0.000948134,0.00020560843,5.3204093e-7],"category_scores_gemma":[0.0007108848,0.00047889492,0.00015016683,0.0005883117,0.00020621713,0.0008238835,0.00028153256,0.00049261487,0.000011220188],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000365645,0.00035572096,0.0036127658,0.00013855929,0.000027713282,0.0008882431,0.00023529412,0.001911692,0.0026461564,0.016721569,0.0017365816,0.97172207],"study_design_scores_gemma":[0.0020547996,0.00386118,0.021864373,0.004374616,0.00013388338,0.0010347299,0.00006770661,0.75580263,0.10306638,0.09908395,0.0026380497,0.0060177],"about_ca_topic_score_codex":0.000008297833,"about_ca_topic_score_gemma":0.0000036242502,"teacher_disagreement_score":0.9657043,"about_ca_system_score_codex":0.00014113994,"about_ca_system_score_gemma":0.000093350245,"threshold_uncertainty_score":0.9997663},"labels":[],"label_agreement":null},{"id":"W2012999122","doi":"10.1109/tcad.2007.891362","title":"FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Boolean satisfiability problem; Computer architecture; Boolean function; Logic block; Flexibility (engineering); Block (permutation group theory); Architecture; Logic synthesis; Programmable logic device; Parallel computing; Embedded system; Computer engineering; Theoretical computer science; Algorithm; Logic gate; Mathematics","score_opus":0.05594715363241539,"score_gpt":0.27142103745580887,"score_spread":0.21547388382339347,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012999122","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017715722,0.00019723644,0.9804108,0.000019005072,0.00042910484,0.000882779,0.00001046931,0.00025373665,0.00008112401],"genre_scores_gemma":[0.9613251,0.000021374586,0.03851347,0.000041322874,0.00005164542,0.000018466255,0.0000034511854,0.000018824478,0.000006327325],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99746287,0.0004324624,0.0007194126,0.0006040188,0.0004629813,0.00031823886],"domain_scores_gemma":[0.9981065,0.00050752115,0.00029502233,0.00040996424,0.00053087086,0.00015015574],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002372599,0.0003016874,0.00042062622,0.00048191744,0.0002987477,0.00023936314,0.00027329393,0.00019197087,0.0000040888585],"category_scores_gemma":[0.000030065778,0.00026517754,0.00006957795,0.0006392515,0.0001066435,0.0003634112,0.0000044081785,0.00031390556,4.169022e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000028494997,0.000067898305,0.00004570094,0.000056265395,0.000037563314,0.000004554106,0.00040543065,0.47501504,0.008686095,0.00012988428,0.0000050868443,0.51554364],"study_design_scores_gemma":[0.00035110558,0.0003618856,0.00010808437,0.00042104177,0.000047182668,0.00018728028,0.000102169455,0.9841034,0.013765483,0.0002784587,0.00000650502,0.00026744607],"about_ca_topic_score_codex":0.00030664663,"about_ca_topic_score_gemma":0.00001335025,"teacher_disagreement_score":0.9436094,"about_ca_system_score_codex":0.00015070435,"about_ca_system_score_gemma":0.0001569165,"threshold_uncertainty_score":0.99998003},"labels":[],"label_agreement":null},{"id":"W2014833562","doi":"10.1016/j.micpro.2005.12.002","title":"Verification and fault synthesis algorithm at switch-level","year":2006,"lang":"en","type":"article","venue":"Microprocessors and Microsystems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; High-level synthesis; Algorithm; Fault (geology); Parallel computing; Embedded system; Field-programmable gate array","score_opus":0.011824340861005712,"score_gpt":0.1967037298490825,"score_spread":0.1848793889880768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2014833562","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7857619,0.0062302127,0.20643601,0.0002384884,0.00018772302,0.00020809827,0.000042682153,0.00020351555,0.00069138716],"genre_scores_gemma":[0.99469733,0.00007223088,0.0039074025,0.00006343175,0.00011006806,0.00002217412,0.0000070842366,0.000015296335,0.0011049879],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987449,0.000029281506,0.00028390088,0.0005168029,0.0001258465,0.00029929218],"domain_scores_gemma":[0.9993807,0.000066431225,0.00014214515,0.00024458178,0.00009132867,0.0000748017],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024722365,0.00018433761,0.00022132375,0.00008307463,0.00038230544,0.0003109263,0.00026453167,0.00008979333,0.0000021430055],"category_scores_gemma":[0.000020888641,0.00016614878,0.00003200381,0.00021355004,0.000060128998,0.00024899692,0.00012926715,0.00007421679,0.000020845255],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.595311e-7,0.000042761836,0.004638459,0.00023455279,0.000013470364,0.000015712041,0.00052342296,0.0000041690087,0.6748295,0.00062956754,0.00075280503,0.31831506],"study_design_scores_gemma":[0.001945669,0.00014378192,0.046898678,0.00099605,0.00010536541,0.0029188117,0.0005755837,0.061331615,0.8153723,0.001587669,0.06564743,0.0024770817],"about_ca_topic_score_codex":0.00066556234,"about_ca_topic_score_gemma":0.00006831474,"teacher_disagreement_score":0.31583798,"about_ca_system_score_codex":0.000042071697,"about_ca_system_score_gemma":0.00002591425,"threshold_uncertainty_score":0.67753506},"labels":[],"label_agreement":null},{"id":"W2019193046","doi":"10.1109/mtv.2012.23","title":"Progressive-BackSpace: Efficient Predecessor Computation for Post-Silicon Debug","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Debugging; Observability; TRACE (psycholinguistics); State (computer science); Set (abstract data type); Overhead (engineering); Computer engineering; Embedded system; Computation; Chip; Instruction set; Software bug; Finite-state machine; Image (mathematics); System on a chip; Parallel computing; Algorithm; Software; Programming language; Artificial intelligence","score_opus":0.023542088744451777,"score_gpt":0.2887115280504051,"score_spread":0.2651694393059533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2019193046","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17688262,0.00030095142,0.81944114,0.00049042114,0.00034183785,0.00040390991,0.0000029337075,0.00035173382,0.0017844291],"genre_scores_gemma":[0.9811699,2.7836893e-7,0.018185755,0.00027768113,0.00015082401,0.000048388392,0.00000868313,0.000009397351,0.00014911157],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988852,0.000033645036,0.00018197909,0.00025467042,0.00019371489,0.00045079354],"domain_scores_gemma":[0.99916136,0.00020076362,0.00010362391,0.00019787319,0.0001931899,0.00014317298],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032366955,0.00012233625,0.000121787096,0.000071531846,0.00019333784,0.00015081112,0.00033450683,0.0000467007,0.000009176842],"category_scores_gemma":[0.00012226617,0.00010043896,0.000065550674,0.00021928968,0.00002545635,0.00037151892,0.00008888693,0.000056791523,0.000040227707],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000032644766,0.0008479216,0.016932167,0.00016888461,0.000049744995,0.0000066765238,0.0035832373,0.00487909,0.009947062,0.076637015,0.0032606462,0.8836843],"study_design_scores_gemma":[0.0008990152,0.0002533765,0.022655006,0.00006817721,0.000019710298,0.000076727185,0.00017326744,0.9624493,0.011252165,0.0007567238,0.0008985516,0.0004979858],"about_ca_topic_score_codex":0.000009985538,"about_ca_topic_score_gemma":0.0000018572806,"teacher_disagreement_score":0.9575702,"about_ca_system_score_codex":0.000032175918,"about_ca_system_score_gemma":0.000044656346,"threshold_uncertainty_score":0.4095782},"labels":[],"label_agreement":null},{"id":"W2019680707","doi":"10.5555/2840819.2840932","title":"On-Chip Generation of Uniformly Distributed Constrained-Random Stimuli for Post-Silicon Validation","year":2015,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; Computer science; Reuse; Controllability; Chip; Silicon; Silicon chip; System on a chip; Embedded system; Distributed computing; Engineering; Mathematics; Materials science","score_opus":0.1920424749463393,"score_gpt":0.3205339476530021,"score_spread":0.12849147270666278,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2019680707","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015860256,0.000005074407,0.9805776,0.0011709136,0.0009347943,0.000424268,0.00008864498,0.000121801924,0.00081664254],"genre_scores_gemma":[0.9659412,0.0000015176004,0.03292422,0.0005147578,0.0002582318,0.00003287519,0.0002863378,0.000010283325,0.00003056386],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99820006,0.00015025135,0.00047476162,0.00044226187,0.0005145682,0.00021811794],"domain_scores_gemma":[0.99723464,0.00066492456,0.0002854,0.0003073005,0.0013753857,0.00013234532],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006513413,0.00021047058,0.00024672286,0.00022100956,0.00008245896,0.00027028998,0.0008090068,0.000079695135,0.000015665566],"category_scores_gemma":[0.00040796364,0.00019686251,0.000095933676,0.00016123294,0.000056040317,0.00044391755,0.00007012592,0.00012325501,0.000026406207],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000089323985,0.00030310507,0.00011755319,0.00001596129,0.000113435286,0.0000138392015,0.00047371542,0.10456222,0.014165409,0.75646895,0.0030260582,0.1206504],"study_design_scores_gemma":[0.0022258738,0.0010048585,0.00013842076,0.00008316823,0.000008350458,0.000014958564,0.000014704275,0.9611056,0.01296587,0.022164384,0.00006154732,0.00021225362],"about_ca_topic_score_codex":0.000021369799,"about_ca_topic_score_gemma":0.0000022871457,"teacher_disagreement_score":0.95008093,"about_ca_system_score_codex":0.00009576682,"about_ca_system_score_gemma":0.00033768587,"threshold_uncertainty_score":0.80278206},"labels":[],"label_agreement":null},{"id":"W2024266646","doi":"10.1007/s10836-005-4819-4","title":"A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Test (biology); Interconnection; Computer science; Focus (optics); Reliability engineering; Simulation; Engineering; Embedded system; Telecommunications","score_opus":0.03608723652672524,"score_gpt":0.272369330211523,"score_spread":0.23628209368479774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2024266646","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.79661256,0.0026069821,0.19893123,0.0009386702,0.000023561714,0.00013138098,9.800663e-7,0.00007529817,0.00067930284],"genre_scores_gemma":[0.9894078,0.000012277891,0.010274541,0.00012838337,0.00014372989,0.0000023665004,3.5600272e-7,0.000009873109,0.000020672927],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869615,0.00003216851,0.00049913104,0.0001991893,0.00016984416,0.00040349818],"domain_scores_gemma":[0.99788725,0.0013124733,0.0004050317,0.00012971174,0.0001769722,0.00008852812],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006832414,0.00012649284,0.00022223491,0.00022539748,0.000120126504,0.000114884235,0.00048039373,0.00003888553,0.0000010047262],"category_scores_gemma":[0.0014546494,0.00011431723,0.000034391218,0.0005176968,0.000013776399,0.0006485397,0.000079960446,0.00041267544,0.0000019695142],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000016616448,0.00032278892,0.027609704,0.00011687089,0.000045707926,0.000056666195,0.0014914665,0.34690604,0.03047887,0.05420297,0.000037057987,0.5387302],"study_design_scores_gemma":[0.00027929823,0.0001271258,0.0020224869,0.00019619298,0.000014571335,0.0003828264,0.000028154987,0.99226016,0.00021897178,0.004297171,0.000038921047,0.00013411726],"about_ca_topic_score_codex":0.000021011652,"about_ca_topic_score_gemma":0.00009618761,"teacher_disagreement_score":0.64535415,"about_ca_system_score_codex":0.00017610019,"about_ca_system_score_gemma":0.00027532328,"threshold_uncertainty_score":0.4661721},"labels":[],"label_agreement":null},{"id":"W2024928975","doi":"10.1016/j.sysarc.2003.08.009","title":"A novel FPGA local interconnect test scheme and automatic TC derivation/generation","year":2003,"lang":"en","type":"article","venue":"Journal of Systems Architecture","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of Alberta","funders":"","keywords":"Field-programmable gate array; Computer science; Scheme (mathematics); Interconnection; Set (abstract data type); Test set; Gate array; Code (set theory); Embedded system; Parallel computing; Automatic test pattern generation; Algorithm; Computer engineering; Computer hardware; Electronic circuit; Electrical engineering; Mathematics; Artificial intelligence; Programming language; Telecommunications","score_opus":0.020964916460518346,"score_gpt":0.2254189133517613,"score_spread":0.20445399689124297,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2024928975","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12736471,0.0007141733,0.870996,0.00028575215,0.0003524288,0.000080190366,8.420097e-7,0.000031002884,0.00017491555],"genre_scores_gemma":[0.9796406,0.0000038857456,0.019949852,0.00012128375,0.00024921377,0.0000021461724,3.6130362e-7,0.00000869128,0.000023957202],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99880415,0.00008211456,0.0005005322,0.00016031286,0.00027732077,0.00017554725],"domain_scores_gemma":[0.9989162,0.00022683718,0.00039574818,0.00017697443,0.00017259491,0.0001116326],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006410531,0.00013235152,0.00024246494,0.00019813573,0.00012225602,0.00024145131,0.00027036484,0.000060335995,0.0000025903612],"category_scores_gemma":[0.0006398544,0.000099905796,0.00005988204,0.00027792397,0.000034494795,0.00029422695,0.00003419492,0.0002649639,0.00000217053],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001099576,0.00030486882,0.006635529,0.000562404,0.00018784124,0.00017384742,0.006182508,0.022388427,0.4889103,0.021946914,0.00088802754,0.45181826],"study_design_scores_gemma":[0.0024283053,0.0009693228,0.0046244785,0.0020250196,0.00005273931,0.032706067,0.0007027535,0.94003856,0.008900235,0.0019400115,0.004827524,0.00078496395],"about_ca_topic_score_codex":0.000010916298,"about_ca_topic_score_gemma":0.000007738153,"teacher_disagreement_score":0.91765016,"about_ca_system_score_codex":0.000048967566,"about_ca_system_score_gemma":0.00011557689,"threshold_uncertainty_score":0.407404},"labels":[],"label_agreement":null},{"id":"W2026629685","doi":"10.1145/1950413.1950442","title":"Line-level incremental resynthesis techniques for FPGAs","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada)","funders":"","keywords":"Field-programmable gate array; Computer science; Compiler; CAD; Reuse; Process (computing); Suite; High-level synthesis; Logic block; Parallel computing; Computer architecture; Embedded system; Programming language; Engineering drawing; Engineering","score_opus":0.16790509868695822,"score_gpt":0.2790190768378252,"score_spread":0.11111397815086696,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2026629685","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017779378,0.000012530025,0.93757516,0.00013633085,0.000050098875,0.00013376771,0.000002277267,0.0004551261,0.059856754],"genre_scores_gemma":[0.70219797,0.0000015682875,0.29693565,0.00034728696,0.00005132653,0.00002841027,5.95718e-7,0.000005530806,0.00043170777],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993294,0.000014552076,0.00014216758,0.00022249302,0.00009414439,0.0001972392],"domain_scores_gemma":[0.9995146,0.00008284399,0.000039705246,0.00025637943,0.00005596043,0.000050558865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028360882,0.00007975835,0.00008601699,0.000063677704,0.00009788654,0.000041661016,0.0005385667,0.000035475452,0.000034216497],"category_scores_gemma":[0.00009385733,0.00006681793,0.000053140295,0.00011435709,0.000018317505,0.00025102147,0.00011493208,0.00003915179,0.000020269752],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.9281084e-7,0.00007734582,0.0012037385,0.000015904772,0.000013115454,0.000005819007,0.00040790509,1.3234654e-7,0.012515156,0.11688861,0.0018750088,0.86699677],"study_design_scores_gemma":[0.00015340435,0.00019007483,0.0015265725,0.000051314884,0.0000087080425,0.000020628631,0.000058623584,0.0093152495,0.9610941,0.02495777,0.0023091729,0.00031440376],"about_ca_topic_score_codex":0.00013153344,"about_ca_topic_score_gemma":0.000016831977,"teacher_disagreement_score":0.9485789,"about_ca_system_score_codex":0.000015743233,"about_ca_system_score_gemma":0.000023524473,"threshold_uncertainty_score":0.2724756},"labels":[],"label_agreement":null},{"id":"W2027120473","doi":"10.1109/ims3tw.2012.32","title":"Trading Off Test Coverage and False Reject Risk of Self-Calibrating Self-Test Systems","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Built-in self-test; Fault coverage; Reliability engineering; Calibration; Test (biology); Fault detection and isolation; Comparator; Overhead (engineering); Electronic circuit; Engineering; Embedded system; Mathematics; Statistics; Voltage; Artificial intelligence; Electrical engineering","score_opus":0.013377770538877702,"score_gpt":0.21372171214273672,"score_spread":0.20034394160385902,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2027120473","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.78107554,0.002158063,0.19603048,0.000055048433,0.00039750666,0.00033237707,0.000013613578,0.0011217658,0.018815635],"genre_scores_gemma":[0.9930745,0.000057832018,0.006573337,0.00004706855,0.00016767568,0.0000051975544,8.000558e-7,0.0000137422185,0.000059870406],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99856275,0.00010034415,0.00038958003,0.00029192877,0.00023672216,0.00041867036],"domain_scores_gemma":[0.99747026,0.0017061117,0.00025698674,0.00033808997,0.000052231786,0.0001763295],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009058374,0.00017149877,0.00027868367,0.00009123576,0.00021188182,0.00020755915,0.0003491128,0.000067213405,0.000004125891],"category_scores_gemma":[0.00051399117,0.00014594811,0.00005380891,0.0003681401,0.000020349737,0.0010436473,0.00013660957,0.00015817223,0.000008543794],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.96967e-8,0.00021049251,0.9693782,0.00015145297,0.00003380154,0.0000065245968,0.0019340214,0.000039421884,0.0036991914,0.006658504,0.00012345654,0.017764905],"study_design_scores_gemma":[0.0006354266,0.0002666583,0.058345623,0.00023701329,0.00007605469,0.0002702199,0.0003142502,0.935294,0.0030523373,0.00026749534,0.0006458901,0.00059505884],"about_ca_topic_score_codex":0.00012609625,"about_ca_topic_score_gemma":0.0000036061815,"teacher_disagreement_score":0.9352546,"about_ca_system_score_codex":0.000030326004,"about_ca_system_score_gemma":0.000043875232,"threshold_uncertainty_score":0.5951592},"labels":[],"label_agreement":null},{"id":"W2028474966","doi":"10.1109/iccicct.2014.6992997","title":"On-chip test generation scheme based on reconfigurable programmable and multiple twisted-ring counters","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Petroleum Technology Research Centre","keywords":"ModelSim; VHDL; Field-programmable gate array; Computer science; Built-in self-test; Fault coverage; Ring (chemistry); Embedded system; Computer hardware; Scheme (mathematics); Reduction (mathematics); Automatic test pattern generation; Parallel computing; Engineering; Mathematics; Electronic circuit","score_opus":0.026119280800392195,"score_gpt":0.2216169470755756,"score_spread":0.19549766627518342,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028474966","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27862757,0.00001687532,0.66470075,0.00067668036,0.00026840158,0.00031181358,0.0000016212061,0.0006060438,0.05479022],"genre_scores_gemma":[0.9881117,6.731382e-7,0.01017037,0.0012871538,0.00007833186,0.000009952977,0.0000061452965,0.000009578923,0.00032612795],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99895406,0.00003610857,0.00015975666,0.00040005293,0.00018127277,0.00026872952],"domain_scores_gemma":[0.9990207,0.00043905966,0.000060902636,0.00033030703,0.00005419911,0.000094814],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040168213,0.00013151464,0.00011565715,0.000081429316,0.00021734087,0.0003330077,0.00022479813,0.000042254844,0.000008449594],"category_scores_gemma":[0.00036918002,0.00011491736,0.000027571572,0.00016559585,0.000029607678,0.00023157048,0.000019263547,0.000107968,0.00004346533],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000034162535,0.00058840815,0.073130794,0.00015156607,0.000023793493,0.00001938667,0.0005398677,0.021975102,0.09376196,0.058165018,0.0020115317,0.74962914],"study_design_scores_gemma":[0.00043584977,0.00022991539,0.00068873895,0.000062835534,0.0000016372322,0.0000037408586,0.0000054936104,0.99042314,0.0069851317,0.00020826749,0.00079513673,0.00016008987],"about_ca_topic_score_codex":0.00009112239,"about_ca_topic_score_gemma":0.000035527628,"teacher_disagreement_score":0.96844804,"about_ca_system_score_codex":0.000030401787,"about_ca_system_score_gemma":0.000027823817,"threshold_uncertainty_score":0.4686194},"labels":[],"label_agreement":null},{"id":"W2029024668","doi":"10.1260/1708-5284.9.6.519","title":"Implementing built-in self-test environment for cores-based digital circuits with Verilog HDL","year":2012,"lang":"en","type":"article","venue":"World Journal of Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Verilog; Testability; Computer architecture; Benchmark (surveying); Digital electronics; Embedded system; Design for testing; Electronic circuit; Built-in self-test; Software; Fault coverage; Computer engineering; Reliability engineering; Engineering; Field-programmable gate array; Operating system","score_opus":0.012174973698407456,"score_gpt":0.2121249886940335,"score_spread":0.19995001499562606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2029024668","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.081197724,0.00039004599,0.91771483,0.00010370915,0.00020643909,0.000120946155,0.000002849208,0.000057967773,0.00020548611],"genre_scores_gemma":[0.98329544,0.000002365021,0.016401095,0.000032784617,0.00023298881,0.0000048061133,9.307126e-7,0.000017984392,0.000011591294],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987292,0.000006368819,0.00036004814,0.00011994624,0.00022522935,0.00055917265],"domain_scores_gemma":[0.9991494,0.0003247346,0.00019590433,0.00015502423,0.00003167539,0.00014330215],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051142945,0.00014161797,0.00019648403,0.00027170154,0.000058038568,0.00011479891,0.00035659078,0.000017488717,0.0000043601535],"category_scores_gemma":[0.000085362975,0.0001257307,0.00007610361,0.00025110756,0.000007143587,0.0007416479,0.00005486818,0.00016417941,0.0000020804885],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000038390135,0.0006410432,0.5961318,0.0002536636,0.00015057805,0.00017822866,0.0009911545,0.13519734,0.010803712,0.0026317255,0.00018324664,0.2528337],"study_design_scores_gemma":[0.008743436,0.0016202944,0.28481913,0.0019224142,0.00015641846,0.0009830106,0.00014418457,0.5786922,0.011182889,0.00021414191,0.10928134,0.0022405556],"about_ca_topic_score_codex":0.0000015294835,"about_ca_topic_score_gemma":0.0000034247007,"teacher_disagreement_score":0.90209776,"about_ca_system_score_codex":0.000114125556,"about_ca_system_score_gemma":0.000041471623,"threshold_uncertainty_score":0.5127149},"labels":[],"label_agreement":null},{"id":"W2029394480","doi":"10.1109/autest.2012.6334550","title":"Arithmetic compaction circuits for mixed-signal systems testing","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Decoding methods; Binary number; Distortion (music); Circuit design; Electronic circuit; Computer hardware; Electronic engineering; Algorithm; Embedded system; Arithmetic; Engineering; Electrical engineering; Telecommunications; Mathematics","score_opus":0.07908334631923677,"score_gpt":0.26831059904581683,"score_spread":0.18922725272658006,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2029394480","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010610288,0.00021493969,0.9777908,0.000043236847,0.00092278863,0.00020379173,0.000001264978,0.00039690602,0.009815988],"genre_scores_gemma":[0.9927757,3.0306916e-7,0.006412892,0.00008847064,0.0004692072,0.000026874326,0.0000019752592,0.0000097417105,0.00021484388],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99884194,0.000043897624,0.00022280621,0.00021763885,0.0001867411,0.0004869492],"domain_scores_gemma":[0.99885345,0.0005345251,0.000098412755,0.00022012166,0.0001330828,0.00016043689],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006011612,0.00011874836,0.00015117376,0.000090398105,0.00023121035,0.00020970468,0.0003297224,0.00004579157,0.000003907114],"category_scores_gemma":[0.00017717968,0.0001059966,0.000050388506,0.00034697147,0.000015279024,0.0007056069,0.000047509067,0.00008237619,0.00005452959],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.2816183e-7,0.00017591301,0.046379548,0.00016382229,0.000034490546,0.0000031248205,0.00038853128,0.0014948734,0.014180253,0.13965578,0.0020822403,0.79544127],"study_design_scores_gemma":[0.00038865383,0.000114126065,0.036772233,0.000107453765,0.000020762382,0.00027544546,0.0001427897,0.9576335,0.0010110833,0.0011442561,0.0019582391,0.000431471],"about_ca_topic_score_codex":0.000074743744,"about_ca_topic_score_gemma":0.0000015435154,"teacher_disagreement_score":0.9821654,"about_ca_system_score_codex":0.00005016224,"about_ca_system_score_gemma":0.000036867623,"threshold_uncertainty_score":0.43224162},"labels":[],"label_agreement":null},{"id":"W2031432351","doi":"10.5555/2755753.2755770","title":"A methodology for automated design of embedded bit-flips detectors in post-silicon validation","year":2015,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Detector; Bit (key); Latency (audio); Embedded system; Domain (mathematical analysis); Computer hardware; Electronic engineering; Computer engineering; Real-time computing; Engineering; Telecommunications","score_opus":0.13803969597320634,"score_gpt":0.315442635163041,"score_spread":0.17740293918983466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031432351","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16766246,0.000093034694,0.8310975,0.00007292934,0.000107616455,0.00050449866,0.0000029876383,0.00040588953,0.000053107193],"genre_scores_gemma":[0.85762435,0.00000825441,0.14219072,0.00007643029,0.000020898846,0.000038648348,0.000009674462,0.00001666557,0.000014345115],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977055,0.00094309147,0.000552931,0.00036688003,0.000162949,0.00026865827],"domain_scores_gemma":[0.9957912,0.0031467662,0.00024754324,0.00025929065,0.00047236765,0.00008280962],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029528877,0.00016510284,0.00029594943,0.0004727301,0.000057500543,0.00007479617,0.000340354,0.00008818779,0.0000015561997],"category_scores_gemma":[0.0077073094,0.00015990651,0.000023048997,0.0011834815,0.0000482738,0.0004807125,0.000051167226,0.00008374375,0.0000052310997],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052879634,0.0011194451,0.08872829,0.0004825533,0.000081572616,0.000111861154,0.034078218,0.1426932,0.4708654,0.012209012,0.0010027784,0.2485748],"study_design_scores_gemma":[0.0010341981,0.0004677317,0.04134742,0.00006165672,0.000009512829,0.000034424982,0.000064928325,0.9370223,0.017569229,0.0021656596,0.000019052337,0.00020388268],"about_ca_topic_score_codex":0.000076616525,"about_ca_topic_score_gemma":0.000014174105,"teacher_disagreement_score":0.7943291,"about_ca_system_score_codex":0.000040031187,"about_ca_system_score_gemma":0.00026210968,"threshold_uncertainty_score":0.9226926},"labels":[],"label_agreement":null},{"id":"W2031499833","doi":"10.1109/ats.2012.70","title":"Multi-level EDT to Reduce Scan Channels in SoC Designs","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Scheme (mathematics); Encoding (memory); Channel (broadcasting); System on a chip; Embedded system; Computer network; Mathematics; Artificial intelligence","score_opus":0.20505344257098046,"score_gpt":0.3264457096544283,"score_spread":0.12139226708344786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031499833","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06684664,0.00005768853,0.92853105,0.0006321795,0.00041944775,0.00012698685,5.682525e-7,0.00015137823,0.0032340626],"genre_scores_gemma":[0.9325922,8.3598815e-7,0.06533268,0.00075121556,0.00015662579,0.000012243191,3.6738297e-7,0.000006603835,0.0011472356],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99892616,0.00004051795,0.0001571191,0.00023661823,0.00013659449,0.0005029814],"domain_scores_gemma":[0.9993911,0.000063921325,0.000027043772,0.00027504374,0.00003257083,0.00021036927],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045004845,0.00010057779,0.00011056082,0.00012938323,0.00007144929,0.0000782707,0.0005443948,0.00003805972,0.000022025191],"category_scores_gemma":[0.000108319975,0.00009125879,0.000029461615,0.00047436298,0.0000111997315,0.00048054714,0.00016145526,0.00008621681,0.00025500488],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.073929e-7,0.00046957488,0.031691466,0.000016868335,0.000010249005,0.000018080114,0.007946564,0.00060959876,0.059938457,0.016362295,0.00305584,0.8798807],"study_design_scores_gemma":[0.0021580847,0.00027577794,0.5843521,0.00035091888,0.000012063442,0.0001577633,0.00092393806,0.27964056,0.12454609,0.0019662627,0.003271901,0.0023445755],"about_ca_topic_score_codex":0.00017602109,"about_ca_topic_score_gemma":0.000039322254,"teacher_disagreement_score":0.8775361,"about_ca_system_score_codex":0.00004762402,"about_ca_system_score_gemma":0.000044586868,"threshold_uncertainty_score":0.37214255},"labels":[],"label_agreement":null},{"id":"W2031732101","doi":"10.1109/tcad.2004.829796","title":"Indirect Test Architecture for SoC Testing","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Modular design; Computer science; Embedded system; System on a chip; Testability; Modularity (biology); Network packet; Design for testing; Computer architecture; Core (optical fiber); Chip; Architecture; Computer hardware; Engineering; Computer network; Operating system; Reliability engineering; Telecommunications","score_opus":0.052724592937307545,"score_gpt":0.24127665782957713,"score_spread":0.18855206489226958,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031732101","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0051362226,0.0001677001,0.9924054,0.00007373251,0.0008725962,0.00080734416,0.000049533424,0.00039547315,0.00009199824],"genre_scores_gemma":[0.97244096,0.000008905828,0.027182626,0.00009886825,0.000109972054,0.00008861351,0.000002779915,0.000032349853,0.000034930457],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977268,0.00014202906,0.00069011207,0.00066478766,0.0003090241,0.00046723106],"domain_scores_gemma":[0.99687684,0.0017919719,0.00029026545,0.00044122228,0.00042065157,0.00017904212],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00062738365,0.00037381353,0.00057152356,0.0004305509,0.00040383608,0.0002973901,0.00059728726,0.00017871412,0.0000011154573],"category_scores_gemma":[0.00007614796,0.0003191527,0.00014220466,0.0009025673,0.000086854685,0.0002635394,0.0000035741657,0.00037440052,0.000004685989],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002673421,0.00031054745,0.000044396333,0.00019772947,0.00011125478,0.000023738668,0.0008142086,0.43711045,0.045355774,0.00084983034,0.000053142987,0.5151263],"study_design_scores_gemma":[0.0027868117,0.0035649606,0.00019387003,0.0023483338,0.00009497455,0.0008424983,0.0001807391,0.9370419,0.04938103,0.0024058898,0.00013374587,0.0010252686],"about_ca_topic_score_codex":0.0002153939,"about_ca_topic_score_gemma":0.000008846585,"teacher_disagreement_score":0.9673047,"about_ca_system_score_codex":0.00010931574,"about_ca_system_score_gemma":0.00030929313,"threshold_uncertainty_score":0.99992603},"labels":[],"label_agreement":null},{"id":"W2033697244","doi":"10.1016/j.microrel.2005.12.005","title":"Transistor-level to gate-level comprehensive fault synthesis for n-input primitive gates","year":2006,"lang":"en","type":"article","venue":"Microelectronics Reliability","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"High-level synthesis; Transistor; Computer science; Gate equivalent; Electrical engineering; Electronic engineering; Engineering; Embedded system; Gate oxide; Field-programmable gate array; Voltage","score_opus":0.033360078591586205,"score_gpt":0.25196031784461126,"score_spread":0.21860023925302505,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2033697244","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21693915,0.00037602283,0.77873826,0.0019252355,0.0001631643,0.0009089427,0.00015443264,0.0003172508,0.0004775355],"genre_scores_gemma":[0.9570512,0.000011555708,0.041759007,0.0005647816,0.00011015972,0.00020470377,0.000023644143,0.000037417103,0.00023754305],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99657655,0.00014657852,0.00060539396,0.0012068048,0.0003217015,0.0011429455],"domain_scores_gemma":[0.99690026,0.001153777,0.00015475998,0.00091741234,0.0006945442,0.00017926925],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005967556,0.00040843667,0.00053214096,0.00014754655,0.0004211815,0.00018127289,0.0011195636,0.00016562015,0.000007491663],"category_scores_gemma":[0.00043439868,0.0004114369,0.00031197065,0.00059700967,0.000106899555,0.00028301397,0.0001356025,0.0003084829,0.000045945028],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000048394333,0.001340276,0.0018363097,0.0005907431,0.0001814113,0.000024730853,0.0016318763,0.019770665,0.6737919,0.045601424,0.009350189,0.24583207],"study_design_scores_gemma":[0.0021874954,0.001155091,0.031399462,0.0002795389,0.00019344264,0.000103758306,0.0001430833,0.093817286,0.74722683,0.036025017,0.08448754,0.0029814218],"about_ca_topic_score_codex":0.0004460187,"about_ca_topic_score_gemma":0.00025380577,"teacher_disagreement_score":0.74011207,"about_ca_system_score_codex":0.0006182086,"about_ca_system_score_gemma":0.00041060479,"threshold_uncertainty_score":0.99983376},"labels":[],"label_agreement":null},{"id":"W2035109781","doi":"10.1109/dft.2011.44","title":"Hierarchical Embedded Logic Analyzer for Accurate Root-Cause Analysis","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Spectrum analyzer; Computer science; Root cause analysis; Root (linguistics); Logic analyzer; Reliability engineering; Engineering","score_opus":0.10132967187828648,"score_gpt":0.3024651397781265,"score_spread":0.20113546789984002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2035109781","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015891882,0.000023308192,0.9702615,0.00023610269,0.00007801098,0.00011011811,0.0000018979064,0.00028412594,0.013113056],"genre_scores_gemma":[0.9522756,0.0000015365134,0.046509583,0.0004918123,0.00004911337,0.000018847762,0.000005646002,0.0000067784563,0.0006410819],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998587,0.00005396793,0.00028741627,0.0004953412,0.00017069376,0.00040555978],"domain_scores_gemma":[0.9988695,0.0001777439,0.00009032698,0.0005863036,0.00011580386,0.00016036698],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035194657,0.00015113606,0.00026615502,0.00030141303,0.00015472475,0.0001250191,0.0008776438,0.000064930005,0.00016347395],"category_scores_gemma":[0.00013588398,0.00011640619,0.00027708808,0.0013781845,0.00003931178,0.00036565724,0.00014513772,0.000106580424,0.000059711943],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000050888907,0.0005131661,0.0852077,0.000037872902,0.0023738637,0.00014097428,0.0031971755,0.00069888844,0.0013915616,0.68717474,0.0022102497,0.21704872],"study_design_scores_gemma":[0.00055985345,0.00020001056,0.08287149,0.0000087139415,0.0005546251,0.000016166874,0.000045594763,0.85023624,0.0015794003,0.063001335,0.00029942076,0.00062713935],"about_ca_topic_score_codex":0.00004688473,"about_ca_topic_score_gemma":0.0000955212,"teacher_disagreement_score":0.9363837,"about_ca_system_score_codex":0.000015819956,"about_ca_system_score_gemma":0.000043020664,"threshold_uncertainty_score":0.47469065},"labels":[],"label_agreement":null},{"id":"W2036210008","doi":"10.1109/ats.2014.30","title":"On Supporting Sequential Constraints for On-Chip Generation of Post-silicon Validation Stimuli","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Chip; Silicon; System on a chip; Embedded system; Computer architecture; Materials science","score_opus":0.06877334893032064,"score_gpt":0.3050414043341444,"score_spread":0.23626805540382376,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036210008","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34683496,5.400428e-7,0.6496271,0.00019287528,0.00015896714,0.000119240845,0.0000029954756,0.000058031404,0.0030052941],"genre_scores_gemma":[0.99503756,1.0153829e-7,0.004189482,0.0005314018,0.00014195371,0.0000060295497,0.000029804984,0.000005468919,0.000058229747],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999092,0.000050975734,0.00026779823,0.00025257873,0.00016699808,0.00016963827],"domain_scores_gemma":[0.9991617,0.00028657794,0.00016363694,0.0002025235,0.00014100372,0.000044539673],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052651676,0.0000853701,0.00011083881,0.00007733693,0.00010110215,0.0000691246,0.0001947253,0.00004027826,0.000030152405],"category_scores_gemma":[0.00053555967,0.00007701184,0.000055836015,0.00007838613,0.000028463563,0.00016954498,0.000022063517,0.000048286925,0.000015364561],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000010938717,0.00006293365,0.0003966715,0.000023354882,0.000009360153,6.754276e-7,0.00021046371,0.003495934,0.2517334,0.32268938,0.00021639388,0.42116037],"study_design_scores_gemma":[0.00051749137,0.0005933023,0.000535174,0.00003181529,0.0000070235324,0.0000049550113,0.000017080594,0.67701364,0.31695566,0.004141449,0.000027234446,0.00015518953],"about_ca_topic_score_codex":0.000015855298,"about_ca_topic_score_gemma":0.000004655067,"teacher_disagreement_score":0.6735177,"about_ca_system_score_codex":0.000016032884,"about_ca_system_score_gemma":0.000046732508,"threshold_uncertainty_score":0.3140452},"labels":[],"label_agreement":null},{"id":"W2036592619","doi":"10.1109/fpt.2011.6132671","title":"A framework for verifying functional correctness in Odin II","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"CMC Microsystems","keywords":"Correctness; Computer science; Field-programmable gate array; Architecture; Computer architecture; Cover (algebra); Electronic circuit; Software engineering; Embedded system; Programming language; Engineering; Electrical engineering","score_opus":0.14544141050053636,"score_gpt":0.2747360926601692,"score_spread":0.12929468215963283,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036592619","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020231634,0.000020596759,0.97089833,0.00007767,0.0005315289,0.0000732001,2.9994953e-7,0.00012160169,0.0080451155],"genre_scores_gemma":[0.9233451,5.1795394e-7,0.07600876,0.0003320442,0.00006283695,0.000022591954,6.352656e-7,0.000004021578,0.00022348874],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9993789,0.000010919531,0.00012009409,0.00021223321,0.00008096647,0.00019685391],"domain_scores_gemma":[0.99959695,0.00014273834,0.00003015417,0.00015812919,0.000034268436,0.00003775821],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018308102,0.00006376199,0.00007946276,0.00006793993,0.00012458158,0.000028991033,0.00027204157,0.000047139485,0.000064479194],"category_scores_gemma":[0.00013597538,0.00005828135,0.000034967346,0.00025099522,0.00001204895,0.00022027083,0.00008828205,0.000093904935,0.0000152405055],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012317311,0.00009931827,0.019194134,0.000013607861,0.0000054663374,0.000007819266,0.0020939982,0.000043925498,0.00019144472,0.7720421,0.0004337304,0.20587322],"study_design_scores_gemma":[0.0012238167,0.00039881762,0.121231414,0.00028541088,0.000008961408,0.00006728319,0.00047949486,0.29470688,0.004229003,0.5744282,0.0020751425,0.0008655847],"about_ca_topic_score_codex":0.00005109378,"about_ca_topic_score_gemma":0.000020816004,"teacher_disagreement_score":0.9031135,"about_ca_system_score_codex":0.000018172283,"about_ca_system_score_gemma":0.000037741644,"threshold_uncertainty_score":0.23766445},"labels":[],"label_agreement":null},{"id":"W2036706191","doi":"10.1007/s10836-006-9502-x","title":"TBSA: Threshold-Based Simulation Accuracy Method for Fast Analog DC Fault Simulation","year":2006,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Benchmark (surveying); Speedup; Convergence (economics); Computer science; Algorithm; Fault (geology); Parametric statistics; Parallel computing; Mathematics; Statistics","score_opus":0.03682807068470644,"score_gpt":0.3307642513125956,"score_spread":0.2939361806278892,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036706191","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05286281,0.0003004767,0.94597155,0.00023262728,0.00011338657,0.00016669305,0.0000010377844,0.000097623495,0.00025379064],"genre_scores_gemma":[0.9061174,3.17862e-7,0.093162045,0.0001284969,0.0005495904,0.000003017207,0.0000031290824,0.00001871796,0.000017284447],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978027,0.00009420408,0.0008081184,0.0002809409,0.00040723124,0.0006068419],"domain_scores_gemma":[0.9928257,0.004906474,0.0011291186,0.00023146837,0.00083123235,0.00007602359],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015898439,0.00019901908,0.00031500275,0.00028097123,0.000299281,0.00022312546,0.000551455,0.000084494175,0.0000027729066],"category_scores_gemma":[0.0021753765,0.00018123128,0.00018931272,0.00077956927,0.000015853677,0.0008586009,0.000034509423,0.00038467834,0.0000016729329],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002491291,0.00004886751,0.0024450778,0.000017204544,0.000013320293,0.000007164535,0.000028608152,0.89150196,0.004410652,0.0016124736,0.000020201387,0.099891946],"study_design_scores_gemma":[0.0007635018,0.00036325658,0.002303531,0.00009794991,0.00003836415,0.000045951452,0.000006586503,0.9798416,0.00074265973,0.015332522,0.00027195798,0.00019212399],"about_ca_topic_score_codex":0.00003044934,"about_ca_topic_score_gemma":0.000017537724,"teacher_disagreement_score":0.8532546,"about_ca_system_score_codex":0.00025474335,"about_ca_system_score_gemma":0.000529883,"threshold_uncertainty_score":0.7390397},"labels":[],"label_agreement":null},{"id":"W2040195773","doi":"10.1142/s0129626406002472","title":"A PARALLEL PROBABILISTIC SYSTEM-LEVEL FAULT DIAGNOSIS APPROACH FOR LARGE MULTIPROCESSOR SYSTEMS","year":2006,"lang":"en","type":"article","venue":"Parallel Processing Letters","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Probabilistic logic; A priori and a posteriori; Multiprocessing; Parallel algorithm; Identification (biology); Fault (geology); Node (physics); Parallel computing; Evolutionary algorithm; Computation; Algorithm; Artificial intelligence","score_opus":0.036607184321355436,"score_gpt":0.24671891148101482,"score_spread":0.2101117271596594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2040195773","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0050634355,0.0013247264,0.9894514,0.00096356095,0.00025098698,0.0012816789,0.000033529766,0.0009963477,0.0006343054],"genre_scores_gemma":[0.8760888,0.0000023734135,0.12034008,0.0005809506,0.0004593353,0.0022584754,0.000063881445,0.00005911518,0.00014701596],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99603444,0.00011128733,0.00082251825,0.0012223488,0.0005952373,0.0012141456],"domain_scores_gemma":[0.9981751,0.00026937405,0.0005099635,0.0005911476,0.00028644933,0.0001679693],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0008074768,0.00051024347,0.00060679886,0.00021449225,0.0006652394,0.0010561164,0.0013939756,0.00016235291,7.003494e-7],"category_scores_gemma":[0.00018224158,0.00046273792,0.00019491802,0.00065529725,0.00007822277,0.00088213687,0.00014818575,0.00025823322,0.000020185968],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028703334,0.002412877,0.026999202,0.028346084,0.00023047785,0.00019041098,0.004540275,0.809241,0.0035761523,0.07112003,0.019799927,0.03351486],"study_design_scores_gemma":[0.0015959034,0.000042537013,0.0008424631,0.0004676103,0.000051143907,0.00008488047,0.0002218134,0.9946057,0.00003417445,0.00020084855,0.001090735,0.0007621702],"about_ca_topic_score_codex":0.00018659464,"about_ca_topic_score_gemma":0.000007937278,"teacher_disagreement_score":0.8710253,"about_ca_system_score_codex":0.000207642,"about_ca_system_score_gemma":0.0001396073,"threshold_uncertainty_score":0.99998087},"labels":[],"label_agreement":null},{"id":"W2042428442","doi":"10.1109/tc.2011.192","title":"Mapping Trigger Conditions onto Trigger Units during Post-silicon Validation and Debugging","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Computer science; Embedded system; Chip; Computer hardware; Computer architecture; Real-time computing; Operating system; Telecommunications","score_opus":0.03934467965454598,"score_gpt":0.22356990706725777,"score_spread":0.1842252274127118,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042428442","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28430796,0.000021789674,0.71399796,0.00017312603,0.00055337546,0.00015160425,0.0000074260465,0.00041159755,0.00037518505],"genre_scores_gemma":[0.9971012,0.000013160044,0.0023919635,0.0002704482,0.000042500993,0.000021468333,0.0000037138554,0.000018088122,0.0001374597],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99853826,0.00009454508,0.00032279384,0.0004857314,0.00020401315,0.0003546633],"domain_scores_gemma":[0.99904484,0.000182669,0.0001048864,0.00035594392,0.0001473599,0.00016427803],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000173778,0.00022210108,0.00020549819,0.00047886316,0.00062420126,0.00016583886,0.00035974305,0.000079105506,0.000022757737],"category_scores_gemma":[0.000008095773,0.00023560354,0.000083189654,0.00069318205,0.000058365476,0.0008531122,0.000006542057,0.00025063034,0.000032698084],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002323288,0.0010463513,0.0011316601,0.000292506,0.00063541596,0.0002158201,0.040170316,0.02254944,0.1006758,0.0029261739,0.0005292858,0.829804],"study_design_scores_gemma":[0.009383689,0.0012445475,0.06013186,0.0021720016,0.0003018951,0.0017019932,0.0018466732,0.5354606,0.3797539,0.00291507,0.000666264,0.0044215224],"about_ca_topic_score_codex":0.00013945778,"about_ca_topic_score_gemma":0.000020083071,"teacher_disagreement_score":0.8253825,"about_ca_system_score_codex":0.00007366422,"about_ca_system_score_gemma":0.0000723717,"threshold_uncertainty_score":0.96076334},"labels":[],"label_agreement":null},{"id":"W2042512025","doi":"10.1007/s10836-009-5131-5","title":"Qualifying Serial Interface Jitter Rapidly and Cost-effectively","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Transmitter; Computer science; Bit error rate; Interface (matter); Computer hardware; Electronic engineering; Real-time computing; Embedded system; Engineering; Telecommunications; Decoding methods; Parallel computing","score_opus":0.023635359675852823,"score_gpt":0.2826714233076269,"score_spread":0.25903606363177406,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042512025","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.77838933,0.00031834625,0.21982042,0.00036605526,0.000475244,0.0000934113,2.1099368e-7,0.00005991664,0.00047705957],"genre_scores_gemma":[0.9904516,0.000002348057,0.008843818,0.00013997893,0.00052940566,0.0000018076424,7.1409936e-8,0.000012619215,0.000018349388],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99855566,0.000094714385,0.00041208856,0.0002113109,0.00022938762,0.00049686426],"domain_scores_gemma":[0.9981066,0.0008635305,0.0004925974,0.00016604784,0.00024285329,0.0001283907],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015669928,0.00015006254,0.00024818958,0.00014260378,0.0001771686,0.00024636535,0.0005297492,0.00006568435,0.000005255833],"category_scores_gemma":[0.0017468205,0.00012904343,0.00006319596,0.000320406,0.000041710126,0.00070846383,0.00012156698,0.0010498088,0.0000035428054],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000038984617,0.00005442089,0.014495723,0.000029358394,0.00004485064,0.000058768073,0.0009041934,0.0003934241,0.42188498,0.0032799316,0.00013826547,0.5587122],"study_design_scores_gemma":[0.014545494,0.010206747,0.11762682,0.0023945044,0.0003707955,0.05253069,0.0007897842,0.5915479,0.12388188,0.06530042,0.016547153,0.0042578187],"about_ca_topic_score_codex":0.00001544917,"about_ca_topic_score_gemma":0.000016801132,"teacher_disagreement_score":0.59115446,"about_ca_system_score_codex":0.00006176364,"about_ca_system_score_gemma":0.00027955903,"threshold_uncertainty_score":0.5262238},"labels":[],"label_agreement":null},{"id":"W2042692297","doi":"10.1145/1837274.1837300","title":"Bridging pre-silicon verification and post-silicon validation","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Silicon; Emulation; Computer science; Bridging (networking); Scope (computer science); Formal verification; Systems engineering; Engineering; Materials science; Theoretical computer science; Programming language; Optoelectronics","score_opus":0.012303245042640874,"score_gpt":0.2378768151217093,"score_spread":0.22557357007906842,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042692297","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7835485,0.000012618146,0.21301475,0.00058803544,0.00016183843,0.00006979099,3.8016682e-7,0.00020061947,0.0024034965],"genre_scores_gemma":[0.9978818,0.000002259209,0.0016093863,0.00022461422,0.000079482736,0.000004430193,0.0000046506498,0.000004399853,0.0001889192],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.9993314,0.000019365198,0.00012812763,0.0002718227,0.00010914052,0.00014012304],"domain_scores_gemma":[0.9994615,0.000049152997,0.00005373208,0.00030044356,0.000073449344,0.00006176902],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024010372,0.00007242131,0.00006414418,0.00006132917,0.0001262918,0.00021492502,0.00022780219,0.000043352,0.000013976782],"category_scores_gemma":[0.00012251746,0.000068299014,0.000017750774,0.00013257588,0.000022630344,0.00080069917,0.00005939978,0.0001169086,0.000023766339],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.263279e-8,0.000011558597,0.0069089667,0.0000058605046,0.000001753421,6.52997e-7,0.00026308623,0.000005908165,0.48802865,0.021622192,0.000022911552,0.48312837],"study_design_scores_gemma":[0.0003104897,0.000072289535,0.49805826,0.00001955232,0.000008260193,0.00008785079,0.000035261124,0.33167633,0.166911,0.0019697845,0.00050748955,0.00034341653],"about_ca_topic_score_codex":0.000114376504,"about_ca_topic_score_gemma":0.000019714837,"teacher_disagreement_score":0.4911493,"about_ca_system_score_codex":0.000006318272,"about_ca_system_score_gemma":0.0000251689,"threshold_uncertainty_score":0.27851528},"labels":[],"label_agreement":null},{"id":"W2043080690","doi":"10.1002/jcd.20035","title":"Group construction of covering arrays","year":2004,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":55,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; University of Ottawa","funders":"","keywords":"Combinatorics; Mathematics; Group (periodic table); Extension (predicate logic); Column (typography); Set (abstract data type); Algebraic number; Geometry; Physics; Computer science; Connection (principal bundle); Mathematical analysis","score_opus":0.022744075756981605,"score_gpt":0.23509329946316176,"score_spread":0.21234922370618015,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2043080690","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12208304,0.00007031384,0.8732129,0.00007789894,0.0040004435,0.00003724919,2.807531e-7,0.00002018638,0.00049769547],"genre_scores_gemma":[0.9785116,0.000012610539,0.021093054,0.000019126881,0.00035671343,3.041048e-7,1.04866935e-7,0.0000052149553,0.000001320268],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9988801,0.00005134711,0.00046409946,0.00009410544,0.00036126355,0.0001490894],"domain_scores_gemma":[0.99887466,0.00010181386,0.0005483895,0.0001486169,0.00023948766,0.00008705081],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000522761,0.000086561115,0.00024087349,0.00013870405,0.00006890533,0.00005977717,0.00046402574,0.000052017647,0.000002831116],"category_scores_gemma":[0.00017100506,0.00007931786,0.00011974441,0.00030093166,0.000046954254,0.00059309043,0.000038454793,0.00018186448,0.0000022822362],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004663942,0.00014486916,0.00088376657,0.000022827971,0.000040954335,0.000064096115,0.00037368815,0.0015148572,0.06830936,0.91477156,0.000035561872,0.013833778],"study_design_scores_gemma":[0.004523661,0.0016020034,0.0019301003,0.00039540563,0.00004293699,0.0010029784,0.00009248261,0.000684732,0.06542663,0.923658,0.00034837457,0.0002926743],"about_ca_topic_score_codex":0.00001018358,"about_ca_topic_score_gemma":2.7484995e-7,"teacher_disagreement_score":0.8564285,"about_ca_system_score_codex":0.00007800127,"about_ca_system_score_gemma":0.00018129681,"threshold_uncertainty_score":0.32344884},"labels":[],"label_agreement":null},{"id":"W2043314294","doi":"10.5555/1509456.1509496","title":"A succinct memory model for automated design debugging","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Encoding (memory); Memory model; TRACE (psycholinguistics); Reduction (mathematics); Embedded system; Semiconductor memory; State (computer science); Representation (politics); Programming language; Parallel computing; Computer hardware; Shared memory; Artificial intelligence","score_opus":0.09463807136907813,"score_gpt":0.2662407108130699,"score_spread":0.17160263944399173,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2043314294","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028966756,0.000036999125,0.99172884,0.00016621334,0.000054805627,0.00015778022,3.9464817e-7,0.002620656,0.00233763],"genre_scores_gemma":[0.79248226,0.0000013576833,0.20621926,0.00042779595,0.000024071382,0.000017371249,6.506541e-7,0.0000075735343,0.0008196831],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991505,0.000021919795,0.00015112945,0.00026383082,0.000120435856,0.00029216922],"domain_scores_gemma":[0.9993892,0.0001782679,0.00003937829,0.00025235207,0.000066971006,0.00007383513],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022889092,0.000097679964,0.000115604154,0.000071081166,0.0002835592,0.00004565696,0.00043939997,0.00003397991,0.0000036193478],"category_scores_gemma":[0.00007602736,0.00008485051,0.000055193534,0.0001913626,0.00001689761,0.00032864924,0.00005984104,0.00004479722,0.000021258516],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015297736,0.0001848253,0.001026982,0.000052775995,0.000056562458,0.00013455501,0.0038075703,0.78266233,0.008888437,0.015984438,0.038576607,0.14862338],"study_design_scores_gemma":[0.00021549742,0.000022703167,0.00017263526,0.000007950338,0.0000027784133,0.000072969095,0.000004115333,0.99689776,0.0011113076,0.0013503982,0.000012038797,0.00012987643],"about_ca_topic_score_codex":0.000018074663,"about_ca_topic_score_gemma":0.0000026562711,"teacher_disagreement_score":0.78958553,"about_ca_system_score_codex":0.00002359573,"about_ca_system_score_gemma":0.0001496233,"threshold_uncertainty_score":0.34601033},"labels":[],"label_agreement":null},{"id":"W2043769126","doi":"10.1109/mwscas.2013.6674839","title":"SAT-based reversible gate/wire replacement fault testing","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Backtracking; Computer science; Set (abstract data type); Boolean satisfiability problem; Automatic test pattern generation; Satisfiability; Fault coverage; Process (computing); Logic gate; Fault (geology); Algorithm; Matching (statistics); Test set; Reliability engineering; Engineering; Electronic circuit; Mathematics; Electrical engineering; Artificial intelligence; Programming language","score_opus":0.03183791520571647,"score_gpt":0.23026382294954875,"score_spread":0.19842590774383229,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2043769126","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07924458,0.000052401272,0.79603326,0.0026439808,0.000259976,0.0003362673,6.3665124e-7,0.0011170772,0.12031182],"genre_scores_gemma":[0.9425733,4.1089208e-7,0.053857688,0.0016319741,0.00005146096,0.000017527365,0.000002046156,0.000007887884,0.0018576899],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987437,0.00003529947,0.00021990588,0.00039106194,0.00024396859,0.00036606574],"domain_scores_gemma":[0.99890417,0.00021306233,0.00008196904,0.00051316246,0.00016134988,0.00012629926],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00025737268,0.0001282802,0.00011969546,0.00007608096,0.00020543755,0.00023851202,0.0005685832,0.000039374238,0.00018108082],"category_scores_gemma":[0.00025038788,0.00011013711,0.000044090888,0.0004902569,0.000021646103,0.0005889531,0.00013770816,0.000107174936,0.0009059016],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.490788e-7,0.0002638154,0.09320746,0.00014274899,0.000038536065,0.000066615336,0.0004599815,0.0044282693,0.035343606,0.019513601,0.042963464,0.80357134],"study_design_scores_gemma":[0.0006368355,0.00021217945,0.009643572,0.00014341716,0.0000071080917,0.000025570218,0.00010253556,0.97829705,0.0057184855,0.002663405,0.002045495,0.0005043389],"about_ca_topic_score_codex":0.00048773782,"about_ca_topic_score_gemma":0.000008236956,"teacher_disagreement_score":0.9738688,"about_ca_system_score_codex":0.0000478492,"about_ca_system_score_gemma":0.00008869421,"threshold_uncertainty_score":0.999872},"labels":[],"label_agreement":null},{"id":"W2044605272","doi":"10.1109/tvlsi.2012.2202409","title":"Scalable Signal Selection for Post-Silicon Debug","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Scalability; Debugging; Benchmark (surveying); Computer engineering; Metric (unit); Theoretical computer science; Embedded system; Algorithm; Engineering; Mathematics","score_opus":0.019388046879824105,"score_gpt":0.2453616756555041,"score_spread":0.22597362877568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044605272","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028124461,0.00014354254,0.96662796,0.0001442115,0.003024542,0.00069094205,0.00006983296,0.0005481806,0.00062632887],"genre_scores_gemma":[0.99609834,0.00000642487,0.0013143851,0.00021951033,0.0004365639,0.00031833423,0.000020068672,0.000034115943,0.001552268],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975541,0.00019842401,0.00057304907,0.0005107186,0.0004299243,0.00073375605],"domain_scores_gemma":[0.99845123,0.000280678,0.00018720313,0.0003830007,0.00045348855,0.00024439907],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008739501,0.00031269251,0.0003284123,0.00035046894,0.0007730436,0.0003572703,0.00039961134,0.0002234633,0.00004848588],"category_scores_gemma":[0.000022877495,0.0002894179,0.0002576489,0.00066835014,0.000031655287,0.0018712798,0.0000026768212,0.00034538956,0.00019210954],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000098167664,0.005197495,0.004680297,0.00073068397,0.0005423803,0.0000068377326,0.0110802185,0.057281423,0.42992496,0.018859256,0.008127489,0.4634708],"study_design_scores_gemma":[0.0010711548,0.00052415434,0.00035903155,0.00028566978,0.00007403067,0.00016328761,0.00089905923,0.8661344,0.12567407,0.000095900206,0.0040261997,0.00069302745],"about_ca_topic_score_codex":0.00024184263,"about_ca_topic_score_gemma":0.00027468172,"teacher_disagreement_score":0.9679739,"about_ca_system_score_codex":0.00025828896,"about_ca_system_score_gemma":0.000115567185,"threshold_uncertainty_score":0.9999558},"labels":[],"label_agreement":null},{"id":"W2045570302","doi":"10.1109/isqed.2014.6783399","title":"On pattern generation for maximizing IR drop","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Power network design; Electronic circuit; Voltage drop; Computer science; CMOS; Solver; Logic gate; Combinational logic; Electronic engineering; Algorithm; Mathematical optimization; Voltage; Engineering; Electrical engineering; Mathematics","score_opus":0.0393459870696916,"score_gpt":0.24430409205246906,"score_spread":0.20495810498277744,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2045570302","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012650706,0.0000028842392,0.98084015,0.00060685,0.00018716158,0.000054633707,1.9992595e-7,0.00012611905,0.005531322],"genre_scores_gemma":[0.9914838,2.3558914e-7,0.006142952,0.0019236392,0.00021130616,0.000007832179,0.0000022121696,0.000004172688,0.00022381364],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99950176,0.000016012364,0.00008339683,0.00018989698,0.00007833545,0.00013061643],"domain_scores_gemma":[0.99962807,0.00009204369,0.000027030794,0.00019247137,0.00002924492,0.000031144424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018115461,0.000052367344,0.00005305344,0.000032145592,0.0001052879,0.00010613307,0.00020593755,0.00001909802,0.000006047397],"category_scores_gemma":[0.000066829954,0.000043811662,0.000028356959,0.000054415086,0.000003897981,0.00012578342,0.00002617448,0.000028966908,0.000040492043],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.515513e-8,0.000009768104,0.00018954367,0.0000037753007,0.0000014669846,3.2897054e-7,0.000048371043,0.00018514653,0.0065261605,0.057447974,0.0010913974,0.93449605],"study_design_scores_gemma":[0.00013470529,0.00007228924,0.00024800646,0.000007370295,0.0000010307289,0.000002014463,0.0000018374666,0.99082845,0.0047226306,0.0029497999,0.00095039484,0.00008148956],"about_ca_topic_score_codex":0.000011614818,"about_ca_topic_score_gemma":0.0000086740265,"teacher_disagreement_score":0.99064326,"about_ca_system_score_codex":0.000009767018,"about_ca_system_score_gemma":0.0000070417095,"threshold_uncertainty_score":0.17865877},"labels":[],"label_agreement":null},{"id":"W2047125538","doi":"10.1109/icecs.2013.6815547","title":"Efficient standard cell abutment checker","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Redundancy (engineering); Computer science; Abutment; Swap (finance); Reliability engineering; Structural engineering; Engineering; Operating system","score_opus":0.009733068682706802,"score_gpt":0.2026170013806663,"score_spread":0.1928839326979595,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2047125538","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1398377,0.00006249669,0.76590914,0.00048725365,0.00015996273,0.00013960623,3.8873375e-7,0.00025980384,0.093143664],"genre_scores_gemma":[0.98464704,8.9231946e-7,0.013218702,0.0004962841,0.000030283816,0.00001132309,3.2170203e-7,0.00000396663,0.0015912112],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991806,0.00001395269,0.00012364911,0.00022288274,0.00021380643,0.00024507788],"domain_scores_gemma":[0.99949026,0.000023158613,0.00003055422,0.00029370943,0.00006732197,0.00009497634],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001178813,0.000079572266,0.00007907102,0.000036019785,0.000083160645,0.00016232354,0.00036683204,0.000021071846,0.00027215664],"category_scores_gemma":[0.000009509667,0.00005994558,0.000037810227,0.00015499131,0.000013380944,0.00008273309,0.000115235795,0.000055164433,0.0011407309],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.8998718e-7,0.0005303623,0.0081727635,0.000065379296,0.000030829236,0.000053670934,0.0027013249,0.0065491674,0.029899726,0.1325202,0.050948687,0.76852757],"study_design_scores_gemma":[0.00080212054,0.00022068956,0.010681371,0.000030057137,0.000006237982,0.00001800719,0.00016369425,0.9376981,0.038252883,0.0029597513,0.008566614,0.00060044526],"about_ca_topic_score_codex":0.00005690388,"about_ca_topic_score_gemma":0.0000010553014,"teacher_disagreement_score":0.93114895,"about_ca_system_score_codex":0.000035093322,"about_ca_system_score_gemma":0.000032143427,"threshold_uncertainty_score":0.999637},"labels":[],"label_agreement":null},{"id":"W2048232458","doi":"10.1007/s10878-013-9630-z","title":"Snakes, coils, and single-track circuit codes with spread $$k$$ k","year":2013,"lang":"en","type":"article","venue":"Journal of Combinatorial Optimization","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Backtracking; Hypercube; Combinatorics; Path (computing); Generalization; Theory of computation; Algorithm; Track (disk drive); Mathematics; Computer science; Discrete mathematics; Mathematical analysis","score_opus":0.013259033712852182,"score_gpt":0.20154860744370795,"score_spread":0.18828957373085578,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2048232458","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03968969,0.00025552433,0.95628804,0.0005306825,0.001277994,0.00014993384,4.820145e-7,0.00005743458,0.0017501937],"genre_scores_gemma":[0.972181,0.00003484994,0.027393073,0.0000815071,0.00027456018,0.0000017250303,0.0000012347797,0.000011573029,0.00002047244],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885875,0.00007031851,0.00037867663,0.00015123172,0.00035812767,0.00018288188],"domain_scores_gemma":[0.9984655,0.00014073272,0.00047674682,0.00015889964,0.0006162276,0.00014191701],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028757617,0.00012753886,0.000240901,0.00013031172,0.0001139826,0.00043414952,0.00033480505,0.00006661157,0.000014185896],"category_scores_gemma":[0.00015225395,0.000100548226,0.000038375947,0.0003055548,0.000047426856,0.001498894,0.00004003676,0.00016855069,0.00000348126],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033959142,0.0021406666,0.03204923,0.00023805538,0.00048868865,0.00032766847,0.0040832176,0.34902602,0.017072586,0.28631905,0.005702573,0.30251828],"study_design_scores_gemma":[0.016301395,0.0091468,0.013406227,0.001614387,0.00032253948,0.00381949,0.0004381269,0.8184502,0.009463618,0.122138016,0.0026038096,0.0022953686],"about_ca_topic_score_codex":0.000017063125,"about_ca_topic_score_gemma":4.2019482e-7,"teacher_disagreement_score":0.9324913,"about_ca_system_score_codex":0.00004808799,"about_ca_system_score_gemma":0.00009634319,"threshold_uncertainty_score":0.41865137},"labels":[],"label_agreement":null},{"id":"W204991224","doi":"10.1007/978-3-540-89985-3_80","title":"A Novel Delay Fault Testing Methodology for Resistive Faults in Deep Sub-micron Technologies","year":2008,"lang":"en","type":"book-chapter","venue":"Communications in computer and information science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Resistive touchscreen; Fault (geology); Tracing; Computer science; Fault model; Voltage; Fault indicator; Stuck-at fault; Algorithm; Real-time computing; Electronic engineering; Fault detection and isolation; Electrical engineering; Engineering; Artificial intelligence; Electronic circuit","score_opus":0.15391857856491478,"score_gpt":0.32942769739964156,"score_spread":0.17550911883472678,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W204991224","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00014791379,0.00069580786,0.9766482,0.00054331956,0.00012774947,0.00049890846,0.000012433615,0.00021538342,0.021110276],"genre_scores_gemma":[0.080813214,0.0015902886,0.91687787,0.00045154776,0.00001959171,0.00009219481,0.00003397256,0.000012051279,0.00010929903],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980297,0.00004043844,0.0008604275,0.00042585217,0.00026731283,0.00037624312],"domain_scores_gemma":[0.9954232,0.0019346353,0.00049131893,0.0014903309,0.0006084943,0.000052024476],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0017292522,0.0002577818,0.0003686278,0.0015478868,0.00061379425,0.00022257736,0.0036333415,0.00023048582,2.4695393e-7],"category_scores_gemma":[0.0010675114,0.00026435312,0.000048996393,0.00089745515,0.0010199776,0.0035536943,0.0021598004,0.0005627585,0.0000074648215],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.746723e-7,0.000020503345,0.000111471534,0.00004141612,0.0000043668992,0.0000012911103,0.0023581567,0.0008259765,0.00014381413,0.13422139,0.000034303655,0.86223644],"study_design_scores_gemma":[0.00064587593,0.00011985936,0.001904401,0.00057069527,0.0000060592442,0.00023868008,0.00010391506,0.9722786,0.00013784283,0.0093990415,0.014015444,0.0005796153],"about_ca_topic_score_codex":0.000032728476,"about_ca_topic_score_gemma":0.00007567442,"teacher_disagreement_score":0.9714526,"about_ca_system_score_codex":0.0002062916,"about_ca_system_score_gemma":0.00034359426,"threshold_uncertainty_score":0.99998087},"labels":[],"label_agreement":null},{"id":"W2050360239","doi":"10.1109/isqed.2012.6187567","title":"Assertion clustering for compacted test sequence generation","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; CMC Microsystems (Canada)","funders":"","keywords":"Assertion; Computer science; Cluster analysis; Test (biology); Sequence (biology); Artificial intelligence; Programming language; Geology","score_opus":0.14471124384640163,"score_gpt":0.3140545812878112,"score_spread":0.16934333744140959,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050360239","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037037946,0.000018772382,0.9611072,0.00019454912,0.00022963315,0.000091619084,0.0000010050125,0.00019945981,0.0011198363],"genre_scores_gemma":[0.9621352,6.314848e-7,0.03721878,0.00021957535,0.0002737887,0.000010202688,0.000010574824,0.0000039182078,0.00012731765],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99943894,0.000012417132,0.00012588772,0.000121524565,0.00007999582,0.00022122708],"domain_scores_gemma":[0.999579,0.00010147392,0.000044996195,0.00014849313,0.00005972816,0.000066273584],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024417313,0.000059532067,0.000057449288,0.000033638786,0.00013086207,0.00010307532,0.00017290846,0.00002520456,0.0000051752536],"category_scores_gemma":[0.00014639535,0.00005326874,0.000023864144,0.00012896855,0.0000061188807,0.0008412494,0.00003360394,0.000024402361,0.000019265792],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.80621e-8,0.00007271835,0.026882285,0.000017185961,0.0000047625476,5.6361665e-7,0.0004348612,0.00040126717,0.77847713,0.01017201,0.0008425108,0.18269463],"study_design_scores_gemma":[0.000102939746,0.00002940845,0.00555316,0.000007842049,0.0000022900904,0.00001713323,0.000010306012,0.9763426,0.017277623,0.00008626255,0.00046491495,0.000105473686],"about_ca_topic_score_codex":0.000014144459,"about_ca_topic_score_gemma":0.000014204219,"teacher_disagreement_score":0.97594136,"about_ca_system_score_codex":0.000032093798,"about_ca_system_score_gemma":0.000016116825,"threshold_uncertainty_score":0.21722361},"labels":[],"label_agreement":null},{"id":"W2050770656","doi":"10.1007/s10836-007-5036-0","title":"Scan Division Algorithm for Shift and Capture Power Reduction for At-Speed Test Using Skewed-Load Test Application Strategy","year":2008,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Automatic test pattern generation; Partition (number theory); Fault coverage; Reduction (mathematics); Power (physics); Test compression; Algorithm; Division (mathematics); Computer science; Test (biology); Fault (geology); Real-time computing; Engineering; Electronic circuit; Mathematics; Electrical engineering; Arithmetic","score_opus":0.02796782504774324,"score_gpt":0.26565660688886955,"score_spread":0.2376887818411263,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050770656","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22516195,0.0009761662,0.7731334,0.00018054114,0.000098089586,0.00031753202,0.0000049411,0.000058898833,0.00006848688],"genre_scores_gemma":[0.95249164,0.0000066641,0.04707158,0.000031221538,0.00033490683,0.0000056831086,0.0000022115898,0.000022447266,0.000033655564],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99823236,0.000025522442,0.00054116704,0.00033873974,0.00030888972,0.000553309],"domain_scores_gemma":[0.9972134,0.0010785119,0.0007776882,0.0001828002,0.00061960047,0.00012797251],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008677667,0.00019421979,0.00027752446,0.00013566407,0.0006691786,0.00010915914,0.00033421273,0.00009230735,7.570208e-7],"category_scores_gemma":[0.0012712793,0.00017925829,0.00010025084,0.00040929636,0.000050163675,0.00058664207,0.000057467336,0.00029620758,4.7429555e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005568595,0.0003328577,0.012026209,0.000078475234,0.000059269827,0.000022141128,0.0010563312,0.006775392,0.278486,0.0008476238,0.00027073655,0.7000394],"study_design_scores_gemma":[0.0012889076,0.0016978064,0.007975879,0.00018217051,0.00005299234,0.004215436,0.00006762531,0.9757111,0.002961449,0.0052000238,0.00027380744,0.00037278372],"about_ca_topic_score_codex":0.0000393868,"about_ca_topic_score_gemma":0.000007638146,"teacher_disagreement_score":0.9689357,"about_ca_system_score_codex":0.00051126466,"about_ca_system_score_gemma":0.0007127054,"threshold_uncertainty_score":0.7309941},"labels":[],"label_agreement":null},{"id":"W2051047652","doi":"10.1109/ims3tw.2011.20","title":"A Concurrent Testing Technique for Analog-to-Digital Converters","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Converters; Computer science; Aliasing; Digital electronics; Electronic engineering; Electronic circuit; Line (geometry); Analogue electronics; Electrical engineering; Engineering; Voltage; Mathematics; Telecommunications","score_opus":0.10358747320310381,"score_gpt":0.2589659933451719,"score_spread":0.1553785201420681,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2051047652","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00095549005,0.0000069103057,0.9734493,0.000058939477,0.00013488892,0.0003497542,0.0000033726599,0.0003711004,0.024670266],"genre_scores_gemma":[0.9411513,8.991792e-8,0.05815014,0.00047788344,0.000032934466,0.000082309576,0.0000012613863,0.000007666494,0.00009641817],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990724,0.000008479281,0.00018785177,0.00032582568,0.00009831713,0.00030714946],"domain_scores_gemma":[0.9992833,0.00015729673,0.00005171006,0.0002402412,0.00012640115,0.00014106279],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017462914,0.00011384641,0.00012411602,0.000097826414,0.0000888091,0.00012063941,0.00058702775,0.00003245153,0.000007945696],"category_scores_gemma":[0.00026096014,0.00010035875,0.000054051285,0.00034946052,0.000023772498,0.0003743745,0.00013244785,0.000059317805,0.000043310156],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.7573898e-7,0.00006277689,0.009017118,0.000024002864,0.000012954106,0.000013386993,0.0006066025,0.0000024834094,0.006428284,0.029323205,0.0009832379,0.9535258],"study_design_scores_gemma":[0.0043363003,0.0068138205,0.03355221,0.0011968397,0.00009202608,0.0011441582,0.0009439656,0.58822155,0.2600452,0.08162191,0.015708048,0.006323953],"about_ca_topic_score_codex":0.000030056686,"about_ca_topic_score_gemma":0.0000023087744,"teacher_disagreement_score":0.94720185,"about_ca_system_score_codex":0.00002192128,"about_ca_system_score_gemma":0.000053106476,"threshold_uncertainty_score":0.4092511},"labels":[],"label_agreement":null},{"id":"W2051096547","doi":"10.5555/2492708.2492867","title":"Non-solution implications using reverse domination in a modern SAT-based debugging environment","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Debugging; Pruning; Satisfiability modulo theories; Leverage (statistics); Bottleneck; Speedup; Solver; Parallel computing; Theoretical computer science; Computer engineering; Programming language; Embedded system; Artificial intelligence","score_opus":0.038374611910407086,"score_gpt":0.2569260888373294,"score_spread":0.21855147692692234,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2051096547","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11172504,0.000035080513,0.88704497,0.0003592202,0.00004022403,0.000097752076,4.85054e-7,0.000063358915,0.0006339014],"genre_scores_gemma":[0.9574957,0.0000010845415,0.042217944,0.00021688224,0.00003283278,0.0000114924305,0.000004013642,0.0000046349073,0.000015434793],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992651,0.000026219364,0.00015884967,0.00017788043,0.0001093536,0.0002626055],"domain_scores_gemma":[0.99957573,0.00004289971,0.000060505066,0.00024647888,0.000012278488,0.00006207608],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003198404,0.00007357576,0.00006917333,0.000121988094,0.00011460504,0.000034954086,0.00017520488,0.000033535405,0.0000067922565],"category_scores_gemma":[0.000017086384,0.00007532687,0.000028427421,0.00019495557,0.000013024872,0.00059903425,0.000055355944,0.00006184055,0.000026488553],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.5547503e-7,0.000376207,0.19148143,0.000026394204,0.000008069183,0.0000025563631,0.0017772117,0.0316516,0.21017571,0.0070191096,0.000099219214,0.55738205],"study_design_scores_gemma":[0.00017453953,0.000005184479,0.064264126,0.000018945038,0.0000038395633,0.0000050315803,0.000014837345,0.9337176,0.0011322536,0.00052083516,0.000039457256,0.00010337299],"about_ca_topic_score_codex":0.00011976434,"about_ca_topic_score_gemma":0.000011395872,"teacher_disagreement_score":0.902066,"about_ca_system_score_codex":0.00020379228,"about_ca_system_score_gemma":0.000035363013,"threshold_uncertainty_score":0.30717406},"labels":[],"label_agreement":null},{"id":"W2056181443","doi":"10.4028/www.scientific.net/amm.423-426.2667","title":"A New Routing Method Based on Hybrid Algorithm","year":2013,"lang":"en","type":"article","venue":"Applied Mechanics and Materials","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"La Cité Collégiale","funders":"","keywords":"Routing (electronic design automation); Computer science; Algorithm; Boolean satisfiability problem; Process (computing); Field-programmable gate array; Embedded system","score_opus":0.012154090253475991,"score_gpt":0.22547970766225758,"score_spread":0.2133256174087816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2056181443","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009857258,0.0000069390417,0.99724156,0.00020270982,0.00026042134,0.00022733462,0.0000034458346,0.00016024485,0.0009116023],"genre_scores_gemma":[0.41189557,0.0000029102896,0.58666784,0.0012036519,0.00013643263,0.000033422777,0.0000043274795,0.000014304672,0.000041534462],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99894255,0.000034504978,0.00021157296,0.00037373163,0.00015188879,0.00028573244],"domain_scores_gemma":[0.99934685,0.000100259356,0.00009970298,0.00029493932,0.000026257692,0.00013198968],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048568845,0.00015153852,0.00021502041,0.000058068847,0.00012214038,0.00039268372,0.0002918877,0.00004317523,0.00007391987],"category_scores_gemma":[0.000021518365,0.00013275436,0.000022717533,0.00009585452,0.0000024327528,0.000111685105,0.00013010528,0.000055245284,0.00008201105],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.7232094e-7,0.000008640819,1.05222774e-7,0.0000069826065,0.000003882648,0.0000029025468,0.000031295956,0.0000065381105,0.071113385,0.30738214,0.00021922686,0.6212247],"study_design_scores_gemma":[0.00065996684,0.00009824777,0.000016970627,0.000049968563,0.000013314971,0.00002178297,0.000024594821,0.30812937,0.3299714,0.3600325,0.0005687488,0.0004131174],"about_ca_topic_score_codex":0.00012378569,"about_ca_topic_score_gemma":2.800736e-7,"teacher_disagreement_score":0.6208116,"about_ca_system_score_codex":0.0000124769,"about_ca_system_score_gemma":0.000043632583,"threshold_uncertainty_score":0.5413565},"labels":[],"label_agreement":null},{"id":"W2056440717","doi":"10.1145/1120725.1120933","title":"Register-transfer level functional scan for hierarchical designs","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Register-transfer level; Scan chain; Design for testing; Computer science; Testability; Shift register; Abstraction; Transfer (computing); High-level synthesis; Logic synthesis; Automatic test pattern generation; Parallel computing; Logic gate; Computer architecture; Embedded system; Reliability engineering; Algorithm; Integrated circuit; Engineering; Electronic circuit; Field-programmable gate array","score_opus":0.17113145321344142,"score_gpt":0.2817063999696604,"score_spread":0.11057494675621898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2056440717","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023090893,0.000019807636,0.9838781,0.0032382489,0.00011367786,0.000099862904,0.000002777976,0.00017837225,0.010160103],"genre_scores_gemma":[0.92467356,7.85188e-7,0.0690572,0.0016997213,0.0003645037,0.000018308736,0.0000035811736,0.000007010405,0.0041753403],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99910945,0.000018758075,0.00015715191,0.0002876618,0.00016576177,0.0002611921],"domain_scores_gemma":[0.99943775,0.00017130224,0.00001161206,0.00022337456,0.00005832696,0.00009765664],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021478196,0.00008905301,0.00008949378,0.000057767644,0.00016480731,0.000098077566,0.00034255208,0.000039768227,0.000054615473],"category_scores_gemma":[0.000037765836,0.00007621439,0.000079737576,0.00013173604,0.000032044434,0.00030086943,0.00003214217,0.00008360437,0.000047901758],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000010092873,0.00006803123,0.0005623134,0.000009399181,0.000012222195,0.000002225575,0.00013816275,0.0003667365,0.0040234416,0.34651455,0.006931988,0.64136994],"study_design_scores_gemma":[0.0032877466,0.0005581952,0.039483726,0.00008290538,0.00003229522,0.00029571878,0.000047389203,0.75993806,0.012798582,0.043605994,0.13847585,0.001393552],"about_ca_topic_score_codex":0.000009843587,"about_ca_topic_score_gemma":0.0000421263,"teacher_disagreement_score":0.9223645,"about_ca_system_score_codex":0.00002944236,"about_ca_system_score_gemma":0.00008315803,"threshold_uncertainty_score":0.31079328},"labels":[],"label_agreement":null},{"id":"W2056507375","doi":"10.1023/b:jett.0000023680.46155.65","title":"Testability Trade-Offs for BIST Data Paths","year":2004,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Dissipation; Overhead (engineering); Design for testing; Embedded system; Built-in self-test; Reliability (semiconductor); Reliability engineering; Power (physics); Computer science; Engineering; Electrical engineering","score_opus":0.06976933420710488,"score_gpt":0.2916669194292798,"score_spread":0.22189758522217493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2056507375","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08363665,0.0017485486,0.9116155,0.002093567,0.00025137942,0.00017672789,0.0000065355925,0.00012368405,0.00034742686],"genre_scores_gemma":[0.94876873,0.0000042619013,0.05066361,0.00016716836,0.00037484645,0.0000017091529,0.0000020628734,0.000013418428,0.000004198957],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980591,0.00004269801,0.00062378315,0.00033270483,0.00030762336,0.00063407747],"domain_scores_gemma":[0.99757004,0.00089248095,0.0005811882,0.0006329438,0.00019477142,0.00012860374],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020490834,0.00015285071,0.00027421484,0.000103533945,0.0002271736,0.00015768327,0.0019213978,0.000049486218,0.0000011375505],"category_scores_gemma":[0.0036853852,0.00013256667,0.000095859796,0.0005506137,0.00003723446,0.00095643953,0.00016560328,0.00044814218,0.0000014297477],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000028941813,0.00033668228,0.009835035,0.00008633326,0.00006436109,0.00007835729,0.00037102032,0.0032820413,0.010235695,0.01538121,0.00021058497,0.9601158],"study_design_scores_gemma":[0.0082721785,0.00707016,0.040370632,0.0013675927,0.00028992316,0.010229528,0.00026297188,0.5437551,0.0051975483,0.3701166,0.011098508,0.0019692194],"about_ca_topic_score_codex":0.00002111241,"about_ca_topic_score_gemma":0.000017039076,"teacher_disagreement_score":0.9581466,"about_ca_system_score_codex":0.00025491082,"about_ca_system_score_gemma":0.0014232707,"threshold_uncertainty_score":0.5405912},"labels":[],"label_agreement":null},{"id":"W2057214210","doi":"10.1109/iscas.2012.6271810","title":"A probabilistic test instrument using a &amp;#x03A3;&amp;#x0394;-encoded amplitude/phase-signal generation technique","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Probabilistic logic; Computer science; Sampling (signal processing); Electronic engineering; SIGNAL (programming language); Electronic circuit; Transceiver; Amplitude; Filter (signal processing); Phase (matter); Phase-locked loop; Range (aeronautics); Phase noise; Electrical engineering; Engineering; Artificial intelligence; CMOS","score_opus":0.13801512203397473,"score_gpt":0.321704612401956,"score_spread":0.1836894903679813,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057214210","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10792668,0.00006196876,0.8891526,0.00011359111,0.00019789045,0.00055546325,0.000004334252,0.0004789098,0.0015085815],"genre_scores_gemma":[0.80118144,0.0000017003591,0.19788665,0.00025557072,0.00037458746,0.000093741095,0.000018553403,0.000018853936,0.00016891639],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976028,0.00011264865,0.000527821,0.00055021024,0.00045288395,0.0007535912],"domain_scores_gemma":[0.99850017,0.00018000424,0.00018387796,0.0006836319,0.00016391031,0.00028843665],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009080715,0.00030190792,0.00027201083,0.00019779499,0.00038881673,0.00036841098,0.0006406691,0.00012545327,0.000080224665],"category_scores_gemma":[0.00028891547,0.00027035337,0.000101735655,0.0006649692,0.00007409321,0.0010865794,0.00024968086,0.00023018349,0.00010210592],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.7055694e-7,0.0012720044,0.007767163,0.00007179385,0.000029770497,0.00000398559,0.0011478397,0.00049183704,0.8891431,0.045010753,0.0004438185,0.054617148],"study_design_scores_gemma":[0.0041393517,0.0009811795,0.002090405,0.00067072606,0.00022172694,0.002253637,0.00013077674,0.80774033,0.12481644,0.02195604,0.030128416,0.004870941],"about_ca_topic_score_codex":0.00012937657,"about_ca_topic_score_gemma":0.00006956994,"teacher_disagreement_score":0.80724853,"about_ca_system_score_codex":0.00023623886,"about_ca_system_score_gemma":0.00017817467,"threshold_uncertainty_score":0.99997485},"labels":[],"label_agreement":null},{"id":"W2057433396","doi":"10.1109/tvlsi.2014.2309439","title":"Functional Constraint Extraction From Register Transfer Level for ATPG","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Automatic test pattern generation; Computer science; VHDL; Code coverage; Register-transfer level; Process (computing); Reduction (mathematics); Functional verification; Hardware description language; Computer engineering; Scan chain; Design for testing; Fault coverage; Formal verification; Algorithm; Embedded system; Reliability engineering; Logic synthesis; Logic gate; Integrated circuit; Programming language; Engineering; Field-programmable gate array; Software; Testability; Electronic circuit","score_opus":0.05270942477915494,"score_gpt":0.2555873187919489,"score_spread":0.20287789401279396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057433396","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008079158,0.000036055713,0.983899,0.00041518788,0.005098967,0.00060439983,0.00035201895,0.0004242619,0.0010909647],"genre_scores_gemma":[0.99468493,0.0000063418343,0.0022332382,0.00040154537,0.00050557003,0.00028799404,0.000073518226,0.000035514615,0.0017713289],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99722123,0.00024072207,0.00074211846,0.00079929177,0.00053512555,0.0004615214],"domain_scores_gemma":[0.99807453,0.0006214686,0.00014485183,0.0006203077,0.00035695336,0.00018187254],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007657951,0.0003561732,0.0003931919,0.00027121944,0.0006323123,0.00042614402,0.00039359246,0.00023680809,0.000082836144],"category_scores_gemma":[0.000030932926,0.00033191795,0.00035394877,0.00033177916,0.00007135432,0.0010537533,0.0000017933431,0.00042262612,0.0001518892],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012547264,0.002193876,0.00027763727,0.00030214305,0.0005504561,0.000017108998,0.004618447,0.055550497,0.1560661,0.036531735,0.008545915,0.7352206],"study_design_scores_gemma":[0.0030984953,0.0005067474,0.0009943102,0.0005803462,0.00013381224,0.00014531749,0.0010742545,0.92138284,0.048733924,0.0010788612,0.021215213,0.0010558926],"about_ca_topic_score_codex":0.0002543945,"about_ca_topic_score_gemma":0.0005268333,"teacher_disagreement_score":0.98660576,"about_ca_system_score_codex":0.0001955215,"about_ca_system_score_gemma":0.000111897025,"threshold_uncertainty_score":0.9999133},"labels":[],"label_agreement":null},{"id":"W2057757407","doi":"10.1023/b:jett.0000042513.15382.e7","title":"Efficient Realization of Parity Prediction Functions in FPGAs","year":2004,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Field-programmable gate array; Benchmark (surveying); XOR gate; Realization (probability); Electronic circuit; Combinational logic; Gate array; Computer science; Algorithm; Parity (physics); Exclusive or; Boolean function; Logic gate; Mathematics; Arithmetic; Computer hardware; Engineering; Electrical engineering","score_opus":0.01807379146384248,"score_gpt":0.2325454924355357,"score_spread":0.21447170097169324,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057757407","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47616056,0.00018376336,0.5230371,0.000076532386,0.00009417923,0.000034267312,3.0507908e-7,0.000023706325,0.00038960637],"genre_scores_gemma":[0.99801767,0.000002055138,0.00186913,0.00001661238,0.00008519409,7.288039e-7,4.3545893e-7,0.000004419782,0.000003746581],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988161,0.000044685297,0.0005210991,0.00011501211,0.00024755672,0.00025555133],"domain_scores_gemma":[0.9989466,0.00014591076,0.0004905603,0.00011925141,0.00025431204,0.000043369448],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00087067107,0.00006987621,0.00014956779,0.000224389,0.000074198644,0.000026328868,0.00023176004,0.000036454603,9.942149e-7],"category_scores_gemma":[0.0008897308,0.00006536542,0.000049389113,0.0009326818,0.000017007653,0.00018020137,0.000028278571,0.0002889329,7.7493917e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.66621e-7,0.00014664061,0.025698634,0.000015015699,0.000009527445,0.000011136666,0.0002824518,0.93856263,0.005051862,0.011470925,0.000007680769,0.018742654],"study_design_scores_gemma":[0.0019954285,0.0014861878,0.12976807,0.0009098129,0.00004277297,0.0011672245,0.0001228549,0.82723093,0.0018778408,0.03510782,0.00005456284,0.0002364828],"about_ca_topic_score_codex":0.000071667746,"about_ca_topic_score_gemma":0.000027608105,"teacher_disagreement_score":0.52185714,"about_ca_system_score_codex":0.000287229,"about_ca_system_score_gemma":0.00051088224,"threshold_uncertainty_score":0.26655245},"labels":[],"label_agreement":null},{"id":"W2058843548","doi":"10.1016/j.microrel.2007.01.081","title":"Dynamic behavior of resistive faults in nanometer technology","year":2007,"lang":"en","type":"article","venue":"Microelectronics Reliability","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Resistive touchscreen; CMOS; Resistor; Electronic circuit; Transistor; Electronic engineering; Nanometre; Materials science; Fault (geology); Logic gate; Electrical engineering; Engineering; Optoelectronics; Voltage","score_opus":0.005357918778952152,"score_gpt":0.25094410407588724,"score_spread":0.2455861852969351,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2058843548","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.85415417,0.0004537947,0.14459917,0.00016133305,0.0000642576,0.00019902174,0.0000026504888,0.0000968194,0.0002687612],"genre_scores_gemma":[0.99322605,0.0000129714645,0.0066743107,0.000026525879,0.000004205216,0.000011339829,0.0000022817055,0.0000083256045,0.00003398783],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.99808717,0.000048365706,0.00049394724,0.0005218251,0.00015883477,0.0006898751],"domain_scores_gemma":[0.9987912,0.00017592726,0.0001415928,0.00069582585,0.0001482574,0.00004718484],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013921123,0.000145561,0.00025816594,0.0003814028,0.00006106455,0.000012146714,0.0007860852,0.00015794815,0.0000036114116],"category_scores_gemma":[0.00029222268,0.00014668344,0.00007519947,0.0013682288,0.00013546999,0.00014382917,0.00020830982,0.00038111818,0.000007396609],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008495494,0.00087427336,0.13610268,0.00009244717,0.00001572528,0.000069305504,0.0005099966,0.000098293815,0.47764325,0.012960886,0.000012942857,0.3716117],"study_design_scores_gemma":[0.0024906688,0.0015572151,0.49146384,0.00025958766,0.000053728763,0.0001797034,0.00023692548,0.026278477,0.43089622,0.043700453,0.0013773305,0.0015058537],"about_ca_topic_score_codex":0.000072438605,"about_ca_topic_score_gemma":0.00040901935,"teacher_disagreement_score":0.37010586,"about_ca_system_score_codex":0.00043321075,"about_ca_system_score_gemma":0.00016786713,"threshold_uncertainty_score":0.59815764},"labels":[],"label_agreement":null},{"id":"W2059340091","doi":"10.1007/s11265-010-0458-9","title":"Low Complexity Reconfigurable DSP Circuit Implementations Based on Common Sub-expression Elimination","year":2010,"lang":"en","type":"article","venue":"Journal of Signal Processing Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Communications Research Centre Canada","funders":"","keywords":"Multiplier (economics); Operand; Computer science; Field-programmable gate array; Digital signal processing; Adder; Electronic circuit; Arithmetic; Booth's multiplication algorithm; Circuit design; Computer hardware; Parallel computing; Algorithm; Mathematics; Embedded system; Engineering","score_opus":0.04485017147096986,"score_gpt":0.2844201616064039,"score_spread":0.239569990135434,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2059340091","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20364484,0.00010552922,0.79112273,0.00050502137,0.0009902015,0.00022533094,0.000005710119,0.00010453103,0.0032960796],"genre_scores_gemma":[0.9984953,9.948087e-7,0.0009504393,0.00014021934,0.00036868989,0.000005370111,0.0000047706394,0.000014379503,0.000019837957],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977998,0.00015265521,0.00081888086,0.0002332899,0.00070607563,0.0002892847],"domain_scores_gemma":[0.99752647,0.0002610963,0.0012007902,0.00022605783,0.0006223129,0.00016324777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015111623,0.00017329992,0.0003152278,0.00031465362,0.0004893415,0.00064055936,0.0006954999,0.00008718498,0.000016923881],"category_scores_gemma":[0.00008764168,0.00014590411,0.000102454294,0.00039123074,0.00005325307,0.0010229201,0.000019989431,0.0005622617,0.000009517059],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000067421597,0.00042787174,0.005660882,0.00052452955,0.000015515245,0.000069789545,0.0006713798,0.013850178,0.747924,0.0039179577,0.0007997657,0.22613142],"study_design_scores_gemma":[0.0017698912,0.0007680519,0.010823455,0.0032888604,0.00004359468,0.0005874808,0.00039232807,0.87619567,0.100553855,0.004537555,0.0004312686,0.0006079771],"about_ca_topic_score_codex":0.00002670996,"about_ca_topic_score_gemma":0.000012762332,"teacher_disagreement_score":0.8623455,"about_ca_system_score_codex":0.00008299224,"about_ca_system_score_gemma":0.00030667172,"threshold_uncertainty_score":0.6176929},"labels":[],"label_agreement":null},{"id":"W2059444263","doi":"10.1145/1275240.1275251","title":"Enhancements and applications of the SimpleScalar simulator for undergraduate and graduate computer architecture education","year":2000,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada; Queen's University","keywords":"Computer science; Cache coherence; Visualization; Cache; Locality; Multiprocessing; Computer architecture; Profiling (computer programming); Parallel computing; Architecture; CPU cache; Cache algorithms; Operating system","score_opus":0.013513964786637207,"score_gpt":0.2506969915406276,"score_spread":0.23718302675399036,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2059444263","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09336295,0.00005657361,0.9045053,0.0012361073,0.000031536307,0.00036288198,0.0000024372182,0.000030458554,0.0004117667],"genre_scores_gemma":[0.9910584,0.000012886091,0.008068881,0.0004472665,0.0000527067,0.00003059205,0.0000017668552,0.0000038509456,0.00032361542],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994715,0.000018253866,0.00012535248,0.00019564522,0.0000835599,0.00010572633],"domain_scores_gemma":[0.9995659,0.00009356539,0.000045331748,0.00021274174,0.00004282531,0.000039639413],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000074613126,0.00006843284,0.00007590138,0.000025482463,0.0001423422,0.00004819164,0.0002003508,0.000017944876,0.0000023797759],"category_scores_gemma":[0.0000057061166,0.0000470783,0.000024194149,0.00014049764,0.000044004446,0.00007692622,0.000054112104,0.000041985357,0.0000010279799],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.5632702e-7,0.000030120642,0.0006243594,0.000025595253,0.000006167638,1.5188581e-8,0.00013284308,0.00031660974,0.000201626,0.01140026,0.00010464778,0.9871576],"study_design_scores_gemma":[0.0013983457,0.00023979417,0.055944856,0.00018314822,0.00006723025,0.000046226887,0.00007815783,0.5502666,0.006605524,0.35767648,0.02681046,0.0006831661],"about_ca_topic_score_codex":0.000016634645,"about_ca_topic_score_gemma":0.000006536602,"teacher_disagreement_score":0.98647445,"about_ca_system_score_codex":0.000005246955,"about_ca_system_score_gemma":0.000036577956,"threshold_uncertainty_score":0.19197975},"labels":[],"label_agreement":null},{"id":"W2059982155","doi":"10.1109/vts.2013.6548946","title":"Special session 12C: Town-hall meeting “young professionals in test”","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Session (web analytics); Health professionals; Test (biology); Young professional; Panel discussion; Medical education; Incentive; Psychology; Management; Computer science; Public relations; Medicine; Political science; Business; World Wide Web; Health care","score_opus":0.01869510051768327,"score_gpt":0.2570096345321915,"score_spread":0.23831453401450822,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2059982155","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2821462,0.00008043971,0.02996287,0.0037724471,0.0016867323,0.000568874,6.5929e-7,0.0005217787,0.68126],"genre_scores_gemma":[0.98890114,0.000001909734,0.005737696,0.00061449845,0.0011047941,0.000022422242,0.0000011903569,0.00000807879,0.0036082973],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.998554,0.00005896091,0.00032320074,0.00037203933,0.00029967935,0.000392157],"domain_scores_gemma":[0.99912083,0.00032792677,0.00008794402,0.00027768372,0.000086082095,0.00009952338],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040433428,0.0001329358,0.00015812382,0.000120658195,0.00016037395,0.00019121463,0.00061113195,0.0000694106,0.00041706237],"category_scores_gemma":[0.0003756759,0.000101758495,0.000041776595,0.00041734413,0.000018874349,0.0008589159,0.00031033286,0.00019185586,0.0003314623],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.2455094e-7,0.00045636247,0.29609624,0.000040207007,0.0000066217785,0.00008576149,0.0027332953,0.000063162224,0.019524818,0.013647835,0.04827236,0.61907315],"study_design_scores_gemma":[0.002230665,0.00027596232,0.624016,0.0023487255,0.000009831454,0.00019443176,0.0026133435,0.3165931,0.0124810105,0.03303168,0.0039737597,0.002231511],"about_ca_topic_score_codex":0.00045252097,"about_ca_topic_score_gemma":0.000114702365,"teacher_disagreement_score":0.7067549,"about_ca_system_score_codex":0.000043973745,"about_ca_system_score_gemma":0.00008202424,"threshold_uncertainty_score":0.45665404},"labels":[],"label_agreement":null},{"id":"W2063332842","doi":"10.1145/563519.563521","title":"More enhancements of the simplescalar tool set","year":2001,"lang":"en","type":"article","venue":"ACM SIGARCH Computer Architecture News","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Uniprocessor system; Computer science; Debugger; Compiler; Instruction set; Set (abstract data type); Assembly language; Programming language; Computer architecture; Multiprocessing; Software; Operating system; Debugging","score_opus":0.021292697936571035,"score_gpt":0.2623188377916414,"score_spread":0.24102613985507035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2063332842","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.246756,0.000058603433,0.7485743,0.003385199,0.00037464374,0.0002796211,0.000004406642,0.00013500005,0.00043222777],"genre_scores_gemma":[0.9646805,0.0000109977145,0.03184933,0.0029344852,0.0003936337,0.0000133029025,0.000004735046,0.000018883062,0.000094127834],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99762297,0.00018333587,0.0004349603,0.0005660455,0.00063200394,0.00056069513],"domain_scores_gemma":[0.9971929,0.0004263037,0.00018132098,0.0019866745,0.000101723934,0.0001110671],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027576197,0.0002661678,0.00029899614,0.00012391018,0.0002279872,0.000103104896,0.003953747,0.000072228584,0.00001720018],"category_scores_gemma":[0.00017939013,0.00018225664,0.0002111254,0.00079796405,0.000125707,0.00016986411,0.0019958427,0.0004106861,0.000016666216],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015103293,0.000068125715,0.02280027,0.000031149302,0.000042817464,0.000030412419,0.0025230825,0.0028819598,0.0044006286,0.00067931216,0.0016506384,0.9648901],"study_design_scores_gemma":[0.005507367,0.0015481989,0.39500162,0.0012591546,0.00012993203,0.0017564857,0.00014488958,0.22859254,0.03470248,0.113884285,0.21385853,0.003614524],"about_ca_topic_score_codex":0.00006976552,"about_ca_topic_score_gemma":0.00003339495,"teacher_disagreement_score":0.9612756,"about_ca_system_score_codex":0.000031234133,"about_ca_system_score_gemma":0.00010185337,"threshold_uncertainty_score":0.74322104},"labels":[],"label_agreement":null},{"id":"W2063663942","doi":"10.1109/ats.2013.27","title":"Scan Test Data Volume Reduction for SoC Designs in EDT Environment","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Volume (thermodynamics); Computer science; Reduction (mathematics); Test compression; Test data; Automatic test pattern generation; Design for testing; Test (biology); Computer hardware; Engineering; Reliability engineering; Mathematics; Electrical engineering","score_opus":0.08393466525805246,"score_gpt":0.25459263914915564,"score_spread":0.17065797389110318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2063663942","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008196554,0.00003330208,0.9881956,0.0015924204,0.00010500457,0.00029629876,0.0000031442335,0.000088171684,0.0014894786],"genre_scores_gemma":[0.96238726,0.000005365317,0.03571822,0.00010618779,0.000102223756,0.000039572453,0.00001459878,0.000005940315,0.0016206085],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99916345,0.000015346239,0.00014983473,0.00035565885,0.00009796813,0.00021771499],"domain_scores_gemma":[0.9992263,0.000073360425,0.000038688977,0.00059699884,0.000012555284,0.00005211401],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024546395,0.00006977082,0.00007341188,0.000047753572,0.000074216034,0.00011378682,0.0007465113,0.000027679356,0.000081255654],"category_scores_gemma":[0.000073361305,0.0000642058,0.0000153668,0.000099943325,0.000021331494,0.0007621492,0.00021147136,0.00004939997,0.00019681948],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.6358084e-8,0.00017629724,0.016620819,0.000014107597,0.000005495755,0.0000017672219,0.00023360162,0.00025228816,0.023351753,0.0018316578,0.027813705,0.9296984],"study_design_scores_gemma":[0.00034736824,0.00014002302,0.030419191,0.000024899562,0.0000049075916,0.00002342352,0.000122533,0.95695806,0.0014896684,0.0055709244,0.004594592,0.0003044141],"about_ca_topic_score_codex":0.0002970892,"about_ca_topic_score_gemma":0.000012910918,"teacher_disagreement_score":0.95670575,"about_ca_system_score_codex":0.00004445818,"about_ca_system_score_gemma":0.000030334186,"threshold_uncertainty_score":0.26182365},"labels":[],"label_agreement":null},{"id":"W2066805492","doi":"10.1109/newcas.2009.5290447","title":"On Captureless Delay Test Points","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Overhead (engineering); Computer science; Automation; Random testing; Real-time computing; Random access memory; Embedded system; Test (biology); Computer hardware; Engineering; Test case; Operating system","score_opus":0.012573764038489435,"score_gpt":0.22763885906814177,"score_spread":0.21506509502965232,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2066805492","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030481191,0.000036821584,0.7504379,0.0045331456,0.00016238495,0.00006912065,5.494709e-7,0.0005960548,0.21368283],"genre_scores_gemma":[0.9909523,7.495675e-7,0.002941746,0.0055209612,0.00004248985,5.3734294e-7,3.9628986e-7,0.0000022216602,0.00053856627],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99936587,0.000010388627,0.00008999875,0.00020823281,0.00013726931,0.00018824915],"domain_scores_gemma":[0.99947256,0.0001384983,0.000023498318,0.00027066606,0.00002782411,0.00006697022],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009467555,0.00007386121,0.00006904055,0.00004417026,0.00007178959,0.00008478868,0.00042868694,0.000027997688,0.000017941746],"category_scores_gemma":[0.00010575918,0.000057873072,0.00002912332,0.00019094763,0.000006993172,0.00014836197,0.000024056575,0.000084833315,0.00023689414],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.55524e-8,0.00013344656,0.00080078654,0.0000015616516,0.0000021738172,0.00008613794,0.00015041223,0.00007078491,0.0011647819,0.446715,0.0048249974,0.54604983],"study_design_scores_gemma":[0.0019896096,0.0022792758,0.1311622,0.00026530586,0.000015705404,0.00058200274,0.00007031797,0.35750625,0.018786969,0.47963503,0.0055948687,0.002112452],"about_ca_topic_score_codex":0.000010692943,"about_ca_topic_score_gemma":0.000003597556,"teacher_disagreement_score":0.96047115,"about_ca_system_score_codex":0.000013350691,"about_ca_system_score_gemma":0.000017629538,"threshold_uncertainty_score":0.30448738},"labels":[],"label_agreement":null},{"id":"W2067272463","doi":"10.1109/fpl.2012.6339240","title":"Limitations of incremental signal-tracing for FPGA debug","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Field-programmable gate array; Tracing; Debugging; TRACE (psycholinguistics); Embedded system; Functional verification; State (computer science); Software; Computer hardware; Computer architecture; Formal verification; Algorithm; Operating system","score_opus":0.13272825709830136,"score_gpt":0.2773365983703842,"score_spread":0.14460834127208286,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2067272463","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032131363,0.00006560446,0.9564276,0.0001058295,0.00008090307,0.00007831969,9.80849e-7,0.000069311405,0.011040134],"genre_scores_gemma":[0.9598591,0.0000011909134,0.039842952,0.00013071901,0.000057541693,0.000007601101,0.000001468399,0.000003005893,0.00009641952],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995081,0.000011581455,0.00013137313,0.000082767896,0.0000865619,0.00017965435],"domain_scores_gemma":[0.99941635,0.00033190544,0.000046678633,0.00010645106,0.0000472682,0.000051321662],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022534488,0.000045378147,0.00006357121,0.000044719065,0.00007816815,0.000020924579,0.00018935576,0.000015753809,0.000008558592],"category_scores_gemma":[0.00008306141,0.00004057993,0.00004112636,0.00012678523,0.000011258566,0.0004339764,0.00004216935,0.000025031411,0.000009474904],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.5970323e-7,0.00020554094,0.02096043,0.0000401961,0.000029698402,4.8085883e-7,0.0025253517,0.00014248441,0.08191461,0.16283558,0.0012039304,0.7301414],"study_design_scores_gemma":[0.0017575375,0.0005376389,0.053051095,0.00017835447,0.000077182216,0.00006162137,0.0019392053,0.26606146,0.65385824,0.017329933,0.004052719,0.0010950111],"about_ca_topic_score_codex":0.000019253917,"about_ca_topic_score_gemma":0.0000068409586,"teacher_disagreement_score":0.92772776,"about_ca_system_score_codex":0.000010589971,"about_ca_system_score_gemma":0.000018108718,"threshold_uncertainty_score":0.16548015},"labels":[],"label_agreement":null},{"id":"W2068731843","doi":"10.1049/el:20010981","title":"Simultaneous reduction in volume of test data andpowerdissipation for systems-on-a-chip","year":2001,"lang":"en","type":"article","venue":"Electronics Letters","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Dissipation; Chip; Volume (thermodynamics); Test compression; Power (physics); System on a chip; Test data; Data compression; Reduction (mathematics); Compression (physics); Electronic engineering; Computer science; Electrical engineering; Embedded system; Materials science; Automatic test pattern generation; Engineering; Algorithm; Mathematics; Electronic circuit; Physics","score_opus":0.022699821655388076,"score_gpt":0.2592860816184447,"score_spread":0.2365862599630566,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2068731843","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37525415,0.0004370075,0.61870414,0.0044316677,0.00039722648,0.00045318948,0.000014836756,0.00012711146,0.00018065792],"genre_scores_gemma":[0.9990985,0.000017623082,0.00049318327,0.00016967957,0.000116268755,0.000010931103,0.00004041248,0.000009793053,0.00004364108],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885476,0.000034729706,0.00025523835,0.00036505435,0.0001624502,0.00032777322],"domain_scores_gemma":[0.9989137,0.00029465157,0.00013418727,0.0005845792,0.000041384043,0.000031484382],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037232885,0.00009919683,0.00014105506,0.00012599242,0.00006599224,0.00005900729,0.00064609485,0.000038952378,8.0411047e-7],"category_scores_gemma":[0.0003250577,0.00010374139,0.000025400192,0.0003518565,0.000018675099,0.00029231905,0.000050088347,0.00012849546,0.000004354832],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026676827,0.0008415216,0.023895994,0.0002829626,0.000082586266,0.00012403408,0.0017805015,0.20877546,0.3329434,0.01279961,0.0110880835,0.40735918],"study_design_scores_gemma":[0.0004499648,0.00028581495,0.00050640514,0.00007556426,0.000007710124,0.0000716054,0.000023041424,0.9939501,0.00072420225,0.0002649122,0.0034440446,0.00019659397],"about_ca_topic_score_codex":0.000033762655,"about_ca_topic_score_gemma":0.000014413506,"teacher_disagreement_score":0.78517467,"about_ca_system_score_codex":0.00011059805,"about_ca_system_score_gemma":0.00006202897,"threshold_uncertainty_score":0.4230451},"labels":[],"label_agreement":null},{"id":"W2070974362","doi":"10.1109/iscas.2010.5537555","title":"Super-regeneration-inspired time-based testing of LC-tank oscillators","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; Polytechnique Montréal","funders":"","keywords":"Computer science; SIGNAL (programming language); Coupling (piping); Oscillation (cell signaling); Electronic engineering; Electronic circuit; Process (computing); Envelope (radar); CMOS; Envelope detector; Engineering; Electrical engineering; Amplifier; Telecommunications","score_opus":0.016856171467766738,"score_gpt":0.21641914897963394,"score_spread":0.1995629775118672,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2070974362","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.74892503,0.00001334265,0.2331295,0.0004618425,0.00033266013,0.00010237319,0.0000019268466,0.0004240473,0.016609257],"genre_scores_gemma":[0.9506228,7.611674e-8,0.04876242,0.00023715699,0.00009976505,0.0000029079035,0.0000021319995,0.000008123698,0.0002646486],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989425,0.000026193411,0.0002686737,0.0002904045,0.0002430443,0.00022921182],"domain_scores_gemma":[0.9988274,0.00032497424,0.000090744295,0.00046054448,0.0002020608,0.00009425838],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032035372,0.00011762238,0.00014899689,0.00010297908,0.00014873882,0.00009267959,0.00053667714,0.0000622261,0.00007268427],"category_scores_gemma":[0.00059566845,0.000102886064,0.00005413142,0.0005627683,0.000049799524,0.0002614155,0.00006503153,0.00012711372,0.000068971414],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.02506206e-7,0.00005303963,0.052640386,0.000013793007,0.0000060663124,0.000005470604,0.00009235494,0.0007582961,0.84800136,0.009053321,0.00036913916,0.08900669],"study_design_scores_gemma":[0.00027779758,0.00007118928,0.005026353,0.00002344637,0.0000053297426,0.000011880501,0.0000053604713,0.78650796,0.20679428,0.0005998131,0.0004322342,0.00024438102],"about_ca_topic_score_codex":0.00010095885,"about_ca_topic_score_gemma":0.00003706897,"teacher_disagreement_score":0.7857497,"about_ca_system_score_codex":0.00000977411,"about_ca_system_score_gemma":0.00017539432,"threshold_uncertainty_score":0.41955718},"labels":[],"label_agreement":null},{"id":"W2073321629","doi":"10.1109/tvlsi.2013.2255071","title":"Incremental Trace-Buffer Insertion for FPGA Debug","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; TRACE (psycholinguistics); Field-programmable gate array; Embedded system; Routing (electronic design automation); Tracing; Background debug mode interface; Observability; Computer hardware; Process (computing); Parallel computing","score_opus":0.020870272365848447,"score_gpt":0.23911933515115377,"score_spread":0.21824906278530531,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073321629","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07624967,0.00007672492,0.91892785,0.00031198413,0.0023185078,0.0010918085,0.00004947738,0.0004479722,0.00052603206],"genre_scores_gemma":[0.99641854,0.000009569852,0.0012707514,0.00023782779,0.00018848582,0.00077737967,0.000016997994,0.000030968265,0.0010495107],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99763405,0.00017231797,0.0006516535,0.000592983,0.0004501335,0.00049887964],"domain_scores_gemma":[0.99859434,0.00020205473,0.00017963705,0.0005115364,0.00033733927,0.00017510519],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004913478,0.00030914813,0.00031655753,0.0003082766,0.00061019504,0.0005548352,0.00049212936,0.00019386629,0.00006628906],"category_scores_gemma":[0.000018813815,0.0002771881,0.00024669923,0.00047394124,0.00003585505,0.0017109078,0.000003128472,0.00030694905,0.0003418765],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036468726,0.0028845952,0.000708113,0.00046552258,0.00036782987,0.000014396996,0.0067913397,0.01898849,0.26717478,0.0059772027,0.013109471,0.6834818],"study_design_scores_gemma":[0.0017605459,0.00053329475,0.001010018,0.0004298539,0.0000577302,0.000086952285,0.0015736438,0.89908886,0.091740504,0.00040630164,0.0025202343,0.00079205853],"about_ca_topic_score_codex":0.00046090028,"about_ca_topic_score_gemma":0.00032241383,"teacher_disagreement_score":0.9201688,"about_ca_system_score_codex":0.0002464865,"about_ca_system_score_gemma":0.000080520666,"threshold_uncertainty_score":0.99996805},"labels":[],"label_agreement":null},{"id":"W2073750011","doi":"10.1260/1708-5284.11.3.279","title":"Low-level logic fault testing ASIC simulation environment","year":2014,"lang":"en","type":"article","venue":"World Journal of Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Fault Simulator; Benchmark (surveying); Application-specific integrated circuit; Fault coverage; Combinational logic; Fault (geology); Automatic test pattern generation; Computer science; Logic simulation; Digital electronics; Sequential logic; Embedded system; Built-in self-test; Stuck-at fault; Engineering; Logic gate; Electronic circuit; Electronic engineering; Fault detection and isolation; Electrical engineering","score_opus":0.03329898862841782,"score_gpt":0.22251417992812392,"score_spread":0.1892151912997061,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073750011","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015799444,0.00009352135,0.9831968,0.00011751857,0.00025058648,0.000025164494,1.5459848e-7,0.000048772417,0.0004680206],"genre_scores_gemma":[0.94633764,0.0000017798659,0.05322741,0.000090127774,0.00029741417,4.398126e-7,1.4479569e-7,0.000009261763,0.00003577407],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906063,0.00002091009,0.0003437556,0.00011976602,0.0002459835,0.00020896643],"domain_scores_gemma":[0.99905986,0.0004252426,0.0002055664,0.00015774375,0.000056244335,0.0000953609],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004955996,0.00011090956,0.00015968285,0.00021504276,0.00005883264,0.00007564559,0.00036357055,0.0000214272,0.0000051596885],"category_scores_gemma":[0.00042950799,0.00010156056,0.000063238775,0.00028144376,0.0000071121713,0.00033261345,0.000059556285,0.00021733843,0.000011772833],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.465208e-8,0.00001217206,0.0004707512,0.0000104884175,0.0000062482195,0.000011843172,0.000040970957,0.8540802,0.0051226914,0.0010474033,0.0000073767255,0.13918981],"study_design_scores_gemma":[0.00017245828,0.0000511642,0.005064104,0.00015481452,0.000006471928,0.000048041253,0.0000021745284,0.99196625,0.0006495089,0.0005216456,0.0012345006,0.00012889777],"about_ca_topic_score_codex":0.0000010119613,"about_ca_topic_score_gemma":3.6505241e-7,"teacher_disagreement_score":0.9305382,"about_ca_system_score_codex":0.000058916994,"about_ca_system_score_gemma":0.000014717819,"threshold_uncertainty_score":0.41415194},"labels":[],"label_agreement":null},{"id":"W2073770015","doi":"10.1109/tc.2012.275","title":"A Novel Algorithmic Approach to Aid Post-Silicon Delay Measurement and Clock Tuning","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Exploit; Silicon; Static timing analysis; Electronic engineering; Digital clock manager; Pruning; Clock signal; Embedded system; Clock skew; Engineering; Materials science; Optoelectronics; Telecommunications","score_opus":0.04477556713293868,"score_gpt":0.23278331155864446,"score_spread":0.18800774442570578,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073770015","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009241035,0.00007796025,0.9886984,0.0002553601,0.0009145162,0.00024392725,0.000004428363,0.00026001883,0.00030430482],"genre_scores_gemma":[0.9038671,0.0000027132905,0.095002204,0.0009670154,0.00010349419,0.000026922287,5.8292596e-7,0.000015718577,0.0000142227955],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983744,0.00005207854,0.00024113692,0.0004305712,0.00041025766,0.00049153913],"domain_scores_gemma":[0.9990487,0.00007796482,0.000054007294,0.00036264327,0.000113173555,0.000343475],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045369452,0.00021961646,0.00020064457,0.00024798105,0.00031622782,0.0001495178,0.00042623468,0.00006071359,0.0000013304534],"category_scores_gemma":[0.000005536063,0.00021872592,0.00008442025,0.00040433448,0.000028659506,0.00048467796,0.000008837671,0.00023695204,0.000026039454],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000026565674,0.0007057047,0.00007957824,0.000036122845,0.00009462191,0.000003675252,0.004017987,0.039450713,0.023242578,0.00075270067,0.00012208582,0.93149155],"study_design_scores_gemma":[0.0012815843,0.00038754652,0.0016799,0.00019294363,0.00005138533,0.0005380666,0.00017726605,0.98761016,0.006176106,0.000021262786,0.0010247802,0.0008589864],"about_ca_topic_score_codex":0.000088959205,"about_ca_topic_score_gemma":0.0000060505627,"teacher_disagreement_score":0.94815946,"about_ca_system_score_codex":0.000117298354,"about_ca_system_score_gemma":0.000047717665,"threshold_uncertainty_score":0.89193845},"labels":[],"label_agreement":null},{"id":"W2075105459","doi":"10.1049/ip-cdt:20045019","title":"Resource-constrained system-on-a-chip test: a survey","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Reuse; Test (biology); Computer science; Test Management Approach; Resource (disambiguation); Key (lock); Embedded system; Engineering; Operating system","score_opus":0.017297431712860606,"score_gpt":0.2237829421351339,"score_spread":0.20648551042227328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2075105459","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29707465,0.00029936657,0.454265,0.0024240634,0.00025499708,0.0012935328,0.0000875269,0.012145496,0.2321554],"genre_scores_gemma":[0.9870168,0.0000038083283,0.012107476,0.00051124056,0.0002313789,0.000018227409,0.000005044963,0.000021410773,0.000084609404],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99824184,0.000010057792,0.0003677854,0.00064993807,0.00029363134,0.00043672574],"domain_scores_gemma":[0.9989357,0.00033452804,0.00016422964,0.00020186273,0.00015257073,0.0002110965],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00047485877,0.0003003362,0.000305873,0.00023551253,0.0002196095,0.0016137285,0.00072948623,0.0001038292,5.172857e-7],"category_scores_gemma":[0.00019120434,0.00026975994,0.00007620482,0.0004265634,0.000113325994,0.0011960415,0.00028442685,0.00020746708,0.000012648566],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000024790922,0.00015542585,0.0132298805,0.00010809978,0.00001930267,0.00002142733,0.0004769621,0.0000023012312,0.0005831855,0.035374183,0.007832364,0.9421944],"study_design_scores_gemma":[0.005948587,0.011205767,0.076419905,0.011751236,0.000106971114,0.007961255,0.0013809527,0.585961,0.08482093,0.023522135,0.17867771,0.01224354],"about_ca_topic_score_codex":0.000011380089,"about_ca_topic_score_gemma":7.700664e-7,"teacher_disagreement_score":0.92995083,"about_ca_system_score_codex":0.00006425427,"about_ca_system_score_gemma":0.000032437278,"threshold_uncertainty_score":0.99997544},"labels":[],"label_agreement":null},{"id":"W2076404387","doi":"10.1145/611817.611868","title":"Testing for bit error rate in FPGA communication interfaces","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Bit error rate; Computer science; Field-programmable gate array; Additive white Gaussian noise; Communications system; Scheme (mathematics); Channel (broadcasting); Speedup; Software; Embedded system; Word error rate; Computer hardware; Parallel computing; Telecommunications","score_opus":0.08144489204242937,"score_gpt":0.29596564012781995,"score_spread":0.21452074808539057,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2076404387","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1836359,0.00019494796,0.7762496,0.00069347833,0.00010552349,0.00024658788,4.6800892e-7,0.0002526034,0.038620897],"genre_scores_gemma":[0.9494172,8.061401e-7,0.050130762,0.00022098448,0.0000055073415,0.000016484131,5.928433e-7,0.0000041023222,0.00020359531],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99936044,0.00007912315,0.00017126731,0.00016865596,0.000045986628,0.0001745043],"domain_scores_gemma":[0.9990104,0.00054565974,0.00005546128,0.0003012238,0.000060395392,0.000026875648],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006601359,0.00006426974,0.00008204234,0.000066803426,0.000095545016,0.00009636348,0.00045817145,0.000023034996,0.0000048545676],"category_scores_gemma":[0.00076393294,0.00005812927,0.000016443757,0.00035385706,0.000015576883,0.00029786568,0.000060595812,0.0000677735,0.000013135002],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.420645e-7,0.00019159185,0.06983357,0.00007437673,0.000014069781,0.0000062408135,0.002309238,0.0017996535,0.03908849,0.21601304,0.0008935828,0.66977566],"study_design_scores_gemma":[0.0018358649,0.0003292348,0.043812986,0.00046054646,0.000009722359,0.000038987146,0.0008296732,0.7862811,0.07155636,0.08942181,0.0044720965,0.0009515836],"about_ca_topic_score_codex":0.000054921355,"about_ca_topic_score_gemma":0.00007724956,"teacher_disagreement_score":0.78448147,"about_ca_system_score_codex":0.0000202336,"about_ca_system_score_gemma":0.000034255427,"threshold_uncertainty_score":0.23704429},"labels":[],"label_agreement":null},{"id":"W2076451711","doi":"10.1145/2463209.2488882","title":"Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Porting; Computer science; Chip; Random number generation; System on a chip; Shift register; Embedded system; Random testing; Computer hardware; Algorithm; Test case; Software; Operating system; Machine learning","score_opus":0.039866261387541534,"score_gpt":0.24721023751353546,"score_spread":0.20734397612599392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2076451711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29076073,0.000012675694,0.70414037,0.00026930604,0.00014513123,0.0005210382,0.0000031391605,0.00007800069,0.004069643],"genre_scores_gemma":[0.99484205,5.4898226e-7,0.004820189,0.00011266863,0.00006143383,0.00005144203,0.000009111189,0.0000039051997,0.00009864372],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99905455,0.000055523116,0.00030007045,0.0002538425,0.0001722572,0.00016377107],"domain_scores_gemma":[0.9991053,0.00026195374,0.0001285382,0.00018323954,0.00028213064,0.00003884151],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000338162,0.000091118185,0.00016735688,0.00011267082,0.000069395304,0.00008847831,0.00021205748,0.000037015627,0.000014578064],"category_scores_gemma":[0.0001391451,0.000073180796,0.00005051609,0.00019024091,0.000031453663,0.0001855706,0.000021398637,0.000037957725,0.000053745287],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000033964197,0.0002572503,0.0022969518,0.00020993911,0.00004912545,0.000010591251,0.0023197553,0.14119318,0.44219723,0.22807962,0.0020926404,0.18129031],"study_design_scores_gemma":[0.0005818333,0.000098859724,0.0004606319,0.00006589667,0.0000032883638,0.000008046631,0.00010706826,0.94916064,0.049109537,0.00028868666,0.000008163194,0.00010735012],"about_ca_topic_score_codex":0.00010664049,"about_ca_topic_score_gemma":0.0000042561455,"teacher_disagreement_score":0.8079675,"about_ca_system_score_codex":0.000036425354,"about_ca_system_score_gemma":0.00006227197,"threshold_uncertainty_score":0.29842263},"labels":[],"label_agreement":null},{"id":"W2077462271","doi":"10.1109/eptc.2013.6745750","title":"An implementation of domain specific languages to microprocessor's Memory Built in Self Repair testing","year":2013,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Domain-specific language; Digital subscriber line; XML; Flexibility (engineering); Software engineering; Programming language; Embedded system; Operating system","score_opus":0.019400759601189435,"score_gpt":0.2908486709394484,"score_spread":0.27144791133825896,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077462271","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9488226,0.000039950082,0.047768302,0.00016593175,0.000029624414,0.00019729888,6.111275e-7,0.00030321445,0.0026724273],"genre_scores_gemma":[0.82654876,6.440574e-7,0.17318428,0.00018646658,0.000039013437,0.000013220534,0.0000011321374,0.000005644702,0.000020824375],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.999001,0.000043775573,0.00027907302,0.00029675555,0.00014694265,0.00023245072],"domain_scores_gemma":[0.9993463,0.00008283672,0.000073866315,0.00031464404,0.00010924813,0.000073115574],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033352125,0.00008873943,0.00011649602,0.00015299371,0.00004749407,0.00007678261,0.00041834143,0.000023302162,0.000050753548],"category_scores_gemma":[0.00002289474,0.00008171378,0.000023468972,0.0006228795,0.000009753843,0.0005052659,0.00007971044,0.000055452096,0.0000378171],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.2935196e-7,0.00011222029,0.14637567,0.000054319047,0.0000071748113,0.000021208121,0.008145859,0.00011684144,0.4351602,0.0025639178,0.00071386143,0.4067286],"study_design_scores_gemma":[0.0010107661,0.0005139067,0.82234657,0.00014686867,0.000005744765,0.000058306938,0.019751048,0.01156944,0.13958913,0.0038257667,0.00041608786,0.000766379],"about_ca_topic_score_codex":0.002159385,"about_ca_topic_score_gemma":0.00028837388,"teacher_disagreement_score":0.6759709,"about_ca_system_score_codex":0.00003185454,"about_ca_system_score_gemma":0.000040772928,"threshold_uncertainty_score":0.3332191},"labels":[],"label_agreement":null},{"id":"W2077761489","doi":"10.1109/newcas.2014.6934009","title":"Designing of an algebraic signature analyzer for mixed-signal systems","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Signature (topology); Computer science; Algebraic number; Spectrum analyzer; Cryptography; Coding (social sciences); Algorithm; Theoretical computer science; Carry (investment); SIGNAL (programming language); Scheme (mathematics); Arithmetic; Mathematics; Programming language","score_opus":0.01623794199033403,"score_gpt":0.23366244953613133,"score_spread":0.21742450754579729,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077761489","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013980428,0.00009043638,0.9838283,0.000035898775,0.00017390984,0.00013690417,0.000001158558,0.00015372246,0.0015992168],"genre_scores_gemma":[0.9679016,2.541984e-7,0.03167955,0.00011073422,0.00014133303,0.0000110692345,0.0000035194998,0.000009008942,0.00014292076],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988886,0.00009682199,0.00024921217,0.0003142,0.0001928024,0.00025836602],"domain_scores_gemma":[0.9989701,0.00033016625,0.0001229722,0.00033270408,0.00014587483,0.00009821403],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00075270934,0.000114605275,0.00020980142,0.00010755136,0.00010505197,0.00011429176,0.000641265,0.00007400258,0.0000056144045],"category_scores_gemma":[0.00008208593,0.00009428511,0.00007486944,0.00026757564,0.000021783955,0.0003781036,0.000048174465,0.00007984532,0.0000047504645],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012812868,0.00014638329,0.0019989763,0.0002612534,0.0000787546,0.0000066716007,0.0006140926,0.009688313,0.20105483,0.43401748,0.0021473318,0.34998465],"study_design_scores_gemma":[0.00031145138,0.00025781518,0.00060925086,0.000064807115,0.000014632133,0.000015455731,0.000072132,0.97365355,0.019753054,0.004633426,0.00038703988,0.0002274003],"about_ca_topic_score_codex":0.000035175446,"about_ca_topic_score_gemma":0.000006704533,"teacher_disagreement_score":0.96396524,"about_ca_system_score_codex":0.000010740496,"about_ca_system_score_gemma":0.000037817987,"threshold_uncertainty_score":0.38448355},"labels":[],"label_agreement":null},{"id":"W2078296499","doi":"10.1007/s10836-005-0335-9","title":"Incremental Design Debugging in a Logic Synthesis Environment","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Programming language; Computer science; Algorithmic program debugging; Computer architecture; Arithmetic; Mathematics","score_opus":0.03815471650241003,"score_gpt":0.23273880808506633,"score_spread":0.1945840915826563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078296499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1531018,0.0017719158,0.8431181,0.00109027,0.000046873916,0.000100110614,1.0973257e-7,0.00006686211,0.00070396235],"genre_scores_gemma":[0.9216311,0.0000101242995,0.07802958,0.00016358336,0.00014876234,0.0000028612478,3.068274e-8,0.000008627694,0.000005344967],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99827003,0.00014142846,0.00053711486,0.00018339288,0.00030730292,0.00056072173],"domain_scores_gemma":[0.9983976,0.0009280042,0.00041217025,0.00014828517,0.000035911045,0.00007806029],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001767058,0.00013316507,0.00022185275,0.00022687022,0.00009938858,0.00007806969,0.00060868857,0.00003681824,0.000012916537],"category_scores_gemma":[0.0008482524,0.00011974557,0.00006491804,0.00033205093,0.000017835722,0.000556131,0.00008390623,0.00041038656,0.000011913741],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000016829403,0.00016798855,0.009531537,0.000009003797,0.000032104614,0.00015054904,0.00029095763,0.10047019,0.024539322,0.0016121656,0.000043397777,0.8631511],"study_design_scores_gemma":[0.00096015824,0.0008054235,0.010061314,0.000529511,0.000048592658,0.0029623597,0.00008230953,0.9621966,0.01211355,0.009289083,0.000398656,0.00055246236],"about_ca_topic_score_codex":0.000010375225,"about_ca_topic_score_gemma":0.000004898798,"teacher_disagreement_score":0.86259866,"about_ca_system_score_codex":0.000595878,"about_ca_system_score_gemma":0.00027738334,"threshold_uncertainty_score":0.48830825},"labels":[],"label_agreement":null},{"id":"W2078347625","doi":"10.5555/2492708.2492781","title":"Leveraging reconfigurability to raise productivity in FPGA functional debug","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Vennsa Technologies (Canada); University of Toronto","funders":"","keywords":"Reconfigurability; Field-programmable gate array; Computer science; Debugging; Embedded system; Control reconfiguration; Bitstream; Design flow; Compiler; Computer architecture; Computer hardware; Operating system; Decoding methods","score_opus":0.06022076811421477,"score_gpt":0.25185186503776424,"score_spread":0.19163109692354946,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078347625","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58651763,0.000030604657,0.39420795,0.0017958835,0.00048196982,0.00012791617,2.0878211e-7,0.00017660315,0.016661204],"genre_scores_gemma":[0.99652374,1.7838825e-7,0.0024838,0.00044219464,0.00018696502,0.000013819502,5.4632346e-7,0.0000037871646,0.0003449702],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.998898,0.00006818129,0.00016429469,0.00033926583,0.00016101077,0.00036920124],"domain_scores_gemma":[0.9993208,0.000111988134,0.00002693598,0.00035078224,0.000048556907,0.00014093421],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010145186,0.00009073346,0.000108240674,0.000095975985,0.00008147894,0.0000519108,0.00024680962,0.000025109563,0.00007524374],"category_scores_gemma":[0.00035541563,0.000082456405,0.00003181066,0.0004506427,0.00001359686,0.0008098093,0.00010078556,0.00011884118,0.00012748521],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.5805015e-7,0.00019028637,0.48075664,0.000012236072,0.0000037880206,0.0000020669866,0.0013306811,0.00026539472,0.0037968901,0.0046771984,0.0008078271,0.5081564],"study_design_scores_gemma":[0.00014245434,0.00001653333,0.987783,0.000014548174,0.0000011505754,0.000025883772,0.000037410762,0.0026986462,0.0053996337,0.0015192997,0.0021443472,0.00021709889],"about_ca_topic_score_codex":0.00014802089,"about_ca_topic_score_gemma":0.000036546444,"teacher_disagreement_score":0.50793934,"about_ca_system_score_codex":0.00007644881,"about_ca_system_score_gemma":0.00005077204,"threshold_uncertainty_score":0.33624744},"labels":[],"label_agreement":null},{"id":"W2078819445","doi":"10.5555/1950815.1950884","title":"From RTL to silicon: the case for automated debug","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Vennsa Technologies (Canada); University of Toronto","funders":"","keywords":"Debugging; Computer science; Automation; Embedded system; Design flow; Electronic design automation; Scalability; Key (lock); Task (project management); Bridge (graph theory); Very-large-scale integration; Computer architecture; Process (computing); System on a chip; Software engineering; Integrated circuit design; Root cause; Reliability engineering; Engineering; Systems engineering; Operating system","score_opus":0.06272238305909147,"score_gpt":0.26931158396933796,"score_spread":0.2065892009102465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078819445","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18984188,0.00002407498,0.79764086,0.0009985566,0.00026932397,0.00024208864,0.000004841193,0.0013761609,0.009602237],"genre_scores_gemma":[0.97983617,1.07687875e-7,0.018260265,0.001613138,0.00007535513,0.000020108942,6.3120063e-7,0.000004583542,0.00018963683],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99942374,0.00001874834,0.00010954772,0.00021333109,0.00005104662,0.00018359283],"domain_scores_gemma":[0.9993021,0.00018154724,0.000024395615,0.00037108126,0.00004573348,0.00007512453],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001382248,0.00006812242,0.000068533125,0.00002331587,0.00015113095,0.00007860159,0.00052697735,0.000022841932,0.00003975931],"category_scores_gemma":[0.00007607035,0.00004232142,0.00003697781,0.00016103193,0.000011638554,0.00013419308,0.00010682503,0.000033538756,0.00010088481],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011564624,0.00013366957,0.0018785811,0.000012861534,0.00006460185,0.0012438501,0.018304668,0.0000638263,0.005322728,0.07573521,0.04705773,0.8501811],"study_design_scores_gemma":[0.00033846326,0.00014232504,0.0036404475,0.00001865007,0.000014574825,0.0005036572,0.00047275162,0.97075367,0.009169812,0.012114783,0.002505535,0.0003253201],"about_ca_topic_score_codex":0.0018334447,"about_ca_topic_score_gemma":0.00024159063,"teacher_disagreement_score":0.97068983,"about_ca_system_score_codex":0.000008196148,"about_ca_system_score_gemma":0.000022233071,"threshold_uncertainty_score":0.2771632},"labels":[],"label_agreement":null},{"id":"W2081479998","doi":"10.1002/jcd.10059","title":"Covering arrays with mixed alphabet sizes","year":2003,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":62,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Statistics Canada; University of Ottawa","funders":"","keywords":"Alphabet; Combinatorics; Row; Mathematics; Type (biology); Column (typography); Row and column spaces; Geometry; Computer science; Connection (principal bundle)","score_opus":0.024492949221999766,"score_gpt":0.23080166930600302,"score_spread":0.20630872008400325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2081479998","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09743447,0.00019606457,0.8938516,0.00012874225,0.0044049006,0.000077938304,3.1959365e-7,0.000053061758,0.0038529483],"genre_scores_gemma":[0.988676,0.000008676352,0.010931819,0.000061832565,0.000268578,9.626381e-7,8.8825075e-8,0.000011844122,0.000040205614],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9985118,0.00017457826,0.00038678583,0.00015306554,0.0004915249,0.00028225785],"domain_scores_gemma":[0.99858576,0.0003134985,0.00040378878,0.00023040427,0.0002953756,0.00017118068],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00087868253,0.00014759183,0.0003074431,0.00012249166,0.00013978267,0.00020738647,0.0006044129,0.00005409771,0.000007590165],"category_scores_gemma":[0.00038664328,0.00011429788,0.00009971705,0.0003921063,0.00003371312,0.0006830054,0.000027609758,0.00026011866,0.0000072001926],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022167149,0.00059739203,0.008727037,0.000053789732,0.00027907427,0.0010312838,0.0012550687,0.0031493315,0.037487667,0.9255596,0.0039549363,0.01788268],"study_design_scores_gemma":[0.027429426,0.012643019,0.009240845,0.0015422202,0.00036558407,0.006752646,0.00068644877,0.00809959,0.23691002,0.6520554,0.041130695,0.003144129],"about_ca_topic_score_codex":0.0000032680712,"about_ca_topic_score_gemma":5.547916e-7,"teacher_disagreement_score":0.89124155,"about_ca_system_score_codex":0.00006027839,"about_ca_system_score_gemma":0.0003025807,"threshold_uncertainty_score":0.46609324},"labels":[],"label_agreement":null},{"id":"W2083814951","doi":"10.1109/reconfig.2011.20","title":"Configuration Bitstream Reduction for SRAM-based FPGAs by Enumerating LUT Input Permutations","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Bitstream; Lookup table; Computer science; Reduction (mathematics); Static random-access memory; Parallel computing; Field-programmable gate array; Table (database); Redundancy (engineering); Chip; Algorithm; Computer hardware; Arithmetic; Mathematics; Decoding methods","score_opus":0.043290072613173594,"score_gpt":0.24756339731236762,"score_spread":0.20427332469919401,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2083814951","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016223894,0.000018273315,0.9729674,0.0003868427,0.00020140645,0.00020247677,0.0000042109873,0.0002869268,0.009708575],"genre_scores_gemma":[0.976646,4.2164868e-7,0.022606235,0.00020836017,0.000059211434,0.00005143972,0.00003802149,0.000007803586,0.00038251106],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99915767,0.000031624735,0.00021706546,0.0002837284,0.00011372268,0.00019621057],"domain_scores_gemma":[0.9994163,0.000073621726,0.00009945143,0.00019852741,0.00015102037,0.00006106354],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017108588,0.00010013189,0.00008784252,0.00007481361,0.00030157398,0.00012653368,0.0002115218,0.00004713496,0.000038993156],"category_scores_gemma":[0.000103289356,0.00009602028,0.00004936885,0.00021823643,0.000024106932,0.0005123822,0.000013481338,0.000061989245,0.000022398186],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000020060068,0.00038249439,0.00081536383,0.00006621884,0.00003733362,0.0000041014478,0.0064011156,0.0028257868,0.17514205,0.12915018,0.009321349,0.675852],"study_design_scores_gemma":[0.0005631979,0.0002354863,0.00042177725,0.00003621474,0.000017895409,0.00002242335,0.00030317102,0.83154404,0.16130275,0.0044656657,0.00073777087,0.00034960228],"about_ca_topic_score_codex":0.00014542522,"about_ca_topic_score_gemma":0.00001129374,"teacher_disagreement_score":0.9604221,"about_ca_system_score_codex":0.000026710919,"about_ca_system_score_gemma":0.00008644857,"threshold_uncertainty_score":0.39155933},"labels":[],"label_agreement":null},{"id":"W2084967055","doi":"10.1109/tim.2003.819774","title":"Guest editorial [Special section on innovations in VLSI automatic test equipment (ATEs)]","year":2003,"lang":"en","type":"editorial","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Very-large-scale integration; Special section; Automatic test equipment; Test (biology); Section (typography); Computer science; Engineering; Embedded system; Reliability engineering; Operating system; Engineering physics","score_opus":0.026779250227763205,"score_gpt":0.25735565610407113,"score_spread":0.23057640587630793,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2084967055","genre_codex":"editorial","genre_gemma":"editorial","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"editorial","genre_consensus":"editorial","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00033978774,0.000011254719,0.07839206,0.00016489268,0.91915715,0.0006112737,0.00004757406,0.00018194785,0.0010940713],"genre_scores_gemma":[0.054469224,0.00009295525,0.00032691404,0.00015820345,0.9443332,0.0003475093,0.00005297917,0.000045324876,0.0001736766],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.995365,0.00018354571,0.0008813801,0.0008209068,0.00231258,0.00043656674],"domain_scores_gemma":[0.9982544,0.00033235317,0.00035222122,0.0004113465,0.0005040583,0.00014560437],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011087848,0.0004779745,0.00040219203,0.0008625772,0.00049221405,0.00039998177,0.0003344867,0.00050094636,0.000035198012],"category_scores_gemma":[0.0001981835,0.00050955015,0.00010515004,0.00092512235,0.000053322907,0.00049842906,0.0000042281185,0.0010880477,0.00004574515],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006893499,0.0011893418,0.000022615102,0.00014537197,0.00009071424,0.000008006647,0.00079474703,0.000781579,0.0012220494,0.00012566397,0.87161386,0.12399913],"study_design_scores_gemma":[0.008581768,0.0025538048,0.00020200416,0.0019941342,0.00019530432,0.000014269851,0.00035767403,0.003597311,0.011306454,0.0003029237,0.96889704,0.0019973365],"about_ca_topic_score_codex":0.0001096331,"about_ca_topic_score_gemma":0.0003852726,"teacher_disagreement_score":0.1220018,"about_ca_system_score_codex":0.0014750067,"about_ca_system_score_gemma":0.00062216783,"threshold_uncertainty_score":0.9997356},"labels":[],"label_agreement":null},{"id":"W2085657168","doi":"10.1145/2684746.2689131","title":"Silicon Verification using High-Level Design Tools (Abstract Only)","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada)","funders":"","keywords":"Computer science; Subtractor; Correctness; Field-programmable gate array; Lookup table; Adder; Multiplier (economics); Floating point; Embedded system; Computer hardware; Parallel computing; Logic block; Latency (audio); Algorithm; Operating system","score_opus":0.3459305454140946,"score_gpt":0.30847805494047326,"score_spread":0.03745249047362137,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2085657168","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07297584,0.000023477323,0.92321134,0.00015187474,0.00019633138,0.00008481786,7.812047e-7,0.00021588939,0.003139645],"genre_scores_gemma":[0.9218903,6.9359714e-7,0.07768102,0.00017911014,0.00007980323,0.0000018188634,0.0000020446585,0.0000060713955,0.00015914092],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990707,0.00004040662,0.00018371601,0.00027561016,0.00021559728,0.00021397125],"domain_scores_gemma":[0.9992028,0.00011607853,0.0000766963,0.0003644127,0.000116928204,0.00012310824],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004794636,0.00009652304,0.00010034547,0.0000615707,0.00008490263,0.00026347782,0.0004635146,0.00004820216,0.000010952113],"category_scores_gemma":[0.00020348794,0.000087856824,0.00002610229,0.00025222113,0.000016859276,0.0012091782,0.000057459958,0.000076937984,0.00011545671],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.657908e-7,0.00009884255,0.0013093093,0.000009509209,0.000013360432,0.000024105411,0.0004988227,0.00778815,0.059025124,0.066621594,0.0009368417,0.8636737],"study_design_scores_gemma":[0.001121841,0.0002232182,0.06678095,0.00008628002,0.000021572181,0.00017303476,0.00021495775,0.8541489,0.057162758,0.018071774,0.0009935747,0.0010011037],"about_ca_topic_score_codex":0.00020723387,"about_ca_topic_score_gemma":0.0000044199132,"teacher_disagreement_score":0.86267257,"about_ca_system_score_codex":0.00006826272,"about_ca_system_score_gemma":0.00024696573,"threshold_uncertainty_score":0.35826972},"labels":[],"label_agreement":null},{"id":"W2085936349","doi":"10.1109/iscas.2014.6865695","title":"Design and validation of a novel reconfigurable and defect tolerant JTAG scan chain","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université du Québec à Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Mitacs; CMC Microsystems","keywords":"Scan chain; Computer science; Embedded system; Routing (electronic design automation); Computer hardware; Boundary scan; Integrated circuit; Operating system","score_opus":0.03330911592280849,"score_gpt":0.22720352183438186,"score_spread":0.19389440591157336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2085936349","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1186633,0.000036200774,0.8774558,0.000113441936,0.000024686917,0.00006596451,1.4728386e-7,0.0000395972,0.0036009005],"genre_scores_gemma":[0.97665524,0.000003354278,0.023157625,0.00008960688,0.000012340979,0.000002220309,3.1511652e-7,0.000002785482,0.00007649924],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994751,0.000044268003,0.00011728637,0.00018307193,0.000070790375,0.000109481356],"domain_scores_gemma":[0.9995408,0.0001962287,0.000052505715,0.0001321213,0.00003361592,0.00004472962],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006053024,0.00005881501,0.00010257095,0.000049260772,0.000059275553,0.000065284396,0.000107288986,0.000022468652,0.000003848223],"category_scores_gemma":[0.00006918886,0.000049507355,0.000013938282,0.00010302637,0.000021395306,0.00017406068,0.000023217899,0.00003129221,0.0000010360279],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.357356e-7,0.000075776064,0.0051317685,0.00008275469,0.000021465677,0.0000012891105,0.0012485187,0.0019431628,0.17639452,0.0547548,0.00011804449,0.76022696],"study_design_scores_gemma":[0.0004684201,0.00014306144,0.0020021314,0.000054510758,0.000006300166,0.00003595035,0.000016583484,0.93905467,0.056109447,0.0019091582,0.0000645819,0.00013517837],"about_ca_topic_score_codex":0.00008304014,"about_ca_topic_score_gemma":0.0000032654893,"teacher_disagreement_score":0.9371115,"about_ca_system_score_codex":0.000004366464,"about_ca_system_score_gemma":0.000015854224,"threshold_uncertainty_score":0.20188513},"labels":[],"label_agreement":null},{"id":"W2087825164","doi":"10.1016/j.vlsi.2005.08.002","title":"Automatic generation of defect injectable VHDL fault models for ASIC standard cell libraries","year":2005,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Application-specific integrated circuit; VHDL; Computer science; Fault injection; Embedded system; Software; Fault (geology); Task (project management); Computer architecture; Standard cell; Testability; Reliability engineering; Integrated circuit; Computer engineering; Engineering; Field-programmable gate array; Systems engineering; Programming language; Operating system","score_opus":0.04153739921647402,"score_gpt":0.2508200225653761,"score_spread":0.20928262334890207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087825164","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1234638,0.00014255043,0.87438416,0.00014475496,0.00010355741,0.00018220638,0.0000065393524,0.00013063627,0.0014417705],"genre_scores_gemma":[0.9047119,0.000003462132,0.094921574,0.00008035519,0.00011725988,0.000027155736,0.000020317128,0.0000070593474,0.0001109228],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999198,0.000035528323,0.00026397256,0.00019123402,0.00016885072,0.00014241376],"domain_scores_gemma":[0.99938977,0.00009660885,0.00012898979,0.00019709287,0.00015829853,0.000029222922],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022290353,0.00009520426,0.00013435874,0.00009245078,0.00010867924,0.00017143654,0.00020214058,0.000051296727,0.0000059183253],"category_scores_gemma":[0.00008011425,0.00008280608,0.00007517692,0.00019312736,0.000016273145,0.0015203153,0.000023946952,0.000057971174,0.000004487401],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.1267793e-7,0.00005416527,0.000067142784,0.00005140242,0.000010955187,3.5538332e-7,0.0024661445,0.03162721,0.048519332,0.08871663,0.0022279117,0.8262578],"study_design_scores_gemma":[0.00015762358,0.000109956,0.0000126635105,0.000026963457,0.0000073563833,0.0000015988602,0.000036350728,0.8437123,0.14673752,0.008980458,0.0001394345,0.00007781669],"about_ca_topic_score_codex":0.000023845312,"about_ca_topic_score_gemma":0.000053754975,"teacher_disagreement_score":0.82618004,"about_ca_system_score_codex":0.00004803169,"about_ca_system_score_gemma":0.00012080514,"threshold_uncertainty_score":0.3376734},"labels":[],"label_agreement":null},{"id":"W2089243034","doi":"10.1007/s10836-010-5186-3","title":"Experimental Results for Slow-speed Timing Characterization of High-speed Pipelined Datapaths","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Pipeline (software); Static timing analysis; CMOS; Computer science; Clock rate; Electronic engineering; Clock signal; Computer hardware; Embedded system; Electronic circuit; Engineering; Electrical engineering","score_opus":0.03216843612402115,"score_gpt":0.2735571862808576,"score_spread":0.24138875015683647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089243034","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8476084,0.000049295784,0.15140586,0.0002076523,0.00042268014,0.00012551686,0.000007560868,0.000047985457,0.00012509001],"genre_scores_gemma":[0.9819362,9.4992544e-7,0.017386764,0.000055063905,0.00055975124,9.201322e-7,0.000013599144,0.00001615323,0.00003056724],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980615,0.000040630006,0.00089097477,0.0002421074,0.0003099964,0.00045479275],"domain_scores_gemma":[0.9971563,0.0005163907,0.0013347806,0.00028836945,0.0006098301,0.00009429832],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001273206,0.000155511,0.0003174298,0.00018417028,0.00015336549,0.00010028287,0.00075147214,0.00006926661,0.000002339675],"category_scores_gemma":[0.002388513,0.00014302369,0.00008807361,0.00047573744,0.00003007709,0.00077947904,0.000085320826,0.00043139354,0.0000011673494],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008912028,0.00007963426,0.00016996083,0.000012499412,0.000015856825,0.000006270734,0.00025992034,0.00016264286,0.97000843,0.0014157924,0.000030458086,0.02782964],"study_design_scores_gemma":[0.0032475744,0.001453049,0.0035834566,0.000286166,0.000045379362,0.00060717727,0.000062258376,0.4017482,0.58694464,0.0012780422,0.00035597844,0.00038805197],"about_ca_topic_score_codex":0.000016225064,"about_ca_topic_score_gemma":0.0000023436903,"teacher_disagreement_score":0.40158555,"about_ca_system_score_codex":0.000070589565,"about_ca_system_score_gemma":0.00043081393,"threshold_uncertainty_score":0.58323365},"labels":[],"label_agreement":null},{"id":"W2092035831","doi":"10.1109/ccece.2006.277610","title":"Run-Time Reconfigurable Built-in-Self-Test","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"CMC Microsystems","keywords":"Control reconfiguration; Computer science; Field-programmable gate array; Built-in self-test; Embedded system; Virtex; Electronic circuit; Reconfigurable computing; Computer architecture; Engineering; Electrical engineering","score_opus":0.009597925617232335,"score_gpt":0.20573500729622213,"score_spread":0.1961370816789898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2092035831","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051082805,0.0001316294,0.05105559,0.0011577925,0.00016590409,0.00013328278,8.7040223e-7,0.0010998085,0.8951723],"genre_scores_gemma":[0.9866841,0.0000023871066,0.006084684,0.00025827478,0.00009308289,0.000004700362,0.0000015760053,0.000007517322,0.0068636984],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989915,0.00001888899,0.00021405828,0.000305565,0.00013114863,0.00033884752],"domain_scores_gemma":[0.9993361,0.00018409317,0.000043879376,0.00035455025,0.00003390435,0.000047476435],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00022860902,0.00010180208,0.00012650993,0.00009538556,0.000075301425,0.00014439558,0.00058476476,0.00004222306,0.00011515087],"category_scores_gemma":[0.000045444496,0.00009370407,0.000040141982,0.00040699678,0.000010991616,0.00036285853,0.00004509764,0.00008866206,0.00080423837],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.2172457e-7,0.0014395234,0.26614183,0.00007022299,0.000021744856,0.000438037,0.00045060928,0.00090841163,0.09110435,0.23103939,0.054514173,0.35387138],"study_design_scores_gemma":[0.0022642063,0.00034657665,0.1919019,0.00020021047,0.000015842197,0.0002724382,0.00003968133,0.61465216,0.043580815,0.0945491,0.050095797,0.002081254],"about_ca_topic_score_codex":0.0006264804,"about_ca_topic_score_gemma":0.00010914004,"teacher_disagreement_score":0.9356013,"about_ca_system_score_codex":0.00003484979,"about_ca_system_score_gemma":0.000047929407,"threshold_uncertainty_score":0.9999738},"labels":[],"label_agreement":null},{"id":"W2094502762","doi":"10.1504/ijcnds.2008.020259","title":"Non-linear test pattern generators for built-in self-test","year":2008,"lang":"en","type":"article","venue":"International Journal of Communication Networks and Distributed Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"University of Victoria","keywords":"Computer science; Generator (circuit theory); Fault coverage; Benchmark (surveying); Overhead (engineering); Fault (geology); Digital pattern generator; Fault detection and isolation; Automatic test pattern generation; Finite-state machine; Stuck-at fault; Fault Simulator; Computer engineering; Embedded system; Electronic circuit; Algorithm; Power (physics); Engineering; Electrical engineering; Artificial intelligence","score_opus":0.023226783189310884,"score_gpt":0.26657274868709574,"score_spread":0.24334596549778487,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094502762","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054959863,0.0016793001,0.9419031,0.00072389806,0.00048592928,0.00013283423,0.000025548132,0.000028571096,0.000060966548],"genre_scores_gemma":[0.99761856,0.00071325863,0.001135024,0.00009554986,0.0003659894,0.000011235416,0.00004617257,0.000007757023,0.0000064549668],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986998,0.00005928122,0.00068272685,0.00012812059,0.00027012653,0.00015994816],"domain_scores_gemma":[0.9975331,0.00080355885,0.000555749,0.0002945765,0.0007215013,0.00009153333],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00060994073,0.00011348881,0.00021965001,0.00012373213,0.00014620883,0.00015381952,0.0012210805,0.00006876603,7.8467326e-7],"category_scores_gemma":[0.00020704017,0.0001031513,0.00007496899,0.00018510394,0.000032885117,0.0003797942,0.00013953749,0.00020201136,9.272478e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004327418,0.00073450024,0.7989643,0.000031380438,0.00017599444,0.00012824692,0.0007137816,0.15928194,0.00021449669,0.0016768227,0.006091882,0.03198231],"study_design_scores_gemma":[0.0009599365,0.000090974696,0.021283997,0.00021694019,0.000007619441,0.0005927685,0.00005509334,0.97409487,0.000029504667,0.00010473789,0.0024297377,0.00013380789],"about_ca_topic_score_codex":0.000051848623,"about_ca_topic_score_gemma":0.000013678432,"teacher_disagreement_score":0.9426587,"about_ca_system_score_codex":0.00008564875,"about_ca_system_score_gemma":0.00008392929,"threshold_uncertainty_score":0.4206388},"labels":[],"label_agreement":null},{"id":"W2095772497","doi":"10.1109/tvlsi.2009.2035508","title":"A Digitally Testable $\\Sigma-\\Delta$ Modulator Using the Decorrelating Design-for-Digital-Testability","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems","keywords":"Delta-sigma modulation; Oversampling; Integrator; Testability; Decimation; Electronic engineering; Computer science; Engineering; Bandwidth (computing); Telecommunications; CMOS","score_opus":0.03662297330803328,"score_gpt":0.25824014644802523,"score_spread":0.22161717313999196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095772497","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027714169,0.00008900073,0.96870875,0.00014643499,0.001186255,0.0010692952,0.00010232827,0.0005083283,0.00047545502],"genre_scores_gemma":[0.9939512,0.0000026813727,0.005331021,0.00015243623,0.00014142807,0.00009259468,0.000010780565,0.00003042046,0.00028744093],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969363,0.00020558474,0.0008684855,0.00077372685,0.00054604135,0.0006698643],"domain_scores_gemma":[0.9972518,0.0009126623,0.00030354876,0.000905894,0.0004454637,0.00018060581],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00112865,0.00040252283,0.0004047745,0.00021703143,0.0011784985,0.0015958619,0.00079548015,0.00018649468,0.000006643695],"category_scores_gemma":[0.00014694426,0.00031418994,0.00030012298,0.0008947929,0.000062321145,0.0025603774,0.0000055361097,0.00042603063,0.000021821392],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016074307,0.00079027197,0.00040922497,0.00007148218,0.00007705592,0.000009885637,0.0023028895,0.86649853,0.009168178,0.0017123193,0.00022841283,0.11871568],"study_design_scores_gemma":[0.00042149777,0.00025102185,0.00010817023,0.00027998452,0.00003070775,0.00008086426,0.00063186133,0.9929077,0.003982286,0.00077599444,0.00014430382,0.00038563408],"about_ca_topic_score_codex":0.00006870952,"about_ca_topic_score_gemma":0.000042332307,"teacher_disagreement_score":0.966237,"about_ca_system_score_codex":0.0003255013,"about_ca_system_score_gemma":0.00024896057,"threshold_uncertainty_score":0.99993104},"labels":[],"label_agreement":null},{"id":"W2095810414","doi":"10.5555/789083.1022812","title":"Time Domain Multiplexed TAM: Implementation and Comparison","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Reconfigurability; Scalability; Embedded system; Overhead (engineering); Multiplexing; System on a chip; Computer architecture; Testability; Flexibility (engineering); Domain (mathematical analysis); Network packet; Computer network; Engineering; Reliability engineering; Operating system; Telecommunications","score_opus":0.02327601847386522,"score_gpt":0.28791979485533165,"score_spread":0.2646437763814664,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095810414","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31312075,0.00007672733,0.66305065,0.00027680866,0.00007831825,0.00014959865,7.3666746e-7,0.00024214582,0.023004275],"genre_scores_gemma":[0.96809113,7.5191554e-7,0.031525813,0.00017435335,0.000010029228,0.0000027671051,0.0000017330768,0.0000027749509,0.00019062501],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994095,0.00004665006,0.00013000969,0.00017405246,0.000090110385,0.00014967578],"domain_scores_gemma":[0.9997095,0.000056988956,0.000037618673,0.0001249368,0.000019195872,0.000051758576],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020524322,0.000060039594,0.00007822395,0.00003545336,0.00010025119,0.00008448952,0.000116117764,0.000016084092,0.00007407412],"category_scores_gemma":[0.000017176202,0.00005371481,0.000013913356,0.00012755982,0.000016720252,0.00020199917,0.00003135764,0.00003566595,0.00005955574],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.2262066e-7,0.00010463098,0.10372067,0.000016684135,0.000025196445,0.000013306232,0.0035439625,0.00006311686,0.09423864,0.30355114,0.005793305,0.48892912],"study_design_scores_gemma":[0.011385783,0.00089769426,0.15204126,0.00009114514,0.000050681545,0.00038208,0.009151651,0.5437154,0.1286351,0.0777609,0.07268926,0.0031990292],"about_ca_topic_score_codex":0.000024030036,"about_ca_topic_score_gemma":0.000017833703,"teacher_disagreement_score":0.6549704,"about_ca_system_score_codex":0.000010541754,"about_ca_system_score_gemma":0.000015601057,"threshold_uncertainty_score":0.21904264},"labels":[],"label_agreement":null},{"id":"W2097065384","doi":"10.1109/tcad.2011.2179040","title":"NIM-X: A Noise Index Model-Based X-Filling Technique to Overcome the Power Supply Switching Noise Effects on Path Delay Test","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Path (computing); Noise (video); Critical path method; Power (physics); Chip; Mode (computer interface); Computer science; Noise reduction; Test method; Electronic engineering; Algorithm; Mathematics; Engineering; Telecommunications; Statistics; Physics; Artificial intelligence","score_opus":0.021685696627656736,"score_gpt":0.231101473068073,"score_spread":0.20941577644041626,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097065384","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024833996,0.00013869311,0.971936,0.00008520187,0.0009943538,0.001560476,0.0000289626,0.00035207256,0.00007026293],"genre_scores_gemma":[0.9941269,0.0000072731664,0.004844756,0.0005662415,0.00010330987,0.00027286873,0.0000018232221,0.000053989286,0.000022810125],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99663365,0.00049547036,0.00080498465,0.0007049627,0.0006137687,0.00074717426],"domain_scores_gemma":[0.99591434,0.0021749802,0.00029588508,0.00090348715,0.00031593646,0.00039534282],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014944096,0.00056690985,0.0006591466,0.0006135206,0.00053843827,0.00037463155,0.0009147081,0.0002481298,0.0000023831894],"category_scores_gemma":[0.00005287753,0.00040833547,0.00019866349,0.001065095,0.00005036749,0.0005744718,0.000008995933,0.0007528693,0.000015453397],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012054022,0.0006063493,0.0004188453,0.00017273365,0.00009502068,0.000031703217,0.0017176477,0.79488325,0.10752937,0.0006911756,0.000111224406,0.09373063],"study_design_scores_gemma":[0.00059184775,0.0010027357,0.00025699375,0.0016965191,0.000038120495,0.00012008357,0.00005208762,0.9685841,0.027043346,0.00008163422,0.000021459047,0.00051105244],"about_ca_topic_score_codex":0.00026721836,"about_ca_topic_score_gemma":0.0000033588178,"teacher_disagreement_score":0.96929294,"about_ca_system_score_codex":0.00019471608,"about_ca_system_score_gemma":0.00021968754,"threshold_uncertainty_score":0.99983686},"labels":[],"label_agreement":null},{"id":"W2097306889","doi":"10.1109/test.2010.5699214","title":"Automated trace signals selection using the RTL descriptions","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Computer science; TRACE (psycholinguistics); Embedded system; Chip; Software bug; Register-transfer level; Integrated circuit design; System on a chip; Selection (genetic algorithm); Computer architecture; Logic synthesis; Logic gate; Software; Programming language; Artificial intelligence","score_opus":0.041636239233632424,"score_gpt":0.2789320242513159,"score_spread":0.2372957850176835,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097306889","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24126711,0.000009673493,0.7547107,0.00039931544,0.0002599765,0.000059646463,1.8913836e-7,0.0010621377,0.0022312507],"genre_scores_gemma":[0.9828372,3.090527e-7,0.016645934,0.00020831055,0.00008228238,0.0000025816562,2.0575699e-7,0.0000042597258,0.0002189393],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99938613,0.000036532903,0.00011455215,0.00016416778,0.000117779695,0.0001808555],"domain_scores_gemma":[0.99956894,0.00007421695,0.00004272404,0.00019518794,0.00007649209,0.0000424195],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002730286,0.0000657048,0.000054250715,0.000047195692,0.0004152968,0.00023752305,0.00036838462,0.000038866863,0.000044476288],"category_scores_gemma":[0.000064037864,0.00004417415,0.00003412279,0.00048537058,0.000026054633,0.00037181092,0.00003972917,0.00017785499,0.000029159575],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.2611887e-8,0.000030892,0.0015650064,0.0000021883125,0.000007451789,0.0000020118243,0.00032347447,0.0016027474,0.948029,0.019303199,0.0007865129,0.028347528],"study_design_scores_gemma":[0.00004188339,0.0000092256,0.0025463535,0.0000042048923,0.0000041964327,0.00008972599,0.000023026763,0.9874191,0.0086179115,0.000755141,0.00041397358,0.000075224656],"about_ca_topic_score_codex":0.00014366316,"about_ca_topic_score_gemma":0.00010695287,"teacher_disagreement_score":0.98581636,"about_ca_system_score_codex":0.000012375132,"about_ca_system_score_gemma":0.000057990062,"threshold_uncertainty_score":0.3194169},"labels":[],"label_agreement":null},{"id":"W2097503634","doi":"10.1109/etc.1993.246562","title":"Emitter coupled logic testability analysis and comparison with CMOS &amp; BiCMOS circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Fault (geology); Testability; BiCMOS; Logic gate; Computer science; Emitter-coupled logic; Stuck-at fault; Fault model; Electronic engineering; NOR gate; Fault coverage; Set (abstract data type); Fault detection and isolation; Engineering; Electronic circuit; Reliability engineering; Logic family; Electrical engineering; Voltage; Logic synthesis; Transistor; NAND gate","score_opus":0.051054414420583415,"score_gpt":0.2545467268771681,"score_spread":0.2034923124565847,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097503634","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31789392,0.00012074882,0.6772963,0.00044738592,0.000021092916,0.00010410637,8.672146e-7,0.0002522005,0.003863386],"genre_scores_gemma":[0.9936185,0.0000046744167,0.005338636,0.000591528,0.000024841904,0.000007566532,0.000002779388,0.0000064066076,0.00040508452],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99834806,0.00006599616,0.00029758544,0.00062449666,0.000299019,0.0003648266],"domain_scores_gemma":[0.9986781,0.0002683186,0.000106588144,0.00067057554,0.000112740396,0.00016368496],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029046452,0.00019214764,0.00037352988,0.00017509317,0.00019604828,0.00024832928,0.00044496098,0.000058890786,0.0002583279],"category_scores_gemma":[0.00008487329,0.00013993788,0.00007283324,0.0016341644,0.00009731498,0.00032054042,0.00011256046,0.00016326742,0.00007088003],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.0136396e-8,0.00014799465,0.9430015,0.000016466616,0.000117586926,0.000012615643,0.000611717,0.00027057662,0.0005614837,0.0005141253,0.00020635914,0.054539476],"study_design_scores_gemma":[0.00042905982,0.000106810105,0.25152665,0.000015189125,0.00016989352,0.00004533982,0.00005371684,0.74639815,0.000147686,0.00039783074,0.000259191,0.0004504451],"about_ca_topic_score_codex":0.00018141349,"about_ca_topic_score_gemma":0.00042490647,"teacher_disagreement_score":0.7461276,"about_ca_system_score_codex":0.000027933174,"about_ca_system_score_gemma":0.000012565644,"threshold_uncertainty_score":0.5706501},"labels":[],"label_agreement":null},{"id":"W2097563422","doi":"10.1109/mtdt.2006.12","title":"Dynamic Data Stability in SRAM Cells and Its Implications on Data Stability Tests","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Stability (learning theory); Dynamic data; Computer science; Dynamic testing; Test data; Computer hardware; Database; Machine learning","score_opus":0.10507390071100135,"score_gpt":0.3106339389794001,"score_spread":0.20556003826839875,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097563422","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.901835,0.00014381703,0.08918428,0.0018895555,0.00009423526,0.00046366273,0.0006286644,0.0003059005,0.0054548434],"genre_scores_gemma":[0.99652445,0.000004630881,0.0031180796,0.00010727325,0.0000146270995,0.0000046318014,0.00019875553,0.000005339387,0.000022182421],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980616,0.00008484868,0.00031535607,0.0010862587,0.00016212347,0.0002898414],"domain_scores_gemma":[0.9955238,0.00047724968,0.00006401284,0.0038098267,0.00005211665,0.00007299563],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009239528,0.00012862257,0.00014763883,0.000056512305,0.00011380788,0.00015159117,0.002465975,0.000044642784,0.000017699831],"category_scores_gemma":[0.00025425357,0.00011638642,0.00001027092,0.00042667123,0.000046474568,0.0009977845,0.0016763489,0.0001540904,0.00002215583],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000017347982,0.002772629,0.56209666,0.0002399687,0.000017746186,0.000020900728,0.0003768304,0.0003832249,0.0706175,0.04749387,0.0024145397,0.3135644],"study_design_scores_gemma":[0.00016499542,0.000025151194,0.44076616,0.000013616023,0.000003342763,0.0000042425318,0.00001694184,0.55420625,0.0006718589,0.0037464718,0.00019367388,0.000187284],"about_ca_topic_score_codex":0.0006360756,"about_ca_topic_score_gemma":0.0041304147,"teacher_disagreement_score":0.55382305,"about_ca_system_score_codex":0.000056044068,"about_ca_system_score_gemma":0.00010008416,"threshold_uncertainty_score":0.47461006},"labels":[],"label_agreement":null},{"id":"W2098053913","doi":"10.1109/dft.2011.14","title":"A New Algorithm for Post-Silicon Clock Measurement and Tuning","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Silicon; Process (computing); Electronic engineering; Exploit; Pruning; Algorithm; Engineering; Materials science; Optoelectronics","score_opus":0.07491263268105186,"score_gpt":0.23321149826412282,"score_spread":0.15829886558307096,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098053913","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0007858516,0.000183169,0.99344635,0.00014348226,0.00009167154,0.000106482206,3.6418825e-7,0.0001345258,0.005108102],"genre_scores_gemma":[0.46718824,0.0000037534826,0.53138244,0.0007698324,0.000114459945,0.000009962993,5.231014e-7,0.000009394598,0.0005213918],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993328,0.000010196039,0.000108271975,0.00022240236,0.00013709569,0.00018927002],"domain_scores_gemma":[0.9995592,0.000025529213,0.000031315994,0.00016146473,0.000112650465,0.000109838395],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026037428,0.000075047334,0.000080963226,0.00004146508,0.00008946732,0.000063163214,0.00023408484,0.000023595732,0.000011739949],"category_scores_gemma":[0.000043363325,0.00006399409,0.000028791708,0.000078622084,0.000007788396,0.00021216077,0.000073909236,0.000037594546,0.0000069476846],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.9785685e-8,0.000008491747,0.00026757087,0.0000037237323,0.0000060444227,0.0000016701139,0.0005415512,1.326537e-7,0.0016186024,0.008596921,0.00021600205,0.9887392],"study_design_scores_gemma":[0.0030764446,0.0014955481,0.02918387,0.00021639818,0.000059026326,0.00022115395,0.0006173609,0.8897721,0.032144368,0.033206176,0.008609687,0.0013978254],"about_ca_topic_score_codex":0.0003263162,"about_ca_topic_score_gemma":0.00002877762,"teacher_disagreement_score":0.9873414,"about_ca_system_score_codex":0.000013891925,"about_ca_system_score_gemma":0.000064871456,"threshold_uncertainty_score":0.26096034},"labels":[],"label_agreement":null},{"id":"W2098178883","doi":"10.1109/isqed.2007.38","title":"Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":65,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Assertion; Debugging; Computer science; Generator (circuit theory); Functional verification; Formal verification; Software bug; Programming language; Electronic circuit; Embedded system; Computer architecture; Computer engineering; Software; Engineering","score_opus":0.016231336353168077,"score_gpt":0.25743954044247164,"score_spread":0.24120820408930355,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098178883","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.894563,0.000071702205,0.10165116,0.00072446774,0.000042872918,0.000052927713,3.3685268e-8,0.000050562532,0.002843272],"genre_scores_gemma":[0.99860764,0.000019256513,0.00087565323,0.00045435294,0.00001182863,0.00000590957,4.3968916e-7,0.0000018571249,0.000023090975],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.99943894,0.000013212139,0.00015127241,0.00018132706,0.00006872709,0.00014650915],"domain_scores_gemma":[0.9996193,0.00017897636,0.000024135416,0.00012590663,0.000016098846,0.000035555757],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041385324,0.00004682276,0.000057124653,0.00011586375,0.000024896983,0.00004031628,0.0001370298,0.000038368427,0.000004544099],"category_scores_gemma":[0.00015392587,0.000045818906,0.000009093706,0.00035297166,0.000007383044,0.00027156313,0.000027087372,0.00006774288,0.0000073329065],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.9708992e-7,0.000026562404,0.7943999,0.0000036381123,5.627824e-7,0.0000064450333,0.00029917952,0.000008720277,0.001660636,0.0031348825,0.00004011507,0.20041914],"study_design_scores_gemma":[0.00015880924,0.000021221535,0.9738964,0.000022526308,5.321634e-7,0.000003198561,0.000099218414,0.009603995,0.015351212,0.0006394828,0.000118553806,0.000084891195],"about_ca_topic_score_codex":0.000367338,"about_ca_topic_score_gemma":0.001096247,"teacher_disagreement_score":0.20033425,"about_ca_system_score_codex":0.000024229666,"about_ca_system_score_gemma":0.000012616979,"threshold_uncertainty_score":0.18684408},"labels":[],"label_agreement":null},{"id":"W2098552614","doi":"10.5555/1266366.1266621","title":"Abstraction and refinement techniques in automated design debugging","year":2007,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University; University of Toronto","funders":"","keywords":"Debugging; Computer science; Abstraction; Benchmark (surveying); Bottleneck; Algorithmic program debugging; Programming language; Design flow; Computer engineering; Embedded system","score_opus":0.02694322303125875,"score_gpt":0.26210975221737626,"score_spread":0.2351665291861175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098552614","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054810192,0.00018111784,0.94232935,0.00013573075,0.000049324477,0.00028262314,3.4204962e-7,0.0013929897,0.0008183595],"genre_scores_gemma":[0.939797,0.000064327134,0.059953053,0.000119832555,0.000022352966,0.000009786231,0.0000019184488,0.000011114184,0.00002060985],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9987633,0.00011492406,0.00039677173,0.00031822326,0.00014517886,0.00026158793],"domain_scores_gemma":[0.9988308,0.0007439879,0.000119315846,0.00015997977,0.00008639807,0.000059548343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018483214,0.00013815534,0.00013706458,0.00037624766,0.00011748233,0.00015538128,0.00015936414,0.000054835415,0.0000019328716],"category_scores_gemma":[0.0005115883,0.00013639369,0.000008217244,0.00080851483,0.00003103199,0.0005145218,0.000044994707,0.00011876894,0.000004714711],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000030511965,0.00030928792,0.10077113,0.00010289473,0.000010133911,0.0003314051,0.0030150819,0.0013256653,0.041586034,0.0030666587,0.0004653038,0.8490133],"study_design_scores_gemma":[0.00028945433,0.00011593709,0.5384671,0.00016259254,0.000003725819,0.00009149314,0.000019588344,0.45270428,0.006962639,0.00069827517,0.00026043426,0.00022449017],"about_ca_topic_score_codex":0.00007489569,"about_ca_topic_score_gemma":0.000026625667,"teacher_disagreement_score":0.8849868,"about_ca_system_score_codex":0.000045516103,"about_ca_system_score_gemma":0.000052023388,"threshold_uncertainty_score":0.5561973},"labels":[],"label_agreement":null},{"id":"W2098626869","doi":"10.1109/mt.1993.263149","title":"Fault location algorithms for repairable embedded RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Notation; Algorithm; Hamming code; Transformation (genetics); Hamming distance; Modular design; Serial communication; Parallel computing; Programming language; Arithmetic; Computer hardware; Decoding methods; Mathematics","score_opus":0.06057291357591013,"score_gpt":0.26525382785829227,"score_spread":0.20468091428238214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098626869","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00042477302,0.00012025391,0.98170257,0.00048658368,0.00016299421,0.00013139824,3.7413963e-7,0.00043558198,0.016535494],"genre_scores_gemma":[0.857098,0.000006185058,0.12773843,0.0010559929,0.00017579002,0.000038778,0.000003307666,0.000010130593,0.013873398],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99923307,0.000013127884,0.00014796747,0.0002668221,0.00011887803,0.00022013576],"domain_scores_gemma":[0.99937856,0.00008398664,0.0000438749,0.00031626993,0.00012212883,0.00005516969],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018077296,0.000073158364,0.00008243207,0.00004055403,0.0001378639,0.00011111435,0.00034295584,0.000035660134,0.000039146336],"category_scores_gemma":[0.00011205218,0.000064878215,0.00004416657,0.00030294387,0.000011519819,0.00035622122,0.000036465142,0.000043116557,0.000119438904],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.7731885e-8,0.00006773776,0.000111884976,0.000019419904,0.00000802391,0.000003097178,0.00044287287,0.0005286006,0.00048662606,0.018955184,0.016918857,0.96245766],"study_design_scores_gemma":[0.0001926291,0.000048202593,0.000053573258,0.000010994606,0.0000023096707,0.000010659227,0.00002825272,0.9920301,0.0010047695,0.0020839358,0.0044236965,0.00011088495],"about_ca_topic_score_codex":0.00002171642,"about_ca_topic_score_gemma":0.0000038544313,"teacher_disagreement_score":0.9915015,"about_ca_system_score_codex":0.000018210121,"about_ca_system_score_gemma":0.000011598802,"threshold_uncertainty_score":0.2645657},"labels":[],"label_agreement":null},{"id":"W2098854373","doi":"10.1109/test.2008.4700594","title":"Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; Debugging; Computer science; Embedded system; Background debug mode interface; System on a chip; TRACE (psycholinguistics); Chip; Silicon; Computer architecture; Real-time computing; Operating system","score_opus":0.0469125481870312,"score_gpt":0.2695609108127107,"score_spread":0.22264836262567952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098854373","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23700018,0.000011734799,0.76224834,0.00016597532,0.000024575653,0.000069182825,0.000013488301,0.0000842061,0.0003823294],"genre_scores_gemma":[0.9932469,0.0000017841442,0.006429713,0.000120799355,0.000017367534,0.0000056541808,0.00008815713,0.000002404048,0.000087229426],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992547,0.00002456343,0.00021968366,0.00021230674,0.0001351045,0.0001536441],"domain_scores_gemma":[0.9991937,0.00014700223,0.0001107377,0.0002652069,0.00024225439,0.00004109335],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015530872,0.000071939976,0.00017723012,0.00012376624,0.000106682804,0.00002239544,0.0003151341,0.000036623165,0.000017186057],"category_scores_gemma":[0.0001570832,0.00006099321,0.0001569635,0.0008396999,0.00002587163,0.0002028258,0.000042593394,0.000029633753,0.0000049489004],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000069920493,0.0011761659,0.44363415,0.0002022586,0.0018934542,0.000049987255,0.0052013174,0.043202356,0.19209619,0.19757062,0.002774509,0.112192005],"study_design_scores_gemma":[0.0009060739,0.00035034993,0.13426031,0.000012702321,0.00026535903,0.000030112084,0.00016753007,0.7141791,0.14230545,0.006910529,0.00010930789,0.0005031934],"about_ca_topic_score_codex":0.000045921643,"about_ca_topic_score_gemma":0.0000066263246,"teacher_disagreement_score":0.7562467,"about_ca_system_score_codex":0.000014302509,"about_ca_system_score_gemma":0.000039993272,"threshold_uncertainty_score":0.24872309},"labels":[],"label_agreement":null},{"id":"W2099502153","doi":"10.1109/etw.2001.946668","title":"A packet switching communication-based test access mechanism for system chips","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Scalability; Modular design; Computer architecture; Architecture; Network packet; Embedded system; Packet switching; Computer network; Interconnection; Distributed computing; Operating system","score_opus":0.037617772339479646,"score_gpt":0.2802328528097221,"score_spread":0.24261508047024244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099502153","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032611468,0.000028902097,0.9867693,0.0026399991,0.000057973022,0.00022778426,0.0000025577556,0.00060360844,0.0064087054],"genre_scores_gemma":[0.94398326,8.4244886e-7,0.054516587,0.0012745303,0.00008022451,0.000053141164,0.00000393977,0.000010176465,0.000077277895],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990605,0.00003845348,0.00024120409,0.00025706232,0.00015083968,0.00025192273],"domain_scores_gemma":[0.99817586,0.0007869639,0.00011327791,0.0007137875,0.00013092755,0.00007915842],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004435217,0.00011490637,0.00013620769,0.00007809123,0.0003892634,0.0004430949,0.0016645414,0.000042244068,0.0000046043538],"category_scores_gemma":[0.0001884203,0.00010080689,0.00006342057,0.00022577903,0.000008278919,0.0005827759,0.00016506003,0.000096013544,0.000028586186],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.1551185e-7,0.000108293214,0.0016646992,0.00010837889,0.00001167801,0.0000018590644,0.00029350954,0.0005755838,0.002281601,0.863846,0.0005191569,0.130589],"study_design_scores_gemma":[0.00034472762,0.0000268157,0.0001971242,0.00011152853,0.00000601312,0.000009600491,0.000057820926,0.9895118,0.005655903,0.0036409597,0.00025746605,0.00018022684],"about_ca_topic_score_codex":0.000060914404,"about_ca_topic_score_gemma":0.000091088354,"teacher_disagreement_score":0.98893625,"about_ca_system_score_codex":0.0000631262,"about_ca_system_score_gemma":0.0000740368,"threshold_uncertainty_score":0.42727745},"labels":[],"label_agreement":null},{"id":"W2100380525","doi":"10.1109/fpl.2006.311300","title":"Semi Synthetic Circuit Generation Using Graph Monomorphism for Testing Incremental Placement and Incremental Routing Tools","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Monomorphism; Image stitching; Benchmark (surveying); Computer science; Electronic circuit; Graph; Combinational logic; Field-programmable gate array; Digital electronics; Place and route; Algorithm; Process (computing); Parallel computing; Computer engineering; Logic gate; Theoretical computer science; Computer hardware; Mathematics; Artificial intelligence; Engineering","score_opus":0.0887022661075689,"score_gpt":0.2525757425322651,"score_spread":0.1638734764246962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100380525","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45508677,0.000048885493,0.54302514,0.000027427437,0.00009045954,0.00028051678,0.0000042630004,0.00012593983,0.001310615],"genre_scores_gemma":[0.9614361,8.01646e-7,0.0380649,0.00015292306,0.00024820116,0.000026753429,0.000020132891,0.000016265485,0.00003394227],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99830836,0.000046863835,0.00043603213,0.0005326058,0.00024506237,0.00043105584],"domain_scores_gemma":[0.99921095,0.00023835867,0.00017860818,0.00021790821,0.000080361606,0.00007380428],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006335613,0.00020864942,0.00018656749,0.00012935416,0.0006212679,0.0005164914,0.00025547805,0.000053076503,0.0000062542326],"category_scores_gemma":[0.00010686376,0.00021494318,0.00005355395,0.000268211,0.00003908708,0.00070070155,0.00018054781,0.00008277721,0.0000021359126],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.094103e-7,0.0001131781,0.033152778,0.000046848152,0.00003278577,0.000012359392,0.0002665747,0.009048021,0.8451197,0.023431204,0.00014759508,0.088628225],"study_design_scores_gemma":[0.0006104095,0.00009114724,0.0011000502,0.00007388721,0.000025608802,0.000081170205,0.00012320088,0.97428787,0.02218235,0.0010364363,0.000023024148,0.00036483354],"about_ca_topic_score_codex":0.0005478274,"about_ca_topic_score_gemma":0.000034261193,"teacher_disagreement_score":0.9652399,"about_ca_system_score_codex":0.00015369506,"about_ca_system_score_gemma":0.000055167144,"threshold_uncertainty_score":0.8765129},"labels":[],"label_agreement":null},{"id":"W2100792281","doi":"10.1109/iscas.1992.230699","title":"A constructive matching algorithm for cell generator based technology mapping","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"CMC Microsystems","keywords":"Constructive; Compiler; Computer science; Generator (circuit theory); Matching (statistics); Context (archaeology); Algorithm; Constraint (computer-aided design); Standard cell; CMOS; Theoretical computer science; Computer engineering; Integrated circuit; Programming language; Electronic engineering; Mathematics; Engineering; Process (computing)","score_opus":0.014311451842619956,"score_gpt":0.2155993993910688,"score_spread":0.20128794754844886,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100792281","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004282985,0.00006119862,0.98936903,0.0001642416,0.00023866053,0.00015688594,0.0000020962405,0.00033034844,0.0053945263],"genre_scores_gemma":[0.27331334,3.4517186e-7,0.72611254,0.00041290486,0.000032031014,0.000025147923,6.426558e-7,0.0000069159887,0.00009614439],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99909383,0.000026180553,0.00015854221,0.00033322797,0.00008579816,0.00030241345],"domain_scores_gemma":[0.9994328,0.000113154674,0.00006377647,0.00024419255,0.00009299698,0.000053103155],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020090859,0.00011016996,0.00013225799,0.00018018582,0.0001970382,0.00008405437,0.00033265896,0.00006879244,0.000010231103],"category_scores_gemma":[0.000046000834,0.00010376138,0.00005023821,0.0004396021,0.000035771565,0.00015147893,0.00003837136,0.000090726244,0.000012021007],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.145303e-8,0.00006206429,0.000868312,0.00002595591,0.000014648425,0.000020519707,0.00019261378,0.000099568155,0.027187727,0.23266907,0.00022628636,0.7386332],"study_design_scores_gemma":[0.0011979351,0.00009435384,0.000028383609,0.000035491485,0.000007451125,0.00008698807,0.0005702614,0.7963937,0.13583517,0.060164016,0.005081867,0.00050438696],"about_ca_topic_score_codex":0.0000054554926,"about_ca_topic_score_gemma":0.0000010031023,"teacher_disagreement_score":0.79629415,"about_ca_system_score_codex":0.000028233766,"about_ca_system_score_gemma":0.00012470633,"threshold_uncertainty_score":0.42312664},"labels":[],"label_agreement":null},{"id":"W2100908802","doi":"10.1109/ccece.2007.132","title":"Point Estimation in Design Space Exploration Using Local Regression Modeling","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Design space exploration; Parametric statistics; Regression analysis; Set (abstract data type); Point (geometry); Data mining; Electronic design automation; Space (punctuation); Regression; Algorithm; Statistics; Machine learning; Mathematics","score_opus":0.11530119972995156,"score_gpt":0.3107853685024301,"score_spread":0.19548416877247854,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100908802","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018497167,0.00002460391,0.9806282,0.00015278715,0.000072292794,0.00008594396,1.6862883e-8,0.00012937479,0.00040961205],"genre_scores_gemma":[0.70811474,9.350603e-7,0.29181033,0.00004588072,0.000014811171,7.728694e-7,4.9435744e-7,0.0000036396912,0.000008407061],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99912006,0.000044067503,0.00022463813,0.00022049548,0.00017912692,0.00021159777],"domain_scores_gemma":[0.999604,0.00007846847,0.000054177424,0.00016605618,0.00004878441,0.000048552225],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001040902,0.00008170363,0.00008049829,0.00017006729,0.00008980541,0.00007739561,0.00016201926,0.000046054418,0.0000018874366],"category_scores_gemma":[0.00007851068,0.00007096429,0.000017754335,0.00040535926,0.000009264559,0.0012930296,0.0000504276,0.0000864934,0.000008942476],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.696341e-7,0.000012335746,0.00007385374,0.0000029583937,4.7625068e-7,0.000012279797,0.00037608008,0.81323934,0.002974913,0.004661789,0.0000039896813,0.17864163],"study_design_scores_gemma":[0.000113032314,0.000015949568,0.000029349569,0.00009323433,9.588416e-7,0.0000121738,0.00018191506,0.9833768,0.007650199,0.008432824,5.1123254e-7,0.000093038514],"about_ca_topic_score_codex":0.00014039945,"about_ca_topic_score_gemma":0.000027170865,"teacher_disagreement_score":0.6896176,"about_ca_system_score_codex":0.00010287863,"about_ca_system_score_gemma":0.000043033728,"threshold_uncertainty_score":0.28938398},"labels":[],"label_agreement":null},{"id":"W2101394485","doi":"10.1109/test.1992.527862","title":"ScanBist A Multi-frequency Scan-Based BIST Method","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Computer science","score_opus":0.033978796536111244,"score_gpt":0.3035411254977335,"score_spread":0.26956232896162224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101394485","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005175804,0.0001233692,0.96552527,0.0019071974,0.00009959039,0.000078626894,0.0000013222872,0.00052415166,0.031222867],"genre_scores_gemma":[0.40815887,8.195004e-7,0.58911324,0.0017236386,0.000083459345,0.000007272028,0.0000011693047,0.000007557452,0.0009039631],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986779,0.00007338295,0.00023454093,0.00042628797,0.00022173101,0.00036612715],"domain_scores_gemma":[0.9990219,0.0001421056,0.00006885438,0.0005307111,0.0000843272,0.00015212747],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000429798,0.00014781134,0.00015150598,0.00012581277,0.00017979146,0.00018384607,0.00086687476,0.00004750219,0.000081546765],"category_scores_gemma":[0.00009418335,0.00012882223,0.000085930755,0.000502493,0.000035978886,0.00035107823,0.00007076329,0.0001218562,0.0003176002],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.604243e-8,0.00009756923,0.0029596444,0.000008846943,0.000006521824,0.000015854572,0.00009366246,0.00045544468,0.0043889787,0.02199921,0.00064270356,0.9693315],"study_design_scores_gemma":[0.00055213587,0.000036780904,0.0033144231,0.000027242493,0.0000056690615,0.000026088344,0.000009755165,0.984635,0.006488046,0.00050377194,0.004077672,0.00032341568],"about_ca_topic_score_codex":0.0003557898,"about_ca_topic_score_gemma":0.00033592334,"teacher_disagreement_score":0.98417956,"about_ca_system_score_codex":0.00007509066,"about_ca_system_score_gemma":0.00016253331,"threshold_uncertainty_score":0.5253218},"labels":[],"label_agreement":null},{"id":"W2101628159","doi":"10.1145/1687399.1687515","title":"Adaptive sampling for efficient failure probability analysis of SRAM cells","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Static random-access memory; Importance sampling; Sampling (signal processing); Adaptive sampling; Reliability engineering; Statistics; Monte Carlo method; Mathematics; Engineering; Telecommunications; Computer hardware","score_opus":0.044603526421722696,"score_gpt":0.2688548436793815,"score_spread":0.22425131725765882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101628159","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09552361,0.000013264189,0.90326965,0.00017457387,0.000027904474,0.00018155547,0.000004154097,0.000087807646,0.000717467],"genre_scores_gemma":[0.87737715,1.2802019e-7,0.12249072,0.0000932574,0.000013230499,0.000003700572,0.0000016146088,0.0000016255855,0.0000185502],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990143,0.000021798009,0.00024768888,0.00033968056,0.00016163965,0.00021489282],"domain_scores_gemma":[0.99909335,0.00021660469,0.000101888465,0.0003573579,0.00017450994,0.000056282315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036827804,0.00009062437,0.00023701105,0.00015497573,0.0000770516,0.000042563996,0.00040210524,0.000035690082,0.000006461052],"category_scores_gemma":[0.00006836202,0.0000747202,0.00020116782,0.0011146347,0.000020670806,0.0000801478,0.00003943575,0.000048827533,0.0000017515982],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000016631956,0.0005009023,0.0016692068,0.000031875326,0.0002951297,0.0000013579834,0.0016024422,0.6059481,0.018975025,0.119595855,0.000089137444,0.25128934],"study_design_scores_gemma":[0.000109547975,0.00013493275,0.006463997,0.000009925169,0.00009964157,3.579965e-7,0.00004414085,0.9840778,0.005098339,0.0038055961,0.000035842615,0.00011987226],"about_ca_topic_score_codex":0.000025636444,"about_ca_topic_score_gemma":0.000018738958,"teacher_disagreement_score":0.78185356,"about_ca_system_score_codex":0.000027195349,"about_ca_system_score_gemma":0.000037570288,"threshold_uncertainty_score":0.30470014},"labels":[],"label_agreement":null},{"id":"W2101700684","doi":"10.1109/hldvt.2011.6113982","title":"Post-silicon code coverage evaluation with reduced area overhead for functional verification of SoC","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Embedded system; Overhead (engineering); Software; Instrumentation (computer programming); Correctness; Block (permutation group theory); Measure (data warehouse); Reliability engineering; Operating system; Engineering; Database; Algorithm","score_opus":0.10712612677128469,"score_gpt":0.2681272686143419,"score_spread":0.1610011418430572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101700684","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29834083,0.0000127561225,0.69435304,0.0000840356,0.00008822525,0.00024041354,0.0000064933583,0.000059741244,0.0068144836],"genre_scores_gemma":[0.9960595,9.134253e-7,0.0036000924,0.000115096664,0.000025255336,0.00003782293,0.000027708234,0.0000050575322,0.00012857311],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99918413,0.00002791291,0.00016783725,0.00024027769,0.00026012753,0.00011973812],"domain_scores_gemma":[0.99902534,0.00007594499,0.00012651972,0.0002519816,0.00048573944,0.00003446518],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038028145,0.00007404443,0.0000893805,0.000055562108,0.0000760661,0.00002245751,0.0001745146,0.000033798045,0.0000600417],"category_scores_gemma":[0.00009590791,0.000060947525,0.000036080302,0.00013458933,0.000022633343,0.00035658877,0.000016971348,0.000035696146,0.0000054019815],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004304561,0.0004432238,0.013565344,0.0000751715,0.00008892176,0.0000012223134,0.0027243295,0.00077506516,0.41361323,0.12808722,0.0007214767,0.43986174],"study_design_scores_gemma":[0.0022135489,0.0010456876,0.37897086,0.00007572638,0.000069443086,0.000024240288,0.0001828576,0.43323985,0.17386344,0.009807933,0.00009769656,0.00040871042],"about_ca_topic_score_codex":0.00004910352,"about_ca_topic_score_gemma":0.000018030854,"teacher_disagreement_score":0.6977186,"about_ca_system_score_codex":0.00003353224,"about_ca_system_score_gemma":0.000169668,"threshold_uncertainty_score":0.2485368},"labels":[],"label_agreement":null},{"id":"W2101750046","doi":"10.1109/ats.1997.643984","title":"Power supply current monitoring techniques for testing PLLs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; Electronic engineering; Power (physics); Computer science; Current (fluid); Mixed-signal integrated circuit; Engineering; Integrated circuit; Electrical engineering; Jitter","score_opus":0.07351142493225675,"score_gpt":0.2871559354865698,"score_spread":0.21364451055431305,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101750046","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0056396653,0.0005223292,0.9736625,0.00026793868,0.00050615217,0.00023272117,0.0000012906387,0.0011939837,0.01797344],"genre_scores_gemma":[0.8993465,0.0000072035127,0.10009336,0.000053078784,0.00020912552,0.0000349422,2.4256863e-7,0.000009222674,0.0002463669],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906015,0.000011482949,0.00018083042,0.00028717247,0.00014241986,0.00031794436],"domain_scores_gemma":[0.9992548,0.00025050968,0.00005526842,0.00025909924,0.00010903977,0.00007126888],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017099283,0.000110537134,0.00010528198,0.00007477939,0.00016396245,0.00015998405,0.00048932416,0.000028611892,0.000016055985],"category_scores_gemma":[0.00021778423,0.000098488104,0.000051327555,0.00027866432,0.000013245598,0.00036072583,0.00010024906,0.000094293035,0.000028452549],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.8538021e-8,0.000034693017,0.010795398,0.000011646397,0.0000023649209,0.0000021902995,0.00013905458,0.0000029090909,0.0035728784,0.0024516843,0.0010485991,0.98193854],"study_design_scores_gemma":[0.0013745188,0.0012517726,0.02454753,0.0017025156,0.000036720117,0.00022351112,0.00022015623,0.5166829,0.33048275,0.020577544,0.099643834,0.0032561875],"about_ca_topic_score_codex":0.0000083632,"about_ca_topic_score_gemma":2.0911963e-7,"teacher_disagreement_score":0.9786824,"about_ca_system_score_codex":0.000025510859,"about_ca_system_score_gemma":0.00001041017,"threshold_uncertainty_score":0.40162286},"labels":[],"label_agreement":null},{"id":"W2101752872","doi":"10.1109/test.1993.470621","title":"A BIST scheme for an SNR test of a sigma-delta ADC","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":171,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Built-in self-test; Delta-sigma modulation; Computer science; Very-large-scale integration; Scheme (mathematics); Noise (video); Chip; Electronic engineering; Embedded system; Artificial intelligence; Engineering; CMOS; Mathematics; Telecommunications","score_opus":0.0724292665033,"score_gpt":0.26520309247806895,"score_spread":0.19277382597476894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101752872","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013362084,0.00015356297,0.9554775,0.0004658712,0.00007959626,0.00017901252,0.000007524027,0.00027917724,0.029995678],"genre_scores_gemma":[0.9523159,0.0000024875617,0.04634078,0.00025822816,0.000058888036,0.000008911912,0.0000013901318,0.0000063045472,0.0010070879],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99924874,0.000009117765,0.00017421706,0.00024349881,0.00011896416,0.0002054825],"domain_scores_gemma":[0.9992337,0.00018159355,0.000060405215,0.0003571695,0.00008894241,0.00007817135],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013970424,0.00007903132,0.00011606881,0.00005863188,0.00007615057,0.00005878456,0.0005369115,0.000030436291,0.00004479938],"category_scores_gemma":[0.00017829335,0.00006856791,0.00005148782,0.00027088716,0.000026728041,0.00031303093,0.00006194492,0.000042446412,0.000016834118],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.3986055e-7,0.0006668607,0.013535377,0.00008652547,0.000017427612,0.000008626261,0.00087116216,0.000023384717,0.04868166,0.06242116,0.009301766,0.8643858],"study_design_scores_gemma":[0.0003773938,0.00039135505,0.0007548607,0.000029715547,0.0000041937697,0.000016312779,0.000033981447,0.9882118,0.00533066,0.0012031802,0.0034515078,0.00019502474],"about_ca_topic_score_codex":0.000051495776,"about_ca_topic_score_gemma":0.000028149077,"teacher_disagreement_score":0.98818845,"about_ca_system_score_codex":0.000007862972,"about_ca_system_score_gemma":0.000015623975,"threshold_uncertainty_score":0.27961183},"labels":[],"label_agreement":null},{"id":"W2103044948","doi":"10.5555/367072.367991","title":"Testability trade-offs for BIST RTL data paths: the case for three dimensional design space","year":2001,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Design for testing; Built-in self-test; Overhead (engineering); Dissipation; Embedded system; Computer science; Reliability (semiconductor); Reliability engineering; Power (physics); Engineering","score_opus":0.15091094533076996,"score_gpt":0.3008703260573311,"score_spread":0.14995938072656115,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103044948","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036329306,0.00014085868,0.9892082,0.005634998,0.00016030713,0.00080913014,0.000049115057,0.00016752025,0.0001969268],"genre_scores_gemma":[0.87760335,0.0000018107194,0.12123858,0.0007229025,0.00019690933,0.00008158574,0.000021444723,0.000014804357,0.00011863002],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985452,0.000056778594,0.0002329708,0.0006190005,0.00015607965,0.000389925],"domain_scores_gemma":[0.9957196,0.0026630391,0.00007494948,0.0013726387,0.000072522926,0.000097266646],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015058788,0.0001528895,0.0001506413,0.000028336779,0.00055642746,0.0001810418,0.0013241598,0.000046457782,0.000009830059],"category_scores_gemma":[0.0006317119,0.00009720096,0.00007188329,0.00025290885,0.000074229785,0.0004490791,0.0002891207,0.00008761325,0.000004859202],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000060090465,0.00029075952,0.0034485962,0.000049014285,0.000036037054,0.00030032118,0.0002444488,0.000507071,0.0006868716,0.03409677,0.01761659,0.9427175],"study_design_scores_gemma":[0.00039637092,0.00013121068,0.0008593884,0.000011164648,0.00001782868,0.0008894357,0.000043351924,0.97638994,0.00014192308,0.01636659,0.0045556235,0.00019718891],"about_ca_topic_score_codex":0.00017779217,"about_ca_topic_score_gemma":0.0006784219,"teacher_disagreement_score":0.9758828,"about_ca_system_score_codex":0.000026156502,"about_ca_system_score_gemma":0.00014314652,"threshold_uncertainty_score":0.42796466},"labels":[],"label_agreement":null},{"id":"W2103145766","doi":"10.1109/iccd.1992.276264","title":"BIST generators for sequential faults","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Benchmark (surveying); Linear feedback shift register; Generator (circuit theory); Cellular automaton; Computer science; Shift register; Algorithm; Sequential logic; Automatic test pattern generation; Built-in self-test; Automaton; Electronic circuit; State (computer science); Mathematics; Theoretical computer science; Logic gate; Engineering; Embedded system; Power (physics)","score_opus":0.03633355360226769,"score_gpt":0.2623097807831732,"score_spread":0.2259762271809055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103145766","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0102957385,0.000041851497,0.9717797,0.00008348885,0.00032057206,0.00006712678,7.330438e-7,0.00014585885,0.017264916],"genre_scores_gemma":[0.93533397,9.3174276e-7,0.06356008,0.00044668998,0.00007049544,0.000008311807,9.622067e-7,0.0000044349886,0.00057409354],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994333,0.000017332835,0.00009580413,0.00019257367,0.000077447796,0.00018355159],"domain_scores_gemma":[0.9996705,0.000036168956,0.000022982866,0.00017228059,0.000043061078,0.000055002896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001488517,0.000059570713,0.000059129354,0.00003215833,0.00011746133,0.00006750391,0.00022820753,0.00002337397,0.000014962408],"category_scores_gemma":[0.000058867638,0.00005095227,0.00004354011,0.00014708877,0.000010173543,0.00014999798,0.000019637815,0.000027707973,0.000026499938],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.242352e-8,0.00003423265,0.0016307844,0.000010289163,0.000011031301,0.000008012892,0.00012236305,0.000059839313,0.0067177513,0.75398785,0.0035515586,0.23386623],"study_design_scores_gemma":[0.0027047214,0.0003707115,0.0009794829,0.000039778628,0.000027508899,0.00019651491,0.00011732334,0.2590198,0.46522072,0.07374155,0.19596267,0.0016192243],"about_ca_topic_score_codex":0.0000092113605,"about_ca_topic_score_gemma":0.0000073382735,"teacher_disagreement_score":0.9250383,"about_ca_system_score_codex":0.000011748315,"about_ca_system_score_gemma":0.00004843147,"threshold_uncertainty_score":0.20777732},"labels":[],"label_agreement":null},{"id":"W2103204070","doi":"10.1109/vtest.1992.232727","title":"Built-in self-test design for large embedded PLAs","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Prime (order theory); Combinational logic; Path (computing); Automatic test pattern generation; Fault coverage; Design for testing; Built-in self-test; Process (computing); Simple (philosophy); Test (biology); Property (philosophy); Computer engineering; Algorithm; Embedded system; Logic gate; Electronic circuit; Reliability engineering; Engineering; Mathematics; Programming language; Testability","score_opus":0.034605218318880165,"score_gpt":0.2641419817611233,"score_spread":0.22953676344224314,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103204070","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0029554602,0.000041205996,0.9841455,0.00007195353,0.00009311546,0.00014748708,8.570475e-7,0.00027225708,0.012272171],"genre_scores_gemma":[0.8589351,0.0000022375582,0.14024821,0.00029132568,0.000024193254,0.000026638787,5.494493e-7,0.000008026293,0.0004637205],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99901605,0.00003317299,0.00016679397,0.00028766962,0.00010273073,0.00039357285],"domain_scores_gemma":[0.99897385,0.00061439263,0.00003621641,0.00026965234,0.00003858078,0.000067287336],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005222408,0.00009897532,0.000117061696,0.000073140734,0.000094928946,0.00009041035,0.00040044938,0.000043834938,0.000026632566],"category_scores_gemma":[0.0004271957,0.00008969142,0.00004238277,0.00026743548,0.0000043502205,0.00023455119,0.000034465993,0.000062772546,0.00003444495],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.115556e-7,0.0010880884,0.034860868,0.00009168042,0.000028271037,0.00009105206,0.001993416,0.0007496249,0.006148585,0.9099779,0.0072106724,0.037759207],"study_design_scores_gemma":[0.0027782638,0.00029195292,0.0017743921,0.000060258404,0.000010942216,0.00007028317,0.00014846375,0.91702193,0.025079805,0.036560193,0.015443508,0.0007600289],"about_ca_topic_score_codex":0.0000061515616,"about_ca_topic_score_gemma":0.000023549082,"teacher_disagreement_score":0.9162723,"about_ca_system_score_codex":0.000025727752,"about_ca_system_score_gemma":0.00008665442,"threshold_uncertainty_score":0.365751},"labels":[],"label_agreement":null},{"id":"W2103390237","doi":"10.1109/fccm.2008.57","title":"Facilitating Processor-Based DPR Systems for non-DPR Experts","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Microprocessor; Automation; Control reconfiguration; Electronic design automation; Design flow; Field-programmable gate array; Computer science; Embedded system; Process (computing); Systems engineering; Engineering; Operating system","score_opus":0.053156424144703396,"score_gpt":0.2608085500630104,"score_spread":0.207652125918307,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103390237","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04559991,0.00014163254,0.9488059,0.00013368267,0.00020899593,0.00028629776,0.0000025992815,0.00033605713,0.004484889],"genre_scores_gemma":[0.98392177,0.0000014029781,0.014691819,0.00030531155,0.0000925209,0.000099553225,0.000003248011,0.000009246168,0.0008751528],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987667,0.000020961006,0.00025402126,0.00038045514,0.00022312201,0.00035473655],"domain_scores_gemma":[0.998938,0.00042531005,0.00007832921,0.00029670613,0.00016655945,0.000095096635],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022296286,0.00013454306,0.00017425681,0.000072290204,0.0003534769,0.000104800005,0.0005013595,0.000046158857,0.0000033694175],"category_scores_gemma":[0.00024783198,0.00011300237,0.00006979737,0.00025388776,0.000029601155,0.0003304206,0.000040681298,0.000049171333,0.000021033353],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009202417,0.0014909479,0.057571344,0.004302848,0.00021357658,0.00056407874,0.0606088,0.0480769,0.066410795,0.05597304,0.08956501,0.61521345],"study_design_scores_gemma":[0.00048960146,0.000113116614,0.00022220323,0.00008661786,0.0000021824242,0.000040086314,0.00038576318,0.99496204,0.0020434624,0.00013055078,0.0012470345,0.0002773739],"about_ca_topic_score_codex":0.00008715208,"about_ca_topic_score_gemma":0.0000033720532,"teacher_disagreement_score":0.9468851,"about_ca_system_score_codex":0.00002884301,"about_ca_system_score_gemma":0.00013549966,"threshold_uncertainty_score":0.46081027},"labels":[],"label_agreement":null},{"id":"W2103437138","doi":"10.1109/ismvl.2002.1011075","title":"Design and implementation of error detection and correction circuitry for multilevel memory protection","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Error detection and correction; Reliability (semiconductor); Soft error; Parity bit; Fault tolerance; Code (set theory); Algorithm; Arithmetic; Computer hardware; Parallel computing; Electronic engineering; Distributed computing; Set (abstract data type); Mathematics","score_opus":0.06619536715137363,"score_gpt":0.29458430025509086,"score_spread":0.22838893310371722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103437138","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.079669274,0.000024271405,0.9193865,0.00001492625,0.0002181222,0.0005388264,2.7583067e-7,0.000061853345,0.000085932916],"genre_scores_gemma":[0.9867239,0.0000027377725,0.013117592,0.000021185393,0.000013249851,0.00006856826,3.129006e-7,0.000004664726,0.00004776856],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993994,0.000060017865,0.00015339749,0.00020888943,0.00007035073,0.00010791418],"domain_scores_gemma":[0.999633,0.00008996976,0.00009286316,0.00007948107,0.00007393019,0.00003076473],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040603135,0.00006787791,0.000077520584,0.000085764616,0.0001420088,0.000037321443,0.000039607577,0.00003701074,0.0000027769138],"category_scores_gemma":[0.00007499837,0.0000663694,0.000015437085,0.00011312497,0.000015995283,0.00031841182,0.000010366315,0.00003997001,3.0945586e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.251439e-7,0.000010679978,0.0002673369,0.00003035118,0.0000055740043,1.1886597e-7,0.00041193797,0.00013406282,0.1103422,0.0003916749,0.0000074617315,0.888398],"study_design_scores_gemma":[0.00077295664,0.00031668044,0.008842161,0.000016955264,0.000012854212,0.00007385024,0.0006094732,0.54339087,0.44394875,0.0018360778,0.00003355746,0.00014584088],"about_ca_topic_score_codex":0.00010463438,"about_ca_topic_score_gemma":0.000029767103,"teacher_disagreement_score":0.90705466,"about_ca_system_score_codex":0.00002054128,"about_ca_system_score_gemma":0.000027040194,"threshold_uncertainty_score":0.27064657},"labels":[],"label_agreement":null},{"id":"W2103548463","doi":"10.1109/isitc.2007.11","title":"Hybrid Test Data Compression Technique for Low-Power Scan Test Data","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Research Nova Scotia","keywords":"Test compression; Computer science; Test data; Automatic test pattern generation; Test set; System on a chip; Data compression; Test (biology); Automatic test equipment; Cube (algebra); Volume (thermodynamics); Power consumption; Compression (physics); Key (lock); Power (physics); Set (abstract data type); Embedded system; Reliability engineering; Algorithm; Engineering; Artificial intelligence; Electronic circuit; Electrical engineering","score_opus":0.06663557830178385,"score_gpt":0.3167894339349767,"score_spread":0.25015385563319287,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103548463","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0004297717,0.000057749992,0.9888716,0.00033671924,0.00018019603,0.0004213849,0.00024327279,0.0004496378,0.009009687],"genre_scores_gemma":[0.8973368,0.0000039852835,0.10100382,0.0006299315,0.00018473345,0.000010115691,0.0004193069,0.000021273736,0.00039007657],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997867,0.000015002427,0.00036462847,0.0009644386,0.00027817633,0.00051076943],"domain_scores_gemma":[0.993985,0.0015296445,0.00012453829,0.0040830923,0.00010926832,0.00016847803],"candidate_categories":["open_science"],"consensus_categories":[],"category_scores_codex":[0.0016185427,0.00018509492,0.0001899526,0.00010890404,0.00026382736,0.00022432178,0.0062453896,0.000055175875,0.000025833426],"category_scores_gemma":[0.0013650139,0.00015524848,0.000027671886,0.00028248,0.000056590314,0.0012762856,0.003096986,0.00016668192,0.000035624333],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018801367,0.0014011401,0.045769565,0.0001736407,0.000030351835,0.0002203594,0.000101316065,0.000014642073,0.1919015,0.006397609,0.3021785,0.45180947],"study_design_scores_gemma":[0.0016173276,0.0006036086,0.014406628,0.00090586394,0.00004320219,0.00063503615,0.0000738756,0.68522364,0.1619203,0.004791989,0.12777135,0.0020072206],"about_ca_topic_score_codex":0.00007478122,"about_ca_topic_score_gemma":0.000056971963,"teacher_disagreement_score":0.896907,"about_ca_system_score_codex":0.000026556638,"about_ca_system_score_gemma":0.00010584634,"threshold_uncertainty_score":0.9991313},"labels":[],"label_agreement":null},{"id":"W2103811865","doi":"10.1109/ccece.2003.1226379","title":"BIST-diagnosis of interconnect fault locations in FPGA's","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Field-programmable gate array; Interconnection; Built-in self-test; Bridging (networking); Embedded system; Fault (geology); Computer science; Fault coverage; Engineering; Electrical engineering; Electronic circuit; Telecommunications","score_opus":0.023588801773413104,"score_gpt":0.25648602621586564,"score_spread":0.23289722444245253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103811865","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17967594,0.00015741639,0.8060483,0.0018227983,0.00010495991,0.00008361261,7.968845e-7,0.00012325919,0.011982948],"genre_scores_gemma":[0.99417126,0.000012392351,0.005529543,0.00022511625,0.000011443865,0.0000109424755,5.428527e-7,0.0000025063468,0.000036246955],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994418,0.000013552965,0.00017712874,0.00015887254,0.000083433566,0.00012523738],"domain_scores_gemma":[0.9995741,0.00009151684,0.000037072426,0.00022314125,0.000042379623,0.0000317934],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011648027,0.00005355703,0.000087698034,0.0001277262,0.0000255645,0.000025788302,0.00039326522,0.000023101433,0.000015117511],"category_scores_gemma":[0.00009648557,0.000048624643,0.00003130928,0.00046067924,0.000021909924,0.00021714288,0.0000683473,0.000056360685,0.000030878848],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.900038e-8,0.00029117556,0.039743092,0.000027433278,0.000009444029,0.000020530762,0.0017913989,0.003792855,0.00090254843,0.17184068,0.00014913525,0.7814316],"study_design_scores_gemma":[0.006125889,0.0010599934,0.2635882,0.0020842396,0.000035541714,0.00018882968,0.0022754816,0.123422705,0.36136943,0.23357321,0.003958463,0.0023180447],"about_ca_topic_score_codex":0.0008670736,"about_ca_topic_score_gemma":0.0006039892,"teacher_disagreement_score":0.8144953,"about_ca_system_score_codex":0.00003320788,"about_ca_system_score_gemma":0.000056760968,"threshold_uncertainty_score":0.19828553},"labels":[],"label_agreement":null},{"id":"W2104038618","doi":"10.1109/tcad.2008.915532","title":"Fast Design Space Exploration Using Local Regression Modeling With Application to ASIPs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Design space exploration; Speedup; Computer science; Parallel computing; Benchmark (surveying); Cache; CPU cache; Space (punctuation); Inference; Cache-oblivious algorithm; Set (abstract data type); Microarchitecture; Point (geometry); Algorithm; Computer engineering; Cache algorithms; Mathematics; Artificial intelligence; Embedded system; Programming language","score_opus":0.0869615773731119,"score_gpt":0.2521887357295356,"score_spread":0.1652271583564237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104038618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0054619294,0.00007916435,0.99291325,0.000048819144,0.00032157887,0.0008900359,0.000005082725,0.00025498847,0.000025180781],"genre_scores_gemma":[0.9512379,0.000020123247,0.04851875,0.00004885017,0.000055171604,0.00007032661,0.0000022540585,0.00003109344,0.000015514139],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997473,0.0003704066,0.00061558635,0.00070782134,0.0004821015,0.00035106522],"domain_scores_gemma":[0.9982936,0.00022134131,0.00024742525,0.000509242,0.0005089911,0.00021941232],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00052079314,0.00036073802,0.000480656,0.00047141215,0.0005146082,0.00016157729,0.00040567337,0.0001515337,7.2702466e-7],"category_scores_gemma":[0.0000055137416,0.00028593323,0.00006393674,0.0010435771,0.000071105605,0.000729092,0.000004136456,0.00028273015,0.000006769532],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009280073,0.00009279149,0.0000039044685,0.000031017422,0.000033369368,0.000017132,0.000915342,0.86574525,0.018665498,0.0003697783,0.000014800931,0.11410186],"study_design_scores_gemma":[0.0004307754,0.000691142,0.0000030329797,0.00074645085,0.00002272509,0.0003731866,0.00029804424,0.98210025,0.014930604,0.00007562249,0.0000043958426,0.00032375532],"about_ca_topic_score_codex":0.00032035718,"about_ca_topic_score_gemma":0.000004897641,"teacher_disagreement_score":0.945776,"about_ca_system_score_codex":0.0001558075,"about_ca_system_score_gemma":0.00024546683,"threshold_uncertainty_score":0.9999593},"labels":[],"label_agreement":null},{"id":"W2104162027","doi":"10.1109/iccad.1993.580118","title":"Cellular Automata Synthesis Based On Precomputed Test Vectors For Built-in Self-test","year":2005,"lang":"en","type":"article","venue":"Proceedings of 1993 International Conference on Computer Aided Design (ICCAD)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Automatic test pattern generation; Cellular automaton; Test vector; Computer science; Fault coverage; Set (abstract data type); Built-in self-test; Test set; Automaton; Test (biology); Algorithm; Generator (circuit theory); Parallel computing; Simple (philosophy); Code coverage; Theoretical computer science; Embedded system; Programming language; Software; Artificial intelligence; Engineering; Electronic circuit","score_opus":0.04833540597834448,"score_gpt":0.26533792532015926,"score_spread":0.21700251934181478,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104162027","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02130508,0.000012786094,0.96868026,0.003299181,0.00054558145,0.00094436423,0.000031414253,0.0007651101,0.0044162353],"genre_scores_gemma":[0.81710124,0.0000062573195,0.18189809,0.00045344883,0.00034071872,0.000116149786,0.000008094818,0.000032151638,0.00004384971],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967772,0.000030332843,0.0008294477,0.00102422,0.00078960735,0.00054920814],"domain_scores_gemma":[0.9954553,0.0026897388,0.0005204365,0.00030968903,0.0008514757,0.00017333876],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009280956,0.0004565363,0.00050425547,0.00079377065,0.00013006304,0.00045016906,0.0025473845,0.00015842922,0.00002745751],"category_scores_gemma":[0.0008107591,0.0004611533,0.00018852895,0.0005118045,0.00005493828,0.0007862289,0.00022084652,0.0003153702,0.00004130374],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013624053,0.009352154,0.02810252,0.000742009,0.00037941601,0.000056996385,0.0016888147,0.029844027,0.09851663,0.22663388,0.012590292,0.59195703],"study_design_scores_gemma":[0.0010292513,0.0007969879,0.0020149066,0.0006982588,0.000015489191,0.00000956523,0.000008467086,0.9418794,0.05100809,0.001821826,0.00027237082,0.00044541637],"about_ca_topic_score_codex":0.000018421362,"about_ca_topic_score_gemma":0.0000021480005,"teacher_disagreement_score":0.91203535,"about_ca_system_score_codex":0.0002511285,"about_ca_system_score_gemma":0.00021519976,"threshold_uncertainty_score":0.999784},"labels":[],"label_agreement":null},{"id":"W2104223856","doi":"","title":"Hybrid test vector compression in system-on-chip test — An overview and methodology","year":2009,"lang":"en","type":"article","venue":"Computers and Devices for Communication, 2009. CODEC 2009. 4th International Conference on","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Lossless compression; Test vector; Test compression; Computer hardware; Overhead (engineering); Embedded system; Automatic test pattern generation; Data compression; Benchmark (surveying); System on a chip; Computer engineering; Test set; Electronic circuit; Algorithm; Engineering; Operating system","score_opus":0.16855371529932348,"score_gpt":0.36804571665679864,"score_spread":0.19949200135747516,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104223856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19644879,0.015029696,0.74051034,0.024070466,0.0017906955,0.0027298392,0.0005735596,0.0011490128,0.017697612],"genre_scores_gemma":[0.97528094,0.0006890278,0.021924257,0.001852874,0.00008198321,0.000026987154,0.00009280682,0.000012031123,0.000039067523],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979835,0.00027787223,0.0005471049,0.000615649,0.00027503946,0.00030079696],"domain_scores_gemma":[0.9964849,0.0019297272,0.00032639818,0.0007820195,0.0003122832,0.00016472253],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00078836095,0.00029130073,0.00039649755,0.00029232146,0.00032310965,0.00043638574,0.0016051809,0.00008959363,0.000005101247],"category_scores_gemma":[0.00023470893,0.00027212722,0.000056743662,0.0001803214,0.000089571564,0.0005629123,0.0002306424,0.0002765197,0.0000066219836],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022534408,0.0007272631,0.010868093,0.00011907576,0.000031755913,0.000015675218,0.0009012886,0.0004144884,0.0007074155,0.60950303,0.0009501011,0.37573928],"study_design_scores_gemma":[0.0014421929,0.0011438902,0.09376605,0.0015910844,0.000015659385,0.00011142283,0.00014480451,0.882067,0.00019808607,0.01642917,0.0025499137,0.00054071925],"about_ca_topic_score_codex":0.00010369746,"about_ca_topic_score_gemma":0.000121065634,"teacher_disagreement_score":0.88165253,"about_ca_system_score_codex":0.00007076755,"about_ca_system_score_gemma":0.00007307779,"threshold_uncertainty_score":0.9999731},"labels":[],"label_agreement":null},{"id":"W2104231257","doi":"10.14288/1.0065086","title":"Testing for floating gates defects in CMOS circuits","year":2009,"lang":"en","type":"article","venue":"cIRcle (University of British Columbia)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Transistor; CMOS; Logic gate; Voltage; Electronic circuit; Electronic engineering; Fault (geology); Electrical engineering; Computer science; Engineering","score_opus":0.017869504006715258,"score_gpt":0.19074987869791277,"score_spread":0.17288037469119752,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104231257","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94941276,0.000109634384,0.047545042,0.00007500813,0.00007022136,0.00024042612,0.000009499171,0.00017496022,0.0023624587],"genre_scores_gemma":[0.9933468,0.000002937143,0.0064588194,0.000095068724,0.00003160231,3.2717853e-7,0.0000031807072,0.000006507093,0.000054721255],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9987917,0.000038846123,0.00015862206,0.00044916384,0.00017531101,0.00038635114],"domain_scores_gemma":[0.9990642,0.00026705192,0.00014464806,0.00024353419,0.00018587256,0.00009468413],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033890194,0.00004981057,0.00023684975,0.00007506685,0.00028036314,0.00018190236,0.00066932075,0.000073871684,0.0000029079738],"category_scores_gemma":[0.00035334862,0.0001850136,0.00008847871,0.0007303466,0.00005041774,0.0006268155,0.00008807727,0.000119452416,0.000004618155],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.04192026e-7,0.000056256344,0.04323507,0.00003739799,0.000003723783,0.00009438479,0.0002068512,0.00006121464,0.003491606,0.000022110718,0.0001185282,0.9526728],"study_design_scores_gemma":[0.0006960344,0.00014623064,0.98008645,0.00035435532,0.0000072951157,0.00006583232,0.0002139787,0.015291533,0.000008500427,0.002903583,0.000018168808,0.00020801538],"about_ca_topic_score_codex":0.012666263,"about_ca_topic_score_gemma":0.024438327,"teacher_disagreement_score":0.95246476,"about_ca_system_score_codex":0.000060331844,"about_ca_system_score_gemma":0.000093416325,"threshold_uncertainty_score":0.99390846},"labels":[],"label_agreement":null},{"id":"W2104359803","doi":"10.1109/vtest.1992.232761","title":"Recent advances in logic synthesis with testability","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Testability; Computer science; Design for testing; Logic optimization; Logic synthesis; Sequential logic; Class (philosophy); Boolean function; Process (computing); Factorization; Decomposition; Logic gate; Computer engineering; Theoretical computer science; Algorithm; Reliability engineering; Programming language; Artificial intelligence; Engineering","score_opus":0.023770254112417188,"score_gpt":0.2405193157870233,"score_spread":0.2167490616746061,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104359803","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033669665,0.002950555,0.668397,0.0008952551,0.000101012556,0.00018265337,3.630368e-7,0.0003260443,0.29347745],"genre_scores_gemma":[0.9852533,0.00020739858,0.014297735,0.00019074065,0.0000043908926,0.000010652539,5.494913e-8,0.0000023970524,0.000033354103],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99926025,0.0000674518,0.000112032154,0.00025790866,0.000110682704,0.00019166971],"domain_scores_gemma":[0.99936956,0.0002704412,0.000027888284,0.00025434673,0.000036339345,0.000041428837],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032223045,0.000069544425,0.00009314177,0.00003864495,0.000041023544,0.00003702239,0.0002329748,0.000016893067,0.00005286732],"category_scores_gemma":[0.00047596818,0.00004707256,0.00001174642,0.00045285595,0.000025482019,0.00036456255,0.000019815894,0.00005819688,0.00001510331],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.1854342e-7,0.00007557163,0.10807831,0.000007660061,9.942415e-7,0.000015242714,0.00005747211,0.00020205417,0.000049309238,0.054333474,0.000007379596,0.8371724],"study_design_scores_gemma":[0.0026564237,0.0012545786,0.31682986,0.00073751324,0.00003334189,0.0005704054,0.0017393214,0.056437768,0.05079102,0.3318906,0.23287433,0.004184842],"about_ca_topic_score_codex":0.0000068740387,"about_ca_topic_score_gemma":0.00011710758,"teacher_disagreement_score":0.9515836,"about_ca_system_score_codex":0.000030119198,"about_ca_system_score_gemma":0.000048049285,"threshold_uncertainty_score":0.19195633},"labels":[],"label_agreement":null},{"id":"W2104554794","doi":"10.1109/test.1996.557078","title":"An integration of memory-based analog signal generation into current DFT architectures","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Mixed-signal integrated circuit; Overhead (engineering); Encoding (memory); Electronic engineering; Computer hardware; Boundary scan; Analogue electronics; Analog signal; Analog multiplier; SIGNAL (programming language); Integrated circuit; Aperiodic graph; Bitstream; Built-in self-test; Embedded system; Electronic circuit; Digital signal processing; Engineering; Electrical engineering; Decoding methods; Algorithm","score_opus":0.04898350996980444,"score_gpt":0.27524755368557347,"score_spread":0.22626404371576903,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104554794","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12965547,0.00012658435,0.8691073,0.0001460462,0.000099974364,0.00006160311,5.721942e-7,0.00010100288,0.00070142496],"genre_scores_gemma":[0.9828274,0.0000014140857,0.016848924,0.000159639,0.00013211847,0.0000044955414,0.000009223174,0.0000039596457,0.000012829066],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99910647,0.00008240867,0.00021657645,0.00024938027,0.00021515337,0.00013003443],"domain_scores_gemma":[0.9994406,0.000041767413,0.00008361191,0.00027545748,0.00009334363,0.0000652282],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017138237,0.00009747439,0.000103951636,0.00015322036,0.00009131602,0.00007834819,0.000354339,0.000029057568,0.00008279371],"category_scores_gemma":[0.000031745036,0.000078354984,0.00004798543,0.0002768464,0.00002993514,0.00018195018,0.00001965926,0.00009510412,0.000009741329],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.648171e-8,0.00008815432,0.00038917415,0.000008019361,0.0000022685238,0.0000010708192,0.00060873805,0.009349492,0.105888754,0.002503041,0.00015784781,0.8810033],"study_design_scores_gemma":[0.00010941392,0.000117045514,0.0005477738,0.000014626882,0.0000031548377,0.0000018281874,0.000009891324,0.9284642,0.06974095,0.00087083515,0.000024255318,0.000096059455],"about_ca_topic_score_codex":0.00010636407,"about_ca_topic_score_gemma":0.00016981416,"teacher_disagreement_score":0.91911465,"about_ca_system_score_codex":0.000019384715,"about_ca_system_score_gemma":0.000024942106,"threshold_uncertainty_score":0.31952235},"labels":[],"label_agreement":null},{"id":"W2104920114","doi":"10.1109/ccece.2007.64","title":"Structured Logic Arrays for Future CMOS Technologies","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Application-specific integrated circuit; Computer science; Logic gate; CMOS; Programmable logic device; Logic synthesis; Logic family; Electronic engineering; Integrated circuit; Place and route; Transistor; Embedded system; Computer architecture; Computer engineering; Field-programmable gate array; Engineering; Electrical engineering; Voltage; Algorithm","score_opus":0.019357568611827265,"score_gpt":0.25411397291851656,"score_spread":0.2347564043066893,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104920114","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0030639342,0.00011185428,0.98871154,0.0012149217,0.00042115204,0.00013425083,8.656151e-7,0.0013312409,0.005010241],"genre_scores_gemma":[0.8552998,0.0000029822145,0.14393966,0.0003990581,0.000182473,0.000004993695,0.000001245514,0.0000046368395,0.0001651777],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99915445,0.000004228744,0.00013953997,0.00026757686,0.00010698312,0.00032722566],"domain_scores_gemma":[0.9994325,0.00009225921,0.000049025333,0.00033304142,0.00006145437,0.00003172537],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022802487,0.000100330246,0.00010284462,0.00008275265,0.00014012383,0.00007555715,0.0007168739,0.00010248628,0.0000050089197],"category_scores_gemma":[0.00008981283,0.000073577554,0.000053041444,0.00030871577,0.000028807764,0.00017270427,0.0000891662,0.00009753826,0.000008306729],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.4896477e-7,0.000008361171,0.00041085016,0.000008719244,0.000004945016,0.000007760251,0.00016351546,0.0000122253705,0.004110543,0.36734998,0.00055854704,0.6273644],"study_design_scores_gemma":[0.0013342532,0.0004826441,0.0082346285,0.00004379291,0.000019089986,0.00022027241,0.0074905837,0.028649386,0.14377363,0.76154894,0.046842873,0.0013599293],"about_ca_topic_score_codex":0.0000028418895,"about_ca_topic_score_gemma":0.000022152743,"teacher_disagreement_score":0.85223585,"about_ca_system_score_codex":0.00001731224,"about_ca_system_score_gemma":0.000019101928,"threshold_uncertainty_score":0.30004057},"labels":[],"label_agreement":null},{"id":"W2105017305","doi":"10.1109/vts.2010.5469619","title":"A novel hybrid method for SDD pattern grading and selection","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Automatic test pattern generation; Computer science; Fault coverage; Grading (engineering); Algorithm; Computer engineering; Real-time computing; Parallel computing; Engineering; Electronic circuit","score_opus":0.02356158844285348,"score_gpt":0.2797886557481933,"score_spread":0.2562270673053398,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105017305","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02197582,0.0000035496978,0.97680306,0.00030481612,0.00014662252,0.000070043294,6.979281e-7,0.00013487725,0.0005605184],"genre_scores_gemma":[0.7131627,2.2201915e-7,0.2863517,0.00028748479,0.00008567872,0.000006861924,3.506561e-7,0.0000037272625,0.000101239064],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994866,0.0000071481586,0.0000813451,0.00021775873,0.000056638866,0.00015050794],"domain_scores_gemma":[0.9996492,0.00015306094,0.000029915998,0.00007924987,0.000040065308,0.00004846198],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030080727,0.000058547987,0.000066391374,0.000047427126,0.0001274403,0.00012445488,0.00015113961,0.000018957604,0.0000038442176],"category_scores_gemma":[0.0000696879,0.000051242045,0.000023581644,0.00009244367,0.00000699591,0.00021239679,0.000041516196,0.00008695969,0.0000019733257],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.226882e-8,0.000010924643,0.0019703803,0.000007357145,0.0000035310168,4.485101e-7,0.00006418852,0.000003168601,0.21793672,0.009287142,0.00011708548,0.770599],"study_design_scores_gemma":[0.00022659969,0.00003811111,0.002868836,0.0000059428376,0.000004214833,0.00022640839,0.0000059392605,0.9698636,0.022046093,0.0036935739,0.00089586753,0.00012482864],"about_ca_topic_score_codex":0.00010962405,"about_ca_topic_score_gemma":0.00007180738,"teacher_disagreement_score":0.96986043,"about_ca_system_score_codex":0.00000446001,"about_ca_system_score_gemma":0.000014282513,"threshold_uncertainty_score":0.208959},"labels":[],"label_agreement":null},{"id":"W2105094812","doi":"10.1007/s10836-011-5271-2","title":"Tester Memory Requirements and Test Application Time Reduction for Delay Faults with Digital Captureless Test Sensors","year":2011,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Test compression; Reduction (mathematics); Overhead (engineering); Computer science; Embedded system; Compression (physics); Real-time computing; Volume (thermodynamics); Computer hardware; Automatic test pattern generation; Engineering; Electronic circuit; Electrical engineering","score_opus":0.022116438809302256,"score_gpt":0.22184872883180035,"score_spread":0.1997322900224981,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105094812","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.85346687,0.00024738576,0.1445057,0.00015291195,0.00006219394,0.0003496367,0.000003405725,0.00011858971,0.0010933086],"genre_scores_gemma":[0.9889488,0.0000014922409,0.010681635,0.000031277,0.00021600437,0.000007794161,0.0000014790651,0.000020782882,0.00009073157],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99856836,0.000017687553,0.0004426657,0.00028318007,0.000245062,0.00044306074],"domain_scores_gemma":[0.9978229,0.0007284198,0.0006892385,0.00019487776,0.00045194195,0.00011266979],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004938296,0.00017592231,0.00022107433,0.00013272786,0.00017988491,0.000121939265,0.00033817216,0.000055415087,9.120692e-7],"category_scores_gemma":[0.0010820605,0.00014144434,0.00004555976,0.0003489253,0.000049034054,0.0011196977,0.000043573644,0.00026630785,0.0000031185627],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029809476,0.0009973431,0.13404623,0.00017916808,0.00020726337,0.00011901763,0.0032823961,0.0011472736,0.1320338,0.0009176291,0.00025884915,0.72678125],"study_design_scores_gemma":[0.010790055,0.025639273,0.09169427,0.0027628657,0.0007139172,0.0604421,0.0011127382,0.7406498,0.040832043,0.020777391,0.00088250404,0.0037029965],"about_ca_topic_score_codex":0.000009802173,"about_ca_topic_score_gemma":0.0000020635512,"teacher_disagreement_score":0.73950255,"about_ca_system_score_codex":0.00011951078,"about_ca_system_score_gemma":0.00022167854,"threshold_uncertainty_score":0.5767933},"labels":[],"label_agreement":null},{"id":"W2105231677","doi":"10.1109/wcadm.1995.514652","title":"Testing C-elements is not elementary","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Fault (geology); Electronic circuit; Independence (probability theory); Element (criminal law); CMOS; Computer science; Logic gate; Electronic engineering; Engineering; Electrical engineering; Mathematics","score_opus":0.07761251936465391,"score_gpt":0.251625101984418,"score_spread":0.1740125826197641,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105231677","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10939023,0.0001726398,0.47059017,0.0062070764,0.00058185734,0.00030158364,0.0000051900015,0.0016185961,0.41113263],"genre_scores_gemma":[0.94300073,0.00000170087,0.04819355,0.0073028654,0.00007888997,0.000003809733,5.4029505e-7,0.000005661239,0.001412276],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989648,0.000015025772,0.00021088199,0.00028351988,0.00022608375,0.0002996919],"domain_scores_gemma":[0.9994482,0.00008119761,0.000054098884,0.00029967533,0.000042459636,0.000074407086],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014285817,0.00009301979,0.00007874738,0.000053954216,0.00015721784,0.00011349868,0.0005439749,0.000017831913,0.0006320994],"category_scores_gemma":[0.00005404071,0.00008509943,0.000030898755,0.00034669042,0.000010787665,0.0003582877,0.00016948249,0.00007083984,0.0005115178],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.2372185e-8,0.00004137721,0.03566311,0.000005180257,0.000008507313,0.000018635656,0.00022679934,0.0000033092947,0.0028331436,0.0019415847,0.011408064,0.9478503],"study_design_scores_gemma":[0.0008166054,0.0001952099,0.020253388,0.00006354344,0.000012539843,0.00007487833,0.000081085316,0.94320774,0.012229735,0.0023177688,0.02002551,0.0007220196],"about_ca_topic_score_codex":0.0000563734,"about_ca_topic_score_gemma":0.0000026333112,"teacher_disagreement_score":0.94712824,"about_ca_system_score_codex":0.000020460226,"about_ca_system_score_gemma":0.0000066000557,"threshold_uncertainty_score":0.6921045},"labels":[],"label_agreement":null},{"id":"W2105443217","doi":"10.1109/pacrim.2009.5291390","title":"The autocorrelation transform and its application to the classification of Boolean functions","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Lethbridge","funders":"","keywords":"Boolean function; Autocorrelation; Boolean expression; Computer science; Boolean data type; Product term; Mathematics; Theoretical computer science; Artificial intelligence; Algorithm; Two-element Boolean algebra; Algebra over a field; Statistics; Pure mathematics","score_opus":0.01977739259600303,"score_gpt":0.24302658715833642,"score_spread":0.2232491945623334,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105443217","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0048014466,0.000051418527,0.97045916,0.016738903,0.000035103847,0.00030490066,4.1595186e-7,0.000055204306,0.0075534256],"genre_scores_gemma":[0.9991746,0.0000058849123,0.00020865671,0.00021235345,0.00002565022,0.000021424908,0.0000012906979,0.0000012546338,0.00034890577],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995645,0.000014977664,0.00012724653,0.000116564384,0.000099626945,0.000077033124],"domain_scores_gemma":[0.9996072,0.00007132688,0.000042318217,0.0001967721,0.000056527275,0.00002583459],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025267922,0.00003941152,0.00003363189,0.000023647857,0.00029490513,0.000049462662,0.00021694589,0.000017775013,7.312755e-7],"category_scores_gemma":[0.000026680162,0.000021877837,0.000016158376,0.00026950974,0.000009050801,0.0001623219,0.000008944803,0.0000462726,0.000015591708],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3093997e-7,0.000006768389,0.00006241757,7.1377013e-7,0.0000010581277,1.038591e-8,0.0002234773,0.00016171446,0.0037767545,0.15088047,0.00013759996,0.84474885],"study_design_scores_gemma":[0.00007560751,0.00007506971,0.16407034,0.000006623212,0.000005933471,0.000004124227,0.00012494654,0.81896067,0.00076554646,0.0062355907,0.009609618,0.0000659218],"about_ca_topic_score_codex":0.0000061575056,"about_ca_topic_score_gemma":0.000027511805,"teacher_disagreement_score":0.99437314,"about_ca_system_score_codex":0.000009859475,"about_ca_system_score_gemma":0.000014515733,"threshold_uncertainty_score":0.22682016},"labels":[],"label_agreement":null},{"id":"W2105725326","doi":"10.1109/test.2002.1041746","title":"Integrated test data decompression and core wrapper design for low-cost system-on-a-chip testing","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Overhead (engineering); System on a chip; Embedded system; Test compression; Automatic test equipment; Scalability; Integration testing; Chip; Test data; Scan chain; System testing; Computer hardware; Automatic test pattern generation; Volume (thermodynamics); Design for testing; Integrated circuit; Engineering; Reliability engineering; Software; Database","score_opus":0.17114380583577177,"score_gpt":0.30116563933534174,"score_spread":0.13002183349956997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105725326","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0054531046,0.0000629471,0.9890128,0.000037946887,0.00016962578,0.000483173,0.000015728307,0.0003811415,0.004383576],"genre_scores_gemma":[0.8426659,0.0000013002376,0.15691565,0.00020539199,0.000041229665,0.000025580963,0.000016041293,0.0000161496,0.00011274387],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99846184,0.00007258278,0.0002781217,0.00066692434,0.00016022638,0.0003602765],"domain_scores_gemma":[0.9961733,0.0026138308,0.00010419723,0.0008272019,0.00014000782,0.0001414335],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00082031824,0.00019699038,0.00020279143,0.00008892404,0.0003501171,0.00027209846,0.0008795415,0.00006521384,0.0000034873703],"category_scores_gemma":[0.0026061595,0.00014640941,0.000021228014,0.000404675,0.000032443804,0.00040259477,0.00016830945,0.00013288477,0.000017008491],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004710409,0.00051902456,0.08451299,0.0005908478,0.000054638804,0.00010216492,0.0003968812,0.0021745397,0.03201764,0.06546168,0.017406551,0.79675835],"study_design_scores_gemma":[0.00051937945,0.00012249523,0.00075236394,0.00059409084,0.000009808218,0.00010402078,0.000104346735,0.994071,0.0023100572,0.00046108424,0.000673089,0.00027827776],"about_ca_topic_score_codex":0.000025306672,"about_ca_topic_score_gemma":0.0000042514903,"teacher_disagreement_score":0.99189645,"about_ca_system_score_codex":0.00003019459,"about_ca_system_score_gemma":0.00010998144,"threshold_uncertainty_score":0.59704024},"labels":[],"label_agreement":null},{"id":"W2105742199","doi":"10.1109/vtest.1996.510880","title":"Design and performance of CMOS TSPC cells for high speed pseudo random testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"CMOS; Scheme (mathematics); Block (permutation group theory); Computer science; Electronic circuit; Electronic engineering; Logic gate; Built-in self-test; Automatic test pattern generation; Parallel computing; Computer engineering; Algorithm; Embedded system; Engineering; Mathematics; Electrical engineering","score_opus":0.05238155375249165,"score_gpt":0.21785645308509238,"score_spread":0.16547489933260073,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105742199","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26573643,0.000048325448,0.73247045,0.00006231332,0.000069353926,0.0002144872,5.1990713e-7,0.00009179517,0.0013063168],"genre_scores_gemma":[0.8429626,0.00000789474,0.15659556,0.00007398106,0.000034844426,0.000003801393,1.441011e-7,0.0000055333653,0.000315591],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99918956,0.000025731311,0.00021443049,0.00023132244,0.000114811584,0.0002241388],"domain_scores_gemma":[0.9988139,0.00076009653,0.00009204928,0.00018793037,0.000091730406,0.00005426133],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035478245,0.00009827438,0.00017082474,0.000053823205,0.00012023884,0.00005916417,0.00029044301,0.00003067802,0.000014308846],"category_scores_gemma":[0.00010973053,0.000082186874,0.000023906725,0.00022839294,0.000026285217,0.00026347925,0.00005648518,0.000049467006,0.00000880549],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000061689557,0.00013814309,0.0060570315,0.0003095212,0.00003176933,0.000009149396,0.0009792618,0.007020323,0.19595532,0.0028013687,0.0012111712,0.78548074],"study_design_scores_gemma":[0.0009963351,0.00021990198,0.00038618172,0.00003805026,0.000006185411,0.00001477308,0.00000565411,0.9471772,0.050718144,0.0003038596,0.000014793366,0.00011896568],"about_ca_topic_score_codex":0.000012523903,"about_ca_topic_score_gemma":2.6587037e-7,"teacher_disagreement_score":0.9401568,"about_ca_system_score_codex":0.0000076106217,"about_ca_system_score_gemma":0.00001214422,"threshold_uncertainty_score":0.33514833},"labels":[],"label_agreement":null},{"id":"W2106453679","doi":"10.1109/test.2008.4700578","title":"Engineering Test Coverage on Complex Sockets","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Test (biology); Computer science; Automatic test pattern generation; Test vector; Embedded system; Chip; System on a chip; Extension (predicate logic); Automatic test equipment; Reliability engineering; Computer engineering; Engineering; Electrical engineering; Electronic circuit; Test set; Telecommunications; Artificial intelligence","score_opus":0.04089128894861225,"score_gpt":0.21651833353903985,"score_spread":0.1756270445904276,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106453679","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.097064644,0.000012840856,0.8463033,0.0003971587,0.00014717806,0.000060611503,0.0000011373711,0.0007354409,0.05527773],"genre_scores_gemma":[0.9958433,0.000003221539,0.0028681091,0.0007114147,0.000061772735,0.0000015489825,9.347893e-7,0.0000052007645,0.0005044964],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993731,0.0000055590604,0.000095288335,0.00019003074,0.00014242901,0.00019363892],"domain_scores_gemma":[0.9994559,0.00020717732,0.000019188034,0.0002340886,0.000020132753,0.000063455096],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005486129,0.00008104175,0.000081204555,0.000048683178,0.00009803653,0.000039297032,0.0003402552,0.000020120568,0.000038123246],"category_scores_gemma":[0.000097344,0.00007313,0.000032869528,0.00017313358,0.00000996991,0.0001482962,0.00006049386,0.00007799924,0.00027878018],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.2807036e-7,0.0010290318,0.10239989,0.00008741889,0.00006456858,0.002046319,0.0043805954,0.018340575,0.09950866,0.24372931,0.051702455,0.47671065],"study_design_scores_gemma":[0.0005480438,0.00019562413,0.19147332,0.00004503608,0.0000022892793,0.0004146737,0.000005623926,0.78811085,0.004945144,0.00081018155,0.012865972,0.0005832237],"about_ca_topic_score_codex":0.000009686852,"about_ca_topic_score_gemma":7.2988354e-7,"teacher_disagreement_score":0.8987787,"about_ca_system_score_codex":0.000018327612,"about_ca_system_score_gemma":0.000019272216,"threshold_uncertainty_score":0.35832483},"labels":[],"label_agreement":null},{"id":"W2106458258","doi":"10.1109/ccece.1999.807238","title":"Dynamic combined pattern-parallel and fault-parallel fault simulation on computational RAM","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Parallel computing; Computer science; Massively parallel; Fault (geology); Stuck-at fault; Converse; Logic simulation; Combinational logic; Computation; Parallel algorithm; Algorithm; Logic gate; Fault detection and isolation; Mathematics","score_opus":0.01877533120158161,"score_gpt":0.2652027148609951,"score_spread":0.2464273836594135,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106458258","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07155613,0.000025891519,0.92327386,0.00046179356,0.00011508089,0.00015384571,0.0000014709153,0.00021569287,0.00419625],"genre_scores_gemma":[0.9776689,0.0000025256354,0.020796109,0.0011349492,0.000010946957,0.000006195141,0.000014614159,0.00001009239,0.00035568347],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986696,0.000082302715,0.00025732777,0.0004270076,0.00029658055,0.00026717843],"domain_scores_gemma":[0.99912417,0.00035014757,0.0000876294,0.00024224733,0.000088503635,0.00010727801],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018623054,0.00017521414,0.0001669237,0.000103829116,0.0002048588,0.000183735,0.0002612343,0.000062440995,0.00002868734],"category_scores_gemma":[0.00008395307,0.0001601539,0.000045910034,0.00020696511,0.000034361816,0.00030637629,0.00005331509,0.00013169646,0.00008033433],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.775606e-7,0.000088726825,0.003335746,0.000009794821,0.000012799729,0.000010735237,0.0001618536,0.9131438,0.000029991199,0.033465315,0.000110086716,0.04963038],"study_design_scores_gemma":[0.0008869575,0.00011304837,0.015889578,0.00001772553,0.000003380816,0.000012750025,0.000016861444,0.9704501,0.0000044210283,0.012234863,0.0001629931,0.00020730769],"about_ca_topic_score_codex":0.000019837194,"about_ca_topic_score_gemma":0.000011155599,"teacher_disagreement_score":0.90611273,"about_ca_system_score_codex":0.00003709589,"about_ca_system_score_gemma":0.000037408805,"threshold_uncertainty_score":0.6530886},"labels":[],"label_agreement":null},{"id":"W2106883354","doi":"10.1145/1403375.1403689","title":"Automated trace signals identification and state restoration for improving observability in post-silicon validation","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; TRACE (psycholinguistics); Computer science; Identification (biology); Chip; State (computer science); Set (abstract data type); Embedded system; Software bug; System on a chip; Software; Real-time computing; Computer hardware; Algorithm; Operating system; Mathematics","score_opus":0.046608603013419174,"score_gpt":0.2749030463532001,"score_spread":0.22829444333978094,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106883354","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.66892743,0.000023717585,0.33024463,0.00023591271,0.00003908567,0.00023613566,0.000001840108,0.00027297766,0.000018293933],"genre_scores_gemma":[0.99624586,0.000002866827,0.0035709294,0.000050641276,0.000011874504,0.000027007867,0.000014244128,0.000004506114,0.00007205376],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990204,0.000071896815,0.00031551364,0.00032482695,0.00011761735,0.00014976712],"domain_scores_gemma":[0.99929017,0.00016871003,0.0001226218,0.00020281387,0.00017773225,0.000037978552],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007025217,0.000076624674,0.000093784525,0.00008738299,0.00015420881,0.0001188978,0.00015077944,0.00003705821,0.0000011548458],"category_scores_gemma":[0.00031645966,0.00007672483,0.000019813238,0.0002522818,0.000022008155,0.0011786206,0.000027810705,0.000046103407,0.0000026755627],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021602439,0.00008982732,0.027569622,0.00008182383,0.000003917938,0.0000034454868,0.002596814,0.0015648997,0.7775598,0.0009368844,0.000050156334,0.18954061],"study_design_scores_gemma":[0.00020598098,0.000045723107,0.28917575,0.0000063951748,0.0000018262581,0.000006734869,0.000030103465,0.67667013,0.032906547,0.0008507663,0.000004797563,0.0000952313],"about_ca_topic_score_codex":0.00026637668,"about_ca_topic_score_gemma":0.000093821654,"teacher_disagreement_score":0.7446533,"about_ca_system_score_codex":0.000049767208,"about_ca_system_score_gemma":0.000072127696,"threshold_uncertainty_score":0.31287476},"labels":[],"label_agreement":null},{"id":"W2106887277","doi":"10.1109/glsv.1995.516048","title":"A protocol extraction strategy for control point insertion in design for test of transition signaling circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Electronic circuit; Overhead (engineering); Computer science; Identification (biology); Point (geometry); Protocol (science); Reduction (mathematics); Signaling protocol; Hazard; Matching (statistics); Embedded system; Computer hardware; Engineering; Mathematics; Electrical engineering","score_opus":0.09794109009595961,"score_gpt":0.30131363868006567,"score_spread":0.20337254858410606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106887277","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009924576,0.000003973985,0.96262807,0.00016909538,0.000019669864,0.035931442,0.000003087806,0.000075607495,0.00017658752],"genre_scores_gemma":[0.9575381,1.7933633e-7,0.0069538085,0.0000881261,0.000039856983,0.035354476,0.0000013535595,0.000007644392,0.000016405047],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99900144,0.000047354988,0.0003778919,0.00024774126,0.000112343536,0.00021322454],"domain_scores_gemma":[0.99893045,0.0006289559,0.00014098817,0.00011763116,0.00014558004,0.000036419868],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056227273,0.00009961029,0.00015781354,0.00012803198,0.000070233,0.000056042092,0.00015026299,0.00006226979,0.000011452551],"category_scores_gemma":[0.00015690102,0.000094557494,0.00006900878,0.00021837029,0.00001093803,0.0005909302,0.000003032674,0.000057212506,0.0000014896929],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000625758,0.00057658966,0.00020318771,0.00027287705,0.0000105050585,0.0000028739853,0.00064705,0.047416825,0.5193187,0.0026053065,0.00007923851,0.4288606],"study_design_scores_gemma":[0.002346686,0.0007135441,0.0003517646,0.000083363026,0.0000060632224,0.000008448573,0.000041186067,0.95372087,0.038876936,0.0037138509,0.000014206681,0.00012306754],"about_ca_topic_score_codex":0.000020302403,"about_ca_topic_score_gemma":0.000010095416,"teacher_disagreement_score":0.9565457,"about_ca_system_score_codex":0.000040869432,"about_ca_system_score_gemma":0.00003281748,"threshold_uncertainty_score":0.38559425},"labels":[],"label_agreement":null},{"id":"W2106910772","doi":"10.1109/ats.2004.47","title":"Functional Scan Chain Design at RTL for Skewed-Load Delay Fault Testing","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Scan chain; Fault coverage; Computer science; Register-transfer level; Construct (python library); Fault (geology); Automatic test pattern generation; Logic gate; Fault model; Transfer (computing); Reliability engineering; Logic synthesis; Delay calculation; Real-time computing; Embedded system; Algorithm; Parallel computing; Propagation delay; Electronic circuit; Engineering; Integrated circuit; Electrical engineering; Computer network","score_opus":0.07493987238123864,"score_gpt":0.25041827601195915,"score_spread":0.1754784036307205,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106910772","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0038818673,0.000086925545,0.984013,0.00089316134,0.000166661,0.00020016613,0.0000015483508,0.00043008375,0.010326556],"genre_scores_gemma":[0.72975314,8.2850175e-7,0.26251277,0.0012612258,0.00050477084,0.00004366086,0.0000030824704,0.000014484444,0.0059060208],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985341,0.000037052745,0.00024584463,0.00043873413,0.00030486213,0.0004394403],"domain_scores_gemma":[0.99851745,0.0007603386,0.00008517057,0.00027490058,0.0002326591,0.00012947447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006787397,0.00015409596,0.00013281712,0.00006754792,0.00044749124,0.0001282464,0.0004343196,0.00005648612,0.00005295291],"category_scores_gemma":[0.0004902423,0.0001374015,0.00007068364,0.00032910556,0.000027000548,0.000373867,0.00013430412,0.0000859578,0.00015980005],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001422928,0.00007135304,0.0017098251,0.000014517992,0.000020281212,0.000008196216,0.00025011963,0.02288977,0.0116321705,0.0129284235,0.016685707,0.93378824],"study_design_scores_gemma":[0.00052148086,0.00011263691,0.0014553198,0.000027246264,0.0000074315367,0.00012086681,0.000012253375,0.98402727,0.0043737474,0.001610409,0.007419043,0.00031231059],"about_ca_topic_score_codex":0.00004104001,"about_ca_topic_score_gemma":0.00005692269,"teacher_disagreement_score":0.9611375,"about_ca_system_score_codex":0.00021831729,"about_ca_system_score_gemma":0.00019184752,"threshold_uncertainty_score":0.5603071},"labels":[],"label_agreement":null},{"id":"W2107538641","doi":"10.1109/ccece.2007.421","title":"A Flow for Self-Reconfigurable Embedded Architectures and Co-Design Environments","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"CMC Microsystems","keywords":"Control reconfiguration; Field-programmable gate array; Computer science; Design flow; Virtex; Embedded system; Computer architecture; Reconfigurable computing; Built-in self-test; Electronic circuit; Engineering; Electrical engineering","score_opus":0.021197988263843302,"score_gpt":0.24966563109713175,"score_spread":0.22846764283328844,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107538641","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003382587,0.00009392704,0.9903677,0.000072038776,0.000038798928,0.00021256598,6.967607e-7,0.00015145463,0.005680212],"genre_scores_gemma":[0.56819355,0.0000067258525,0.43034232,0.00060913037,0.00006340203,0.000012807007,0.0000015164588,0.000010184016,0.0007603432],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991381,0.000020310716,0.00014107549,0.00028042786,0.00011018453,0.00030986354],"domain_scores_gemma":[0.9993198,0.00035208397,0.000038180264,0.000181851,0.0000073695787,0.00010070175],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005236155,0.00010189061,0.00010378984,0.00006370159,0.00014466683,0.0000854893,0.00024485393,0.000038252616,0.000014664169],"category_scores_gemma":[0.000026934014,0.00008629103,0.000030755295,0.00006869588,0.000019938461,0.00008725189,0.000021447748,0.000058149137,0.000015237595],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000017630902,0.00008638787,0.00051573757,0.000025809106,0.0000423666,0.000016003625,0.0015411075,0.0017806978,0.020881092,0.003785678,0.001139031,0.9701843],"study_design_scores_gemma":[0.001087303,0.00031110353,0.0028371648,0.000022724013,0.000015651784,0.000099205325,0.00006428517,0.8905673,0.08094266,0.014732885,0.008835279,0.0004844363],"about_ca_topic_score_codex":0.000005569322,"about_ca_topic_score_gemma":0.0000018996018,"teacher_disagreement_score":0.96969986,"about_ca_system_score_codex":0.000014852993,"about_ca_system_score_gemma":0.000016905004,"threshold_uncertainty_score":0.3518846},"labels":[],"label_agreement":null},{"id":"W2107554922","doi":"10.1109/mdt.2009.17","title":"Test Access Mechanism in the Quad-Core AMD Opteron Microprocessor","year":2009,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Multi-core processor; Computer science; Microprocessor; Embedded system; Computer architecture; Operating system; Core (optical fiber); Mechanism (biology); Telecommunications","score_opus":0.06320719244794462,"score_gpt":0.2865287305203363,"score_spread":0.22332153807239166,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107554922","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03309033,0.000100089084,0.9646185,0.00108197,0.0003048817,0.00033988428,0.000002287931,0.0001702013,0.00029187198],"genre_scores_gemma":[0.9779492,0.000011583822,0.01971272,0.002172697,0.0001223815,0.000010464626,0.0000013558455,0.000011630139,0.000007989311],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979782,0.00010107154,0.00048667722,0.0005116096,0.00043318133,0.0004892276],"domain_scores_gemma":[0.99736875,0.0014940939,0.0002698528,0.000669397,0.00011438385,0.00008351166],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00077778724,0.0002740239,0.00033421582,0.00022643521,0.00013649456,0.00033849222,0.0034892377,0.000085299725,0.0000016540085],"category_scores_gemma":[0.00014445093,0.00021827921,0.00009372472,0.00087240577,0.000058981626,0.0006703642,0.00009006341,0.00026519576,0.000014898381],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000073577876,0.0027152123,0.0118825175,0.00024015135,0.00004588097,0.00080675684,0.007567871,0.017570872,0.2942318,0.024512788,0.0067493576,0.63366944],"study_design_scores_gemma":[0.0028097027,0.0035450363,0.065064386,0.0012674241,0.000054996206,0.0005591013,0.00015389334,0.6719142,0.13818488,0.11433046,0.0002388467,0.001877078],"about_ca_topic_score_codex":0.000050078605,"about_ca_topic_score_gemma":0.0000051276907,"teacher_disagreement_score":0.94490576,"about_ca_system_score_codex":0.00004698203,"about_ca_system_score_gemma":0.00011683164,"threshold_uncertainty_score":0.8901168},"labels":[],"label_agreement":null},{"id":"W2107601424","doi":"10.1109/glsv.1996.497636","title":"An efficient multiple scan chain testing scheme","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Winnipeg; University of Manitoba","funders":"","keywords":"Scan chain; Computer science; Scheme (mathematics); Fault (geology); Generator (circuit theory); Shift register; Chain (unit); Fault coverage; Selection (genetic algorithm); Computer hardware; Algorithm; Embedded system; Engineering; Artificial intelligence; Mathematics; Electronic circuit; Integrated circuit; Electrical engineering; Chip; Power (physics); Telecommunications","score_opus":0.05359246439111476,"score_gpt":0.23229671374126498,"score_spread":0.17870424935015022,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107601424","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28590226,0.00007746412,0.67736155,0.00026356307,0.00014915118,0.00010328019,5.5305566e-7,0.00101808,0.035124093],"genre_scores_gemma":[0.9388184,3.1511252e-7,0.06055427,0.000300346,0.00008690509,0.0000037882103,4.305697e-7,0.0000072615403,0.00022827493],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988808,0.000032212352,0.00016450655,0.00036889684,0.00020299928,0.00035060424],"domain_scores_gemma":[0.99911624,0.00016178796,0.000048693633,0.00045464604,0.00006863256,0.00015002053],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024124686,0.00010931243,0.000097036886,0.00007691331,0.00022363041,0.00017314819,0.0006494087,0.000030985535,0.000047341702],"category_scores_gemma":[0.00029034913,0.00009749606,0.000030184861,0.0005327056,0.000024587294,0.00021193239,0.00009454783,0.00009720819,0.00016165557],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.697873e-8,0.00037008134,0.06821096,0.0000145592285,0.000007180009,0.000052842614,0.0010658709,0.008249077,0.032724373,0.014236685,0.0003951367,0.8746732],"study_design_scores_gemma":[0.00014793307,0.00004661259,0.0034437971,0.000015194982,7.9344255e-7,0.000021611168,0.000025439309,0.99510217,0.0008671734,0.000058944384,0.00011827719,0.00015207886],"about_ca_topic_score_codex":0.00008884292,"about_ca_topic_score_gemma":0.0000105900535,"teacher_disagreement_score":0.98685306,"about_ca_system_score_codex":0.000025576976,"about_ca_system_score_gemma":0.000012687353,"threshold_uncertainty_score":0.39757738},"labels":[],"label_agreement":null},{"id":"W2107662612","doi":"10.1109/fpl.2011.103","title":"Speculative Debug Insertion for FPGAs","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Field-programmable gate array; Computer science; Background debug mode interface; Embedded system; Process (computing); Design flow; Computer hardware; Operating system","score_opus":0.11700559946621308,"score_gpt":0.24008854914976044,"score_spread":0.12308294968354735,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107662612","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013975669,0.000008363804,0.919641,0.00007002883,0.00008169582,0.00007338693,1.8088521e-7,0.00015265754,0.065997],"genre_scores_gemma":[0.9534595,3.9794443e-7,0.045810655,0.0002684954,0.000031428466,0.0000075322005,4.999947e-7,0.0000027355704,0.000418765],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99958915,0.0000089214245,0.00007818339,0.00014790002,0.00005253988,0.0001232955],"domain_scores_gemma":[0.9997147,0.00003393173,0.000026217738,0.00013884014,0.000051667503,0.000034684082],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009153399,0.000046009856,0.000048484595,0.000030518393,0.000061856335,0.000023956974,0.00021728045,0.000017515285,0.000022165656],"category_scores_gemma":[0.00004045354,0.00003792233,0.00003279827,0.00010292862,0.000008973984,0.00024448114,0.000035214576,0.000022962675,0.00003898326],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.1918185e-7,0.000047161473,0.0044601574,0.000007629934,0.00000944876,0.000004078699,0.0016588564,0.0000061822866,0.0020464496,0.74168813,0.0004968386,0.24957475],"study_design_scores_gemma":[0.00097436964,0.0003950136,0.122434765,0.000058562302,0.000015945094,0.000038467544,0.00016692515,0.3375622,0.08050485,0.45440933,0.0027513227,0.0006882412],"about_ca_topic_score_codex":0.000046292764,"about_ca_topic_score_gemma":0.000010745823,"teacher_disagreement_score":0.9394838,"about_ca_system_score_codex":0.000009636795,"about_ca_system_score_gemma":0.000014544167,"threshold_uncertainty_score":0.15464279},"labels":[],"label_agreement":null},{"id":"W2107667124","doi":"10.1109/imtc.1999.776127","title":"Test set embedding based on width compression for mixed-mode BIST","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Built-in self-test; Benchmark (surveying); Test compression; Automatic test pattern generation; Computer science; Test set; Embedding; Set (abstract data type); Algorithm; Generator (circuit theory); Electronic circuit; Scheme (mathematics); Design for testing; Embedded system; Mathematics; Engineering; Power (physics); Artificial intelligence; Reliability engineering","score_opus":0.029627280187249617,"score_gpt":0.30189551511572926,"score_spread":0.2722682349284796,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107667124","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0020602,0.000014075976,0.9766865,0.0002488472,0.00023263422,0.00014148079,0.000006141098,0.00025408345,0.020356081],"genre_scores_gemma":[0.9420601,4.6898768e-7,0.056565713,0.000934199,0.0000384346,0.0000145469,0.0000059615118,0.000010101414,0.0003704456],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99896514,0.00003944944,0.00016457855,0.00035188685,0.00018250056,0.00029644754],"domain_scores_gemma":[0.9986635,0.00075905607,0.00006092355,0.0003641745,0.00005665898,0.000095731426],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025541845,0.00012885025,0.00012881665,0.000082344035,0.0002515574,0.00015613885,0.00038294386,0.00004256716,0.000016164759],"category_scores_gemma":[0.0003370333,0.00010502772,0.00006530166,0.00022206914,0.000017068218,0.00018716349,0.000031419084,0.000079327794,0.000027062875],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002651844,0.00097348774,0.028497221,0.0002197421,0.000023993145,0.0000522658,0.0005044662,0.039349265,0.031579986,0.17995799,0.06614303,0.6526959],"study_design_scores_gemma":[0.00041574024,0.000117885,0.00028846695,0.00007810795,0.000002866769,0.0000049453115,0.000012733674,0.9812849,0.010363282,0.0018146269,0.00543305,0.00018335418],"about_ca_topic_score_codex":0.000014306701,"about_ca_topic_score_gemma":0.0000073353244,"teacher_disagreement_score":0.94193566,"about_ca_system_score_codex":0.000027656733,"about_ca_system_score_gemma":0.000055561148,"threshold_uncertainty_score":0.42829064},"labels":[],"label_agreement":null},{"id":"W2107720829","doi":"10.1109/test.2005.1584021","title":"On concurrent test of wrapped cores and unwrapped logic blocks in SOCs","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Logic gate; Logic synthesis; Programmable logic device; Embedded system; Computer architecture; Sequential logic; System on a chip; Core (optical fiber); Parallel computing; Algorithm","score_opus":0.016713563393990615,"score_gpt":0.2363822183795863,"score_spread":0.2196686549855957,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107720829","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90450025,0.00050190504,0.069453426,0.0004491926,0.00009195771,0.0001612229,0.0000027214594,0.00014994055,0.024689408],"genre_scores_gemma":[0.999159,0.0000048289708,0.00052131986,0.00013456459,0.000014133693,0.000002167318,0.0000010569679,0.000002612809,0.00016035656],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"observational","domain_scores_codex":[0.99926674,0.00001897839,0.00019989409,0.00021801543,0.00012572548,0.00017063906],"domain_scores_gemma":[0.99939436,0.0003357174,0.0000634178,0.00014672184,0.000029955583,0.000029829227],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013535924,0.000086482214,0.00013479701,0.00009255048,0.000035968093,0.000035480214,0.00020817533,0.00003326595,0.000011668554],"category_scores_gemma":[0.00006968846,0.00006991225,0.000022415325,0.00024274299,0.000055755158,0.000073810246,0.00006405416,0.000074018426,0.0000040261198],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.2498135e-7,0.00043063625,0.2466029,0.000039410155,0.0000042710076,0.000038122034,0.00019804407,0.00033607247,0.005458867,0.63155663,0.0018320422,0.11350257],"study_design_scores_gemma":[0.0034949013,0.001066396,0.5053685,0.00039814887,0.000014473702,0.00005504189,0.00014391271,0.24566357,0.019043924,0.2233451,0.00042883345,0.0009772405],"about_ca_topic_score_codex":0.00021468982,"about_ca_topic_score_gemma":0.00009543181,"teacher_disagreement_score":0.40821156,"about_ca_system_score_codex":0.000009744915,"about_ca_system_score_gemma":0.000024319246,"threshold_uncertainty_score":0.28509387},"labels":[],"label_agreement":null},{"id":"W2107998071","doi":"10.1109/dbt.2000.843692","title":"Testing of deep-submicron battery-operated circuits using new fast current monitoring scheme","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Resistor; CMOS; Iddq testing; Electronic circuit; Electrical engineering; Electronic engineering; Voltage; Chip; Current (fluid); Engineering; Computer science","score_opus":0.10779010736239597,"score_gpt":0.27543495093805276,"score_spread":0.1676448435756568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107998071","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3991093,0.0009057751,0.59664446,0.00004328111,0.0005184829,0.000096963995,4.6222632e-7,0.00027740287,0.0024038812],"genre_scores_gemma":[0.96899897,0.0000058041783,0.030588284,0.000029628876,0.00028360196,0.0000012962305,4.471886e-7,0.00001608727,0.00007588912],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99833715,0.00003923227,0.00043392263,0.00043361235,0.0002877552,0.0004683162],"domain_scores_gemma":[0.9989618,0.00012177047,0.00016904174,0.00040003302,0.00017660572,0.00017073989],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017054049,0.00020412075,0.00023893005,0.00015140626,0.00019121834,0.0001802064,0.0006714897,0.00005179912,0.000048338134],"category_scores_gemma":[0.00018116031,0.00019946319,0.000060516606,0.0009557288,0.000029345578,0.0006141276,0.00020031373,0.0002051655,0.000048074544],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.3214511e-8,0.000045843648,0.0546741,0.000032762982,0.000008410993,0.000007245622,0.00037536756,0.0006197928,0.21421203,0.000113189875,0.000035272704,0.729876],"study_design_scores_gemma":[0.00041845962,0.000048907852,0.009033333,0.0004486802,0.000012664817,0.000080655824,0.00005716947,0.9382848,0.05101666,0.000086449436,0.000067895046,0.00044431066],"about_ca_topic_score_codex":0.00013465682,"about_ca_topic_score_gemma":0.0000018501851,"teacher_disagreement_score":0.93766505,"about_ca_system_score_codex":0.000068360714,"about_ca_system_score_gemma":0.000051917843,"threshold_uncertainty_score":0.8133873},"labels":[],"label_agreement":null},{"id":"W2108032255","doi":"10.1109/delta.2011.57","title":"Aliasing-Free Space Compaction in VLSI with Cascade of Two-Input OR/NOR Logic","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Combinational logic; Automatic test pattern generation; Fault coverage; Built-in self-test; Fault detection and isolation; Very-large-scale integration; Sequential logic; Compatibility (geochemistry); Electronic engineering; Aliasing; Computer engineering; Electronic circuit; Computer hardware; Logic gate; Algorithm; Embedded system; Engineering; Filter (signal processing); Electrical engineering","score_opus":0.07321583808960193,"score_gpt":0.26583352390489845,"score_spread":0.19261768581529654,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108032255","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24004832,0.000031484466,0.7105871,0.00040353675,0.00012085213,0.00014298352,9.683689e-7,0.00020649741,0.048458252],"genre_scores_gemma":[0.9693285,0.0000018873644,0.030144993,0.00016316888,0.000022907718,0.000002059882,3.8613553e-7,0.0000060175385,0.00033004122],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"observational","domain_scores_codex":[0.9990692,0.000046242647,0.00019411239,0.0002588172,0.00018589893,0.00024574404],"domain_scores_gemma":[0.99923474,0.000068834415,0.00011058755,0.00045992242,0.00005948993,0.00006640593],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021168811,0.000114825365,0.0001851653,0.00013027339,0.00004340726,0.000030481533,0.000578449,0.000036596684,0.000042766747],"category_scores_gemma":[0.00005612797,0.00007725886,0.000027555956,0.0005276439,0.00004944412,0.00036667936,0.00010703051,0.00011358677,0.000014661056],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030363228,0.0011281656,0.41457132,0.00019359513,0.00009632391,0.0008361516,0.0125954,0.0013998616,0.015486121,0.43064272,0.001957494,0.121062495],"study_design_scores_gemma":[0.011142825,0.0038042965,0.44288707,0.0012040548,0.00008910478,0.0020405792,0.0023062022,0.29560104,0.17310864,0.064489216,0.00066300365,0.0026639698],"about_ca_topic_score_codex":0.0019826046,"about_ca_topic_score_gemma":0.0020233009,"teacher_disagreement_score":0.72928023,"about_ca_system_score_codex":0.00003350432,"about_ca_system_score_gemma":0.000064505286,"threshold_uncertainty_score":0.31505248},"labels":[],"label_agreement":null},{"id":"W2108090050","doi":"10.1109/82.885134","title":"Design-for-testability techniques for detecting delay faults in CMOS/BiCMOS logic families","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; University of Windsor","funders":"","keywords":"Testability; Computer science; CMOS; Electronic engineering; Node (physics); BiCMOS; Fault (geology); Fault detection and isolation; Design for testing; Stuck-at fault; Combinational logic; Asynchronous circuit; Logic gate; Transistor; Electronic circuit; Voltage; Engineering; Reliability engineering; Electrical engineering; Synchronous circuit; Clock signal","score_opus":0.039958280110587586,"score_gpt":0.2559162195053397,"score_spread":0.21595793939475214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108090050","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053740583,0.0006074651,0.94416696,0.000027503576,0.000048847505,0.00067667087,0.000029386434,0.0002342043,0.00046840057],"genre_scores_gemma":[0.998922,0.000028807066,0.00066240627,0.00006244481,0.000049132483,0.00016929732,0.0000024439532,0.000019130412,0.00008432092],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980844,0.00005717908,0.00053204724,0.0006760451,0.00018943554,0.0004608605],"domain_scores_gemma":[0.99890935,0.0005446597,0.00011796971,0.00015718209,0.00013516222,0.00013569347],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00065277796,0.00028175834,0.00038460566,0.00020503922,0.0009731173,0.0006717126,0.00021468586,0.00014484729,0.0000010557483],"category_scores_gemma":[0.000024203957,0.00024937806,0.00008248483,0.00040041606,0.00009811403,0.0011477923,0.000003514886,0.00018974689,5.357473e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000054259717,0.00009137452,0.0001320177,0.0002453018,0.0000106816615,0.0000048039647,0.00061694847,0.0041828686,0.0009985465,0.000065657936,0.0000015670904,0.99364483],"study_design_scores_gemma":[0.0013258616,0.0015341911,0.00019028877,0.0012110082,0.000048154645,0.0003310078,0.0008551278,0.98312014,0.0040256195,0.0059459186,0.00035392866,0.001058729],"about_ca_topic_score_codex":0.00005297355,"about_ca_topic_score_gemma":0.000017140952,"teacher_disagreement_score":0.9925861,"about_ca_system_score_codex":0.00005521671,"about_ca_system_score_gemma":0.00008936019,"threshold_uncertainty_score":0.9999958},"labels":[],"label_agreement":null},{"id":"W2108236887","doi":"10.1109/newcas.2010.5603786","title":"Illegal state extraction from Register Transfer Level","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Computer science; Register (sociolinguistics); Process (computing); Identification (biology); State (computer science); Transfer (computing); Data mining; Algorithm; Parallel computing; Programming language","score_opus":0.04244783898882831,"score_gpt":0.25764641137681404,"score_spread":0.21519857238798573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108236887","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19834413,0.000005458997,0.7829384,0.0005065558,0.0005176888,0.000032790194,0.0000032715138,0.00017233804,0.01747932],"genre_scores_gemma":[0.98845565,0.0000014179362,0.008684982,0.00042437433,0.000119410506,0.0000022223776,0.0000021155101,0.0000054982283,0.0023043514],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9992743,0.000014683872,0.00013335049,0.00025809114,0.00014665685,0.00017292511],"domain_scores_gemma":[0.99948627,0.00006712526,0.000016166634,0.00032012616,0.000039862676,0.000070467664],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000120102086,0.00007954286,0.00007404892,0.00003702964,0.00008299914,0.00015830397,0.00034165257,0.00004100606,0.00014266529],"category_scores_gemma":[0.000020423808,0.00006654015,0.00004263799,0.00010139367,0.000020484908,0.00061029976,0.00002534857,0.00021666559,0.00013925375],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.7626629e-7,0.00005478202,0.0026199555,0.000003399582,0.000011672835,0.000035764857,0.00073371973,0.000012683984,0.25174856,0.01879103,0.0010077506,0.7249803],"study_design_scores_gemma":[0.0026482837,0.00022395766,0.42324823,0.00007804846,0.00003622757,0.00030670277,0.00015261603,0.17138757,0.20661658,0.051186148,0.14190751,0.0022081218],"about_ca_topic_score_codex":0.0006113003,"about_ca_topic_score_gemma":0.0005651267,"teacher_disagreement_score":0.7901115,"about_ca_system_score_codex":0.000006021705,"about_ca_system_score_gemma":0.000028739072,"threshold_uncertainty_score":0.27134287},"labels":[],"label_agreement":null},{"id":"W2108530390","doi":"10.1109/iccad.1990.129926","title":"On the diagnostic resolution of signature analysis","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Signature (topology); Benchmark (surveying); Computer science; Algorithm; Very-large-scale integration; Resolution (logic); Simple (philosophy); Simplicity; Theoretical computer science; Data mining; Mathematics; Artificial intelligence; Embedded system; Physics","score_opus":0.022590101659206212,"score_gpt":0.20742750698206172,"score_spread":0.1848374053228555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108530390","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037612885,0.00032428236,0.90703803,0.0032794243,0.000067772395,0.00007725184,0.0000010082675,0.000118890945,0.051480476],"genre_scores_gemma":[0.99894154,0.000006156713,0.00030224043,0.00042785984,0.000013753894,0.0000016161474,2.906804e-7,0.0000011882819,0.00030535832],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99950176,0.000040329585,0.00009082023,0.00012337019,0.00014905275,0.00009465003],"domain_scores_gemma":[0.99846035,0.0011457873,0.000042130716,0.00030013808,0.000032244934,0.000019372974],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014131377,0.00004300778,0.00006989557,0.0000791749,0.00006762117,0.000025314026,0.00035746835,0.000022765686,0.00014533276],"category_scores_gemma":[0.0005176772,0.000024974357,0.00006842627,0.00096513855,0.000017255894,0.0000645689,0.000034375174,0.0000717839,0.000035475186],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.787061e-8,0.00015739209,0.0066138715,0.0000069340394,0.0001808412,0.0000148049085,0.0007640471,0.013760952,0.0007921794,0.8681023,0.01574085,0.09386575],"study_design_scores_gemma":[0.000057883408,0.00005573947,0.014331364,0.000015310112,0.000052495383,0.0000014245313,0.000016386119,0.97857064,0.0006798788,0.005987138,0.00014325169,0.000088466484],"about_ca_topic_score_codex":0.000020137455,"about_ca_topic_score_gemma":0.000009242884,"teacher_disagreement_score":0.9648097,"about_ca_system_score_codex":0.0000068525883,"about_ca_system_score_gemma":0.000002685335,"threshold_uncertainty_score":0.15912919},"labels":[],"label_agreement":null},{"id":"W2108567808","doi":"10.1109/etsym.2010.5512781","title":"Combining scan and trace buffers for enhancing real-time observability in post-silicon debugging","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; TRACE (psycholinguistics); Computer science; Embedded system; Background debug mode interface; Field (mathematics); Software bug; Real-time computing; Computer hardware; Software; Operating system","score_opus":0.013436515059656885,"score_gpt":0.24288678105037556,"score_spread":0.2294502659907187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108567808","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9694961,0.000017390854,0.027317178,0.0005338236,0.0001244686,0.00020243638,9.787511e-7,0.0002504223,0.0020572091],"genre_scores_gemma":[0.98829824,0.0000014744126,0.011412408,0.0001543375,0.000031120282,0.00001308736,0.0000015004871,0.000008777679,0.00007904497],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998799,0.00003544933,0.0002602664,0.0004373058,0.00010679941,0.0003611465],"domain_scores_gemma":[0.9987851,0.0006580246,0.00006297768,0.00031254094,0.00007274744,0.00010863198],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009294898,0.0001268434,0.00019232181,0.00008041791,0.00015957757,0.00015290453,0.00034559754,0.00006704187,0.000009677287],"category_scores_gemma":[0.00043796076,0.0001218014,0.00004113626,0.00019592991,0.00004238876,0.00049164525,0.00010417191,0.00018660181,0.0000036434453],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.333667e-7,0.000043778928,0.040392485,0.000040630344,0.0000053748618,0.0000042360334,0.001554221,0.000020617828,0.73844945,0.005859728,0.00001435234,0.2136143],"study_design_scores_gemma":[0.0012862023,0.00023689214,0.32616684,0.00012520119,0.000013664452,0.000053634645,0.0004012908,0.6245143,0.040141247,0.0062925196,0.000072709765,0.0006955276],"about_ca_topic_score_codex":0.0008487848,"about_ca_topic_score_gemma":0.0026712145,"teacher_disagreement_score":0.69830817,"about_ca_system_score_codex":0.000026310488,"about_ca_system_score_gemma":0.00008999659,"threshold_uncertainty_score":0.4966917},"labels":[],"label_agreement":null},{"id":"W2108960381","doi":"10.1109/vts.2001.923420","title":"A methodology for testing high-performance circuits at arbitrarily low test frequency","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Design for testing; Testability; Computer science; Built-in self-test; Electronic engineering; Electronic circuit; CMOS; Automatic test equipment; Test compression; Reliability engineering; Automatic test pattern generation; Test method; Embedded system; Engineering; Electrical engineering","score_opus":0.12622044011143835,"score_gpt":0.2624631832859787,"score_spread":0.13624274317454033,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108960381","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14755218,0.00020834258,0.81156915,0.00056984206,0.00047585418,0.0003308412,0.0000057009797,0.00085443695,0.038433626],"genre_scores_gemma":[0.8187569,0.0000056201966,0.17901272,0.0009892345,0.00017652313,0.000042862594,0.0000015061984,0.000017186085,0.0009974543],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99798286,0.00006350904,0.00038964234,0.00062455516,0.00025784582,0.00068156706],"domain_scores_gemma":[0.9958073,0.0030970047,0.00015537594,0.00053960946,0.0002598474,0.00014088847],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007615747,0.00022373564,0.0002909374,0.0001291405,0.00042617595,0.00010875488,0.00092280173,0.00010691081,0.000072537034],"category_scores_gemma":[0.002786926,0.00020413568,0.000068499176,0.0006607364,0.00005970911,0.00055242144,0.00015973819,0.00017121382,0.00019364979],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.7635172e-7,0.0001840054,0.041485872,0.00016673317,0.00002748611,0.000040701365,0.00049657724,0.0002266975,0.1028008,0.02562591,0.001718687,0.82722634],"study_design_scores_gemma":[0.0017007563,0.0011062764,0.034097217,0.00022363324,0.000039639952,0.00068998453,0.000020988868,0.89765984,0.04243806,0.019921282,0.0006765509,0.0014257978],"about_ca_topic_score_codex":0.00006922757,"about_ca_topic_score_gemma":0.000017551441,"teacher_disagreement_score":0.8974331,"about_ca_system_score_codex":0.0001081663,"about_ca_system_score_gemma":0.00004933718,"threshold_uncertainty_score":0.8324411},"labels":[],"label_agreement":null},{"id":"W2108966548","doi":"10.1109/imtc.2006.328637","title":"A Just-in-Time Compiler for a Reconfigurable Testing Platform","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Compiler; Computer science; Control reconfiguration; Benchmark (surveying); Compiler correctness; Optimizing compiler; Embedded system; Parallel computing; Computer architecture; Field (mathematics); Operating system","score_opus":0.05271010694878827,"score_gpt":0.247011537853834,"score_spread":0.19430143090504573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108966548","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09550654,0.000057826754,0.4222656,0.00048507462,0.00019552941,0.0004997495,0.000003766534,0.00078905595,0.48019686],"genre_scores_gemma":[0.95498353,1.9506618e-7,0.040793024,0.00039176422,0.0001256939,0.000028064667,0.0000045472502,0.000010585122,0.0036625916],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99893314,0.000007791349,0.00025745475,0.00029429363,0.00012252603,0.00038480287],"domain_scores_gemma":[0.9991672,0.00044530752,0.00006220818,0.00021559138,0.000067583016,0.000042112242],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034437404,0.000105598374,0.00015222322,0.00009860932,0.00011775637,0.00017414066,0.0004888576,0.000042012856,0.000027002734],"category_scores_gemma":[0.00010650627,0.00009603909,0.000043596527,0.00040352225,0.000013451072,0.00038256968,0.00003781563,0.00007567495,0.000090389025],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021164822,0.00052204187,0.07552712,0.00015897561,0.000021069476,0.000092772396,0.00036599292,0.0040968056,0.04400455,0.17700224,0.025318446,0.67288786],"study_design_scores_gemma":[0.0010938412,0.0001253539,0.013097493,0.00012355277,0.0000052577197,0.00007112833,0.000026093343,0.94651216,0.0040606735,0.031145427,0.0032659147,0.0004730885],"about_ca_topic_score_codex":0.00032746853,"about_ca_topic_score_gemma":0.000055753953,"teacher_disagreement_score":0.94241536,"about_ca_system_score_codex":0.000036090165,"about_ca_system_score_gemma":0.000049491446,"threshold_uncertainty_score":0.39163604},"labels":[],"label_agreement":null},{"id":"W2109096321","doi":"10.1109/ftcs.1988.5299","title":"An iterative technique for calculating aliasing probability of linear feedback signature registers","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Aliasing; Signature (topology); Computer science; Algorithm; Constant (computer programming); Polynomial; Iterative method; Probability of error; Mathematics; Theoretical computer science; Artificial intelligence","score_opus":0.038686029431295746,"score_gpt":0.2928940745332264,"score_spread":0.2542080451019307,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109096321","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012921322,0.000018123066,0.98326516,0.00007050059,0.00004840785,0.00047744662,0.0000019415165,0.000115344024,0.0030817809],"genre_scores_gemma":[0.658843,1.07541474e-7,0.34097478,0.000093381095,0.000021046775,0.00001881183,0.0000015664234,0.000005455455,0.000041875115],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989027,0.00011209615,0.00027250097,0.0003657699,0.00012906037,0.00021792324],"domain_scores_gemma":[0.99900883,0.00016376977,0.00013798013,0.00040628106,0.00021859645,0.000064542175],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006944914,0.00011808121,0.000171521,0.000049764774,0.00014341607,0.000058797243,0.00032429467,0.00008151594,0.0000034270975],"category_scores_gemma":[0.00037808745,0.00010004768,0.00007260293,0.0002982261,0.000044001787,0.0004183981,0.000027021733,0.00011256765,4.4610297e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002687252,0.00038895643,0.009857593,0.0004403846,0.000042524098,0.000009963361,0.0058729015,0.005078047,0.57932407,0.32485574,0.00016981755,0.073957294],"study_design_scores_gemma":[0.0006763365,0.00057749846,0.0007153597,0.00032570414,0.00001631282,0.00005169765,0.00033271065,0.2746603,0.679636,0.041838165,0.00050294417,0.0006670075],"about_ca_topic_score_codex":0.000019420184,"about_ca_topic_score_gemma":0.0000068060835,"teacher_disagreement_score":0.64592165,"about_ca_system_score_codex":0.000032434506,"about_ca_system_score_gemma":0.00007082891,"threshold_uncertainty_score":0.4079826},"labels":[],"label_agreement":null},{"id":"W2109356829","doi":"10.1109/tcad.2005.852680","title":"Fast detection of data retention faults and other SRAM cell open defects","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of British Columbia","funders":"Université de Bordeaux; Université de Montpellier; University of British Columbia","keywords":"Static random-access memory; Computer science; Spice; Data retention; Reduction (mathematics); Embedded system; Power (physics); Random access memory; Random access; Computer hardware; Electronic engineering; Engineering","score_opus":0.08542952895031618,"score_gpt":0.26888772569246083,"score_spread":0.18345819674214464,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109356829","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028753858,0.0002701388,0.9695768,0.000013887819,0.0004166819,0.00061169645,0.00005852383,0.00009980475,0.00019863358],"genre_scores_gemma":[0.9956067,0.00003332098,0.0041513145,0.00004547853,0.00005291087,0.000018017185,0.000004030878,0.000020310932,0.0000678696],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977765,0.00033834565,0.00067805644,0.00068055105,0.00027402295,0.00025251295],"domain_scores_gemma":[0.99825025,0.000285205,0.0003741688,0.0007457071,0.00022224901,0.00012244012],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085375155,0.0002589915,0.00046475334,0.00030005863,0.00020098504,0.00025359055,0.0009756092,0.00014838754,0.0000028535183],"category_scores_gemma":[0.000007955636,0.00022729652,0.00005553147,0.0005060039,0.000074773496,0.0009825808,0.000020113144,0.00023786703,0.000004373029],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008020154,0.00029748335,0.000048982372,0.00019251811,0.000091858616,0.0000052840346,0.0005977513,0.038945306,0.12210228,0.00024576046,0.000047692738,0.83741707],"study_design_scores_gemma":[0.0009064554,0.00064855994,0.000085622094,0.00053364085,0.00004670979,0.000114196846,0.00012959604,0.95156616,0.04550161,0.000046043886,0.00015204446,0.00026933613],"about_ca_topic_score_codex":0.0006552317,"about_ca_topic_score_gemma":0.00004818043,"teacher_disagreement_score":0.9668529,"about_ca_system_score_codex":0.000045997,"about_ca_system_score_gemma":0.00008815885,"threshold_uncertainty_score":0.92688835},"labels":[],"label_agreement":null},{"id":"W2109499394","doi":"10.1109/ims3tw.2009.5158698","title":"Design for modular testing of a multilayer flexible wireless multisensor platform","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Modular design; Embedded system; Wireless; Computer science; System testing; Modularity (biology); System in package; Wireless sensor network; Computer hardware; Chip; Computer network; Telecommunications","score_opus":0.10674559489325079,"score_gpt":0.28582682675875715,"score_spread":0.17908123186550634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109499394","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.062375296,0.000026667356,0.93576795,0.000079084224,0.000052423286,0.00029043166,9.3999085e-7,0.00029826784,0.001108932],"genre_scores_gemma":[0.652875,4.7423742e-7,0.3468041,0.00014039251,0.000028606983,0.000006414481,4.274936e-7,0.000005384088,0.00013917746],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988616,0.000014118186,0.00029225866,0.00031728088,0.00017188548,0.0003428735],"domain_scores_gemma":[0.99881244,0.00047345212,0.00011955753,0.00032429985,0.0001919892,0.00007826197],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033052446,0.00013566714,0.00020776871,0.00009423944,0.00012522737,0.000060122868,0.00050025183,0.000054676366,0.000002498215],"category_scores_gemma":[0.00023332988,0.0001183259,0.00006598688,0.00035080427,0.000018204502,0.00038287236,0.000040365972,0.00006562206,0.0000060184134],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001287907,0.00010767763,0.00032339856,0.000025590633,0.00000946321,0.0000071460063,0.00031158046,0.011584505,0.22280933,0.0099203875,0.00008613542,0.7548135],"study_design_scores_gemma":[0.00041818985,0.00018729935,0.0008446472,0.00004347919,0.0000043087475,0.000012174804,0.000015525553,0.86867625,0.12679334,0.0028321268,0.000022895843,0.00014973749],"about_ca_topic_score_codex":0.000028285673,"about_ca_topic_score_gemma":9.1054494e-7,"teacher_disagreement_score":0.8570918,"about_ca_system_score_codex":0.00001985649,"about_ca_system_score_gemma":0.00005413301,"threshold_uncertainty_score":0.482519},"labels":[],"label_agreement":null},{"id":"W2110396036","doi":"10.1109/dftvs.2003.1250151","title":"Embedded compact deterministic test for IP-protected cores","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Modular design; System on a chip; Overhead (engineering); Embedded system; Built-in self-test; Chip; Reduction (mathematics); Operating system","score_opus":0.034516381889965475,"score_gpt":0.27480223388431146,"score_spread":0.240285851994346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110396036","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023711111,0.000015623733,0.9715616,0.00037147303,0.00012060896,0.00027228438,0.000004293817,0.00050227664,0.0034407263],"genre_scores_gemma":[0.9799098,3.93427e-7,0.01943804,0.00036349994,0.000070748945,0.000013182475,0.0000026692248,0.000008760353,0.00019290979],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99907726,0.0000101004935,0.00018496778,0.0002874121,0.00013010649,0.00031014887],"domain_scores_gemma":[0.99909925,0.0003272402,0.00006331855,0.0003264344,0.00008284712,0.00010089677],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000112852795,0.00012241688,0.00014713744,0.000063201216,0.00018373565,0.00016491691,0.00055293733,0.000038734877,0.000007851399],"category_scores_gemma":[0.0004942719,0.000102760045,0.00006528992,0.00024255067,0.000035078618,0.00019002083,0.000045547666,0.000071036215,0.000052847718],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003984,0.0011430463,0.009235548,0.00030162005,0.00009195771,0.00029541113,0.0027840089,0.0064316513,0.11945318,0.30283153,0.0026440236,0.55478406],"study_design_scores_gemma":[0.0062928377,0.0024056034,0.06374945,0.00038726538,0.000052742762,0.0004907068,0.000150162,0.6403357,0.055725638,0.22674023,0.0016966539,0.001973039],"about_ca_topic_score_codex":0.000051281306,"about_ca_topic_score_gemma":0.000024505649,"teacher_disagreement_score":0.9561987,"about_ca_system_score_codex":0.00003425867,"about_ca_system_score_gemma":0.00010249544,"threshold_uncertainty_score":0.4190433},"labels":[],"label_agreement":null},{"id":"W2110677387","doi":"10.5555/789083.1022728","title":"DFT for testing high-performance pipelined circuits with slow-speed testers","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Pipeline (software); CMOS; Static timing analysis; Clock signal; Electronic circuit; Clock rate; Asynchronous circuit; Electronic engineering; Clock skew; Shift register; Clock gating; Computer hardware; Embedded system; Synchronous circuit; Engineering; Electrical engineering","score_opus":0.032673608999174736,"score_gpt":0.22033428602902996,"score_spread":0.18766067702985523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110677387","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23020218,0.000022303342,0.75251335,0.00014482418,0.00018433605,0.00027991703,0.0000010720388,0.0005026498,0.016149396],"genre_scores_gemma":[0.94706535,7.9839697e-7,0.051418185,0.00060781767,0.000069290305,0.000016195878,0.0000018397657,0.000019997187,0.00080054335],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984155,0.000028336039,0.00027595702,0.0004953789,0.00024180794,0.00054297055],"domain_scores_gemma":[0.99863577,0.00045941316,0.00008476582,0.0004419634,0.00024825797,0.00012983437],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040696366,0.000208636,0.00020713349,0.000100767626,0.00029287583,0.00019227379,0.00055189,0.000049388287,0.0000059251256],"category_scores_gemma":[0.00045233956,0.00016385927,0.00003392265,0.0007338037,0.00003821823,0.000610539,0.000039188726,0.00011201165,0.000028775628],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000020493042,0.00027587425,0.13336763,0.00027830264,0.00007532454,0.000053711272,0.00070823,0.006783465,0.049799036,0.080825575,0.0012916606,0.72653913],"study_design_scores_gemma":[0.0063805436,0.0022210595,0.04216538,0.000675182,0.00007696515,0.0006350712,0.00020900305,0.85158926,0.0867059,0.004060522,0.0025806334,0.0027004993],"about_ca_topic_score_codex":0.000022582317,"about_ca_topic_score_gemma":0.0000046033115,"teacher_disagreement_score":0.8448058,"about_ca_system_score_codex":0.000035851117,"about_ca_system_score_gemma":0.00015007704,"threshold_uncertainty_score":0.6681987},"labels":[],"label_agreement":null},{"id":"W2111157339","doi":"10.1109/hldvt.2006.319996","title":"Automated Coverage Directed Test Generation Using a Cell-Based Genetic Algorithm","year":2006,"lang":"en","type":"article","venue":"Proceedings","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Bottleneck; Computer science; Algorithm; Set (abstract data type); SystemC; Domain (mathematical analysis); Automatic test pattern generation; Genetic algorithm; Code coverage; Embedded system; Software; Mathematics; Machine learning; Programming language","score_opus":0.014672739340820001,"score_gpt":0.21953650338772576,"score_spread":0.20486376404690576,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111157339","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26855618,0.00011866705,0.72589356,0.00006885497,0.00013399632,0.00016815425,0.0000033378653,0.0026233771,0.0024338565],"genre_scores_gemma":[0.8854974,0.0000011356742,0.11399462,0.00014998546,0.00026557664,0.000009565612,0.000006907539,0.000016791644,0.0000580372],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99874115,0.0000073347233,0.00025042295,0.000408261,0.00025913646,0.00033368435],"domain_scores_gemma":[0.9994123,0.00004021182,0.00014398158,0.00010993336,0.0002285644,0.00006501777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012851942,0.00016593767,0.00013799444,0.00013403737,0.00025116547,0.00041587287,0.0003214485,0.00006640051,0.0000051031247],"category_scores_gemma":[0.000059233615,0.0001709426,0.000044739212,0.00070213835,0.000021319542,0.0003694646,0.00005312616,0.000092904695,0.000017145414],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.2058873e-7,0.0003431571,0.029887289,0.000096144344,0.000007850445,0.00004924438,0.00023083907,0.0074715475,0.87601084,0.0002820484,0.0034384879,0.08218235],"study_design_scores_gemma":[0.000269023,0.000035903722,0.0066525624,0.00002472168,0.000009053057,0.000024614901,0.000001944955,0.9548052,0.037681095,0.00015517655,0.00012849849,0.00021220048],"about_ca_topic_score_codex":0.00014282709,"about_ca_topic_score_gemma":0.0000014573378,"teacher_disagreement_score":0.94733363,"about_ca_system_score_codex":0.000081069054,"about_ca_system_score_gemma":0.00008457595,"threshold_uncertainty_score":0.69708365},"labels":[],"label_agreement":null},{"id":"W2111170506","doi":"10.1109/ccece.2008.4564621","title":"A novel constant switching frequency strategy for a three-leg DSTATCOM","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Constant (computer programming); Control theory (sociology); Computer science; Switching frequency; Engineering; Electrical engineering; Artificial intelligence; Voltage; Control (management)","score_opus":0.0436426901206886,"score_gpt":0.21531100794265345,"score_spread":0.17166831782196484,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111170506","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03231096,0.00010126493,0.96417326,0.00072847673,0.00016717653,0.00041593777,0.000011865682,0.0003280941,0.001762957],"genre_scores_gemma":[0.985263,0.000028261105,0.0139738275,0.0004290183,0.00017801936,0.0000725053,0.0000041953463,0.000027437245,0.000023735282],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972678,0.000005642641,0.00042106104,0.0008781212,0.00028341226,0.0011440081],"domain_scores_gemma":[0.99824035,0.00014037572,0.00011560931,0.00020306326,0.00044879358,0.0008517973],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019198164,0.00045372007,0.00046344288,0.0004624745,0.0004738695,0.0006282195,0.00087564543,0.00016955691,0.000008025616],"category_scores_gemma":[0.000090744485,0.0004526544,0.00009212511,0.0006136944,0.00006105118,0.0005907825,0.00008198958,0.00053786155,0.000006766223],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001933287,0.00004668385,0.0019141688,0.000066228116,0.000043188043,0.000054529457,0.000596801,0.00019529898,0.0046904706,0.8452329,0.00013806262,0.14701971],"study_design_scores_gemma":[0.0005221518,0.00044588602,0.0035075897,0.00016976878,0.000010435591,0.00036650992,0.000014457854,0.9876211,0.00012662025,0.00636209,0.00021247736,0.00064085546],"about_ca_topic_score_codex":0.0030112667,"about_ca_topic_score_gemma":0.0013632805,"teacher_disagreement_score":0.98742586,"about_ca_system_score_codex":0.00016789205,"about_ca_system_score_gemma":0.001096845,"threshold_uncertainty_score":0.9997925},"labels":[],"label_agreement":null},{"id":"W2111635399","doi":"10.1109/mtdt.1998.705948","title":"Tutorial on DRAM fault modeling and test pattern design","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Dram; Computer science; Reliability engineering; Universal memory; Dynamic random-access memory; Embedded system; Fault (geology); Fault model; Troubleshooting; Semiconductor memory; Engineering; Computer hardware; Memory refresh; Computer memory; Electrical engineering; Electronic circuit","score_opus":0.06338113308131982,"score_gpt":0.22838830083809158,"score_spread":0.16500716775677177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111635399","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0099188555,0.000032161388,0.9844839,0.0002857598,0.00021901901,0.000054906403,2.8016922e-7,0.0002044306,0.0048007],"genre_scores_gemma":[0.99590534,0.000005734659,0.003100793,0.00047916005,0.00024966616,0.0000025106801,1.4966287e-7,0.0000051859897,0.00025143963],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992589,0.000021777985,0.00011475558,0.0002630605,0.00014873763,0.00019277264],"domain_scores_gemma":[0.9994085,0.00027685802,0.000021205893,0.00019613346,0.000027872053,0.00006944134],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013022551,0.00008865755,0.00008033112,0.00004197556,0.00011918476,0.00019114609,0.00024917163,0.000034885135,0.00002176254],"category_scores_gemma":[0.00013575942,0.00007404653,0.000018859619,0.00010430494,0.0000098868195,0.0002105652,0.000057984034,0.00008674211,0.00008257528],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.9305505e-8,0.00007193983,0.0012307358,0.000005001794,0.0000039085053,0.00002616943,0.00047043714,0.008252185,0.00066326687,0.0017129311,0.00082501845,0.9867384],"study_design_scores_gemma":[0.00015761574,0.0000847741,0.00004336796,0.00001533288,0.000001468393,0.000011390297,0.0000060147336,0.9988329,0.00017485762,0.00048744289,0.00007559458,0.0001092342],"about_ca_topic_score_codex":0.000041117335,"about_ca_topic_score_gemma":0.000002098572,"teacher_disagreement_score":0.99058074,"about_ca_system_score_codex":0.000011602242,"about_ca_system_score_gemma":0.000006241934,"threshold_uncertainty_score":0.30195302},"labels":[],"label_agreement":null},{"id":"W2112007167","doi":"10.1109/isqed.2008.4479814","title":"A Novel Automated Scan Chain Division Method for Shift and Capture Power Reduction in Broadside At-Speed Test","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Broadside; Division (mathematics); Reduction (mathematics); Computer science; Power (physics); Test (biology); Scan chain; Speedup; Computer hardware; Embedded system; Parallel computing; Arithmetic; Physics; Mathematics; Integrated circuit; Operating system; Optics","score_opus":0.02420911322226916,"score_gpt":0.27466717992254297,"score_spread":0.2504580667002738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112007167","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2044485,0.00007625842,0.7923213,0.0010086211,0.0001303713,0.00026931043,0.0000036787576,0.000592142,0.0011497602],"genre_scores_gemma":[0.9240127,0.0000022671024,0.07533801,0.00016995877,0.000024399455,0.000006742616,0.0000038515923,0.0000096563335,0.00043236636],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988704,0.000033228403,0.00022366224,0.0004377612,0.00015157615,0.0002834017],"domain_scores_gemma":[0.99930555,0.00025921222,0.000073748146,0.00022333453,0.000050756982,0.00008742854],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000424576,0.00013585654,0.00017446933,0.00015217913,0.00020702342,0.00005449973,0.00021967813,0.0000690732,0.0000054128627],"category_scores_gemma":[0.00024895818,0.0001178099,0.00003896986,0.00041248032,0.0000337063,0.00029053207,0.00012686584,0.00009434083,0.000003656265],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000072873036,0.00087330374,0.057075664,0.00010376299,0.000044254644,0.00012753319,0.019267207,0.0031936667,0.7746579,0.015300745,0.006301406,0.12304725],"study_design_scores_gemma":[0.00094682444,0.00010994334,0.12984903,0.00005533896,0.0000033847948,0.0004925413,0.00006881857,0.8639676,0.0035842084,0.0004972669,0.0001503461,0.00027468],"about_ca_topic_score_codex":0.0006114034,"about_ca_topic_score_gemma":0.00013410646,"teacher_disagreement_score":0.8607739,"about_ca_system_score_codex":0.0000660321,"about_ca_system_score_gemma":0.00004792964,"threshold_uncertainty_score":0.4804148},"labels":[],"label_agreement":null},{"id":"W2112420302","doi":"10.1109/ats.2004.60","title":"Multi-Frequency Test Access Mechanism Design for Modular SOC Testing","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Modular design; System on a chip; Bandwidth (computing); Embedded system; Matching (statistics); Computer architecture; Test data; Operating system; Telecommunications","score_opus":0.14222250744830386,"score_gpt":0.3085962984583427,"score_spread":0.16637379101003882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112420302","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011117206,0.000048454836,0.9957842,0.0005691082,0.00010659893,0.00034286376,0.0000018259849,0.0006408697,0.0013943599],"genre_scores_gemma":[0.4833233,8.2612496e-7,0.5158274,0.00047846438,0.00012133111,0.00003444207,6.695036e-7,0.0000112011885,0.00020235014],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99851906,0.000031088883,0.00028142458,0.0004980338,0.00018524432,0.00048514578],"domain_scores_gemma":[0.9982585,0.0008891609,0.00010536443,0.0004234712,0.00020105441,0.00012250619],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005469013,0.00017914097,0.00016460735,0.00009446098,0.00032804153,0.00039782512,0.0014272451,0.00006679888,0.000012484877],"category_scores_gemma":[0.0012061233,0.00016265626,0.00006627747,0.0004028737,0.000018715722,0.0011908326,0.00019674355,0.00010383985,0.00004789788],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.8073156e-7,0.00037366466,0.004253313,0.000056161145,0.000024041412,0.000027206874,0.0003672869,0.009248755,0.26630753,0.055412218,0.0005394806,0.66339016],"study_design_scores_gemma":[0.0003656341,0.00008192455,0.0006113712,0.000026941363,0.0000063612106,0.000024827137,0.000007519868,0.9577454,0.02154334,0.019264368,0.00005418952,0.00026814398],"about_ca_topic_score_codex":0.000048409413,"about_ca_topic_score_gemma":0.000012724237,"teacher_disagreement_score":0.94849664,"about_ca_system_score_codex":0.00005279203,"about_ca_system_score_gemma":0.00010867831,"threshold_uncertainty_score":0.66329294},"labels":[],"label_agreement":null},{"id":"W2112656115","doi":"10.1109/iscas.1988.15397","title":"A VLSI systolic quadratic residue DFT with fault tolerance","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Very-large-scale integration; Computation; Quadratic equation; Systolic array; Computer science; Quadratic residue; Parallel computing; Algorithm; Fast Fourier transform; Mathematics; Embedded system","score_opus":0.011898032761993107,"score_gpt":0.20965382357607348,"score_spread":0.19775579081408037,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112656115","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06002226,0.00016901418,0.8365829,0.00030815738,0.000099977246,0.00012721439,2.5120946e-7,0.00036612648,0.10232408],"genre_scores_gemma":[0.9849625,0.000001909189,0.012636053,0.0006878715,0.000028360979,0.000011270931,2.7664123e-7,0.000008214997,0.0016635162],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885446,0.00006924244,0.00017251438,0.00034748862,0.00023397557,0.00032233942],"domain_scores_gemma":[0.99919605,0.000087800094,0.00005802961,0.00048732365,0.00007043493,0.000100360056],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019672657,0.00013181005,0.00015932255,0.000059403214,0.00015524181,0.00016556155,0.00045006786,0.00003414433,0.000022731283],"category_scores_gemma":[0.00008205715,0.00009653804,0.000030574683,0.0005020385,0.000030258152,0.0003469671,0.000027444026,0.00010760575,0.000120598],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.574017e-7,0.00022566006,0.022309763,0.0001585056,0.00004826805,0.00042272825,0.002374217,0.005410175,0.003872435,0.9147292,0.0024996486,0.04794858],"study_design_scores_gemma":[0.007356621,0.0023339242,0.03935005,0.0022223806,0.00011478745,0.0061701746,0.0016426188,0.78087795,0.079211,0.040253393,0.03408762,0.0063794795],"about_ca_topic_score_codex":0.00009880587,"about_ca_topic_score_gemma":0.00013500555,"teacher_disagreement_score":0.9249403,"about_ca_system_score_codex":0.000022714721,"about_ca_system_score_gemma":0.000110414476,"threshold_uncertainty_score":0.3936707},"labels":[],"label_agreement":null},{"id":"W2112770269","doi":"10.1109/test.2002.1041764","title":"Design rewiring using ATPG","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Automatic test pattern generation; Electronic design automation; Computer science; Automation; Logic synthesis; Set (abstract data type); Logic gate; Field (mathematics); Computer engineering; Algorithm; Computer architecture; Engineering; Programming language; Embedded system; Mathematics","score_opus":0.10699597962595958,"score_gpt":0.2648634375982502,"score_spread":0.15786745797229063,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112770269","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005003878,0.000047500944,0.9685361,0.000024476238,0.00010061728,0.000032313696,1.1597213e-8,0.00017534706,0.026079765],"genre_scores_gemma":[0.772389,6.339385e-7,0.22719601,0.00018528853,0.000015202389,5.5394656e-7,2.1602466e-8,0.0000035956514,0.00020969247],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99938613,0.000052755582,0.000092784714,0.00017733253,0.000094740164,0.00019623745],"domain_scores_gemma":[0.99961823,0.00006954181,0.000024735391,0.00021445312,0.000024947583,0.000048092596],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003089539,0.000058008332,0.00005943191,0.000040525083,0.00011700039,0.000098296885,0.00024271612,0.000019262112,0.000018552117],"category_scores_gemma":[0.00007830333,0.000052048097,0.00002050362,0.0002425644,0.000008188434,0.00027119537,0.00003326724,0.000047718964,0.00003913433],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.635535e-8,0.00007616675,0.008950355,0.000019505254,0.000024970968,0.00013841825,0.0009100392,0.021327194,0.09940959,0.59820646,0.0006032342,0.27033395],"study_design_scores_gemma":[0.00025602765,0.000039224946,0.00033717786,0.000042661035,0.000005721779,0.00022905586,0.00004087881,0.92718315,0.054240957,0.01573736,0.0014764199,0.0004113655],"about_ca_topic_score_codex":0.00001156605,"about_ca_topic_score_gemma":4.472225e-7,"teacher_disagreement_score":0.90585595,"about_ca_system_score_codex":0.000019632622,"about_ca_system_score_gemma":0.000046430865,"threshold_uncertainty_score":0.21224599},"labels":[],"label_agreement":null},{"id":"W2112963544","doi":"10.1109/82.974777","title":"Difference metric soft-out-put detection: architecture and implementation","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Application-specific integrated circuit; Very-large-scale integration; Metric (unit); CMOS; Computer science; Decodes; Soft error; Kernel (algebra); Interconnection; Electronic engineering; Algorithm; Limiter; Decoding methods; Parallel computing; Mathematics; Embedded system; Engineering; Discrete mathematics; Telecommunications","score_opus":0.02456798275685598,"score_gpt":0.2496878018566312,"score_spread":0.22511981909977521,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112963544","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07971242,0.0017159389,0.91755754,0.000052808165,0.00011580802,0.00015884519,0.000012110227,0.00013792893,0.00053658907],"genre_scores_gemma":[0.99955845,0.0000643591,0.000019802697,0.000072392206,0.000075849806,0.000018232407,0.000002219383,0.000012465758,0.00017620329],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984716,0.000041181414,0.0003363675,0.0005445014,0.00027704058,0.0003292886],"domain_scores_gemma":[0.9993238,0.00012953335,0.00012732673,0.00012332169,0.00008805459,0.000207956],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00018254342,0.00024240738,0.00026376557,0.00031459035,0.001080194,0.0013208907,0.00013991293,0.000085633896,0.0000024244816],"category_scores_gemma":[0.0000060515213,0.00020819361,0.000045668134,0.0005362669,0.00008302973,0.0008532324,0.000007553955,0.00022052783,0.0000013068268],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000010189835,0.000035513556,0.00049769174,0.00008792865,0.000018538174,0.000012384696,0.00070690236,0.00029817395,0.0013007453,0.00007207012,0.0000011081511,0.9969679],"study_design_scores_gemma":[0.0071266186,0.0050711446,0.021198783,0.0024960544,0.00047386906,0.010341255,0.0059069735,0.9189406,0.0056995815,0.014328635,0.0032654419,0.0051510218],"about_ca_topic_score_codex":0.000050145733,"about_ca_topic_score_gemma":0.00004832466,"teacher_disagreement_score":0.9918169,"about_ca_system_score_codex":0.000028673514,"about_ca_system_score_gemma":0.000046494097,"threshold_uncertainty_score":0.9997158},"labels":[],"label_agreement":null},{"id":"W2113499707","doi":"10.1109/ismvl.1995.513517","title":"The evaluation of full sensitivity for test generation in MVL circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Sensitivity (control systems); Electronic circuit; Automatic test pattern generation; Mathematics; Fraction (chemistry); Variable (mathematics); Computer science; Upper and lower bounds; Algorithm; Electronic engineering; Engineering; Electrical engineering","score_opus":0.13446942882337168,"score_gpt":0.29522612596201453,"score_spread":0.16075669713864285,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113499707","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18337932,0.00014149158,0.80998576,0.0008618784,0.00013686418,0.00034897184,0.0000013322243,0.00004242142,0.0051019522],"genre_scores_gemma":[0.999273,0.00000336792,0.00052542245,0.000057070134,0.000059914848,0.000013705527,0.000001152821,0.0000020696841,0.00006429016],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992815,0.000088351895,0.0001496485,0.00013990766,0.0002245729,0.000115969844],"domain_scores_gemma":[0.99903744,0.0004910866,0.00005839683,0.00018212198,0.0002155918,0.000015343527],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018288291,0.00004365473,0.000056626446,0.0000342335,0.00010067809,0.00004950335,0.00011390006,0.000021298336,0.000004592739],"category_scores_gemma":[0.0008429139,0.000032323554,0.000023666711,0.0001941396,0.00001345351,0.00017707096,0.000019076944,0.000031119853,0.0000051157867],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.23414825e-8,0.00003441857,0.0010084601,0.000002777956,0.0000014829994,3.416314e-7,0.00018685636,0.0013897885,0.041546717,0.0034669647,0.000310999,0.95205116],"study_design_scores_gemma":[0.00017550825,0.000030037836,0.0042533297,0.00000446276,0.0000030851,0.000005408694,0.000010397161,0.9910836,0.0036627376,0.0006877318,0.000040338946,0.000043362215],"about_ca_topic_score_codex":0.000020851005,"about_ca_topic_score_gemma":0.00038473812,"teacher_disagreement_score":0.9896938,"about_ca_system_score_codex":0.000029741555,"about_ca_system_score_gemma":0.000022596456,"threshold_uncertainty_score":0.13181163},"labels":[],"label_agreement":null},{"id":"W2113717210","doi":"10.1109/test.2007.4437613","title":"On using lossless compression of debug data in embedded logic analysis","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":81,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Lossless compression; Computer science; Debugging; Lossy compression; Data compression; Embedded system; Algorithm; Programming language; Artificial intelligence","score_opus":0.12072920166525351,"score_gpt":0.36368507314877974,"score_spread":0.2429558714835262,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113717210","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3255777,0.000021712745,0.67204595,0.000014328674,0.000029366518,0.000026360494,0.0000010324983,0.00003176435,0.0022517894],"genre_scores_gemma":[0.98422295,8.6853385e-7,0.015606495,0.00013236725,0.00001210613,1.1003259e-7,0.0000070572673,0.0000024587887,0.000015610416],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998911,0.00004034481,0.0002813601,0.00033677815,0.00022475565,0.00020571222],"domain_scores_gemma":[0.99869245,0.0002518576,0.00010201921,0.0008692135,0.000037706344,0.000046735808],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00073376246,0.000078286605,0.00019772766,0.00036575287,0.000043045497,0.000032018106,0.001060395,0.00003820712,0.000016178195],"category_scores_gemma":[0.00008417275,0.00006246365,0.000038571274,0.0014788129,0.000022421511,0.00024912972,0.00036121847,0.00008266172,0.0000035232933],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000059997146,0.0010615855,0.42196062,0.00008846646,0.00027094313,0.00036567217,0.0013718237,0.088284984,0.0568745,0.08824484,0.00018060357,0.34128997],"study_design_scores_gemma":[0.00016454043,0.000017624034,0.029215619,0.00004465096,0.000022017502,0.0000029065109,0.000041924726,0.9662429,0.002588472,0.0015521252,0.0000030385959,0.00010415252],"about_ca_topic_score_codex":0.0003124723,"about_ca_topic_score_gemma":0.00022991895,"teacher_disagreement_score":0.87795794,"about_ca_system_score_codex":0.000020742738,"about_ca_system_score_gemma":0.000022277194,"threshold_uncertainty_score":0.25471938},"labels":[],"label_agreement":null},{"id":"W2113748319","doi":"10.1109/icppw.2004.61","title":"Nicarus: A distributed verilog compiler","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Compiler; Computer science; Speedup; Verilog; Parallel computing; Compiler correctness; Overhead (engineering); Process (computing); Optimizing compiler; Computer architecture; Software; Compiler construction; Programming language; Embedded system; Field-programmable gate array","score_opus":0.01760343794883809,"score_gpt":0.2272756272911135,"score_spread":0.2096721893422754,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113748319","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011776258,0.000033205186,0.9713783,0.0011048354,0.00012428376,0.00004010598,0.000002373999,0.00042006889,0.015120517],"genre_scores_gemma":[0.99282575,0.0000015442715,0.006388247,0.00067439786,0.000040868465,0.0000023451564,0.000005093058,0.0000030877172,0.000058664376],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9993402,0.000010634932,0.000115545154,0.00020692288,0.00012136254,0.00020535784],"domain_scores_gemma":[0.9995315,0.000030876574,0.000026371978,0.00030248272,0.00003446948,0.00007427921],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000774165,0.00007114457,0.00008534373,0.000026749432,0.0000882204,0.000088636436,0.0004967154,0.000026423482,0.000023126137],"category_scores_gemma":[0.000035080146,0.000059848524,0.00004056367,0.00028075807,0.000023568415,0.00021625934,0.0001181801,0.00007045918,0.00021267952],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.883987e-7,0.00023167784,0.0066949446,0.000013611904,0.000031601314,0.00013796867,0.00046047894,0.0023128437,0.0034915502,0.85078883,0.004148324,0.13168788],"study_design_scores_gemma":[0.01054774,0.0011042462,0.28358415,0.00044132967,0.00005872148,0.00094804657,0.00036789294,0.13147192,0.029029058,0.44760326,0.09066603,0.004177582],"about_ca_topic_score_codex":0.00005675365,"about_ca_topic_score_gemma":0.00000843092,"teacher_disagreement_score":0.9810495,"about_ca_system_score_codex":0.000033586035,"about_ca_system_score_gemma":0.00004815195,"threshold_uncertainty_score":0.27336356},"labels":[],"label_agreement":null},{"id":"W2113846353","doi":"10.1109/ccece.2004.1345243","title":"Modeling the interconnects of Xilinx Virtex FPGAs and derivation of their test configurations","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Virtex; Field-programmable gate array; Bipartite graph; Computer science; Interconnection; Set (abstract data type); Parallel computing; Reconfigurable computing; Enhanced Data Rates for GSM Evolution; Computer architecture; Embedded system; Theoretical computer science; Graph; Artificial intelligence; Telecommunications","score_opus":0.024305590143368055,"score_gpt":0.22541111334713448,"score_spread":0.20110552320376643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113846353","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33815655,0.000028832475,0.65972376,0.00044202775,0.00001696201,0.000045824963,6.5690006e-7,0.00002244513,0.0015629462],"genre_scores_gemma":[0.9976857,0.000005670014,0.0021773002,0.000110479246,0.00001081656,0.0000017316601,6.240513e-7,0.0000021644582,0.0000055199534],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99955803,0.000011909155,0.00018282494,0.00010732816,0.00006880804,0.00007108973],"domain_scores_gemma":[0.9994665,0.00018374005,0.000055384226,0.00017936085,0.00009728581,0.000017724627],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014357401,0.000051125637,0.000078511766,0.000036896,0.00006703771,0.000028297696,0.00021422823,0.000018515952,0.0000028655763],"category_scores_gemma":[0.00014688616,0.00003245787,0.000021455664,0.00015611913,0.00004123544,0.00020462109,0.00004784403,0.00004364066,8.2444734e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.441354e-7,0.00012407181,0.0014723924,0.00004288607,0.00002362239,0.0000011740811,0.006445969,0.100671925,0.31700936,0.4636323,0.000007658439,0.11056843],"study_design_scores_gemma":[0.0001647373,0.000057147252,0.0006560037,0.00005742828,0.000003359097,0.000010733102,0.00039023143,0.9345275,0.04742541,0.016647773,0.0000030243004,0.000056629626],"about_ca_topic_score_codex":0.00009939184,"about_ca_topic_score_gemma":0.000040331186,"teacher_disagreement_score":0.83385557,"about_ca_system_score_codex":0.0000059121094,"about_ca_system_score_gemma":0.00003932353,"threshold_uncertainty_score":0.13235934},"labels":[],"label_agreement":null},{"id":"W2114121075","doi":"10.1109/isqed.2008.4479846","title":"Embedded Deterministic Test Exploiting Care Bit Clustering and Seed Borrowing","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Cluster analysis; Test compression; Bandwidth (computing); Fault coverage; Code coverage; Automatic test pattern generation; Channel (broadcasting); Test set; Computer engineering; Embedded system; Engineering; Computer network; Artificial intelligence; Software; Programming language","score_opus":0.024838189829448607,"score_gpt":0.2252052862961713,"score_spread":0.20036709646672268,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114121075","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49388206,0.00018085989,0.4926744,0.0000681507,0.00015199548,0.00010071933,9.672489e-7,0.00061312126,0.012327709],"genre_scores_gemma":[0.9885254,0.000005874313,0.01098426,0.00025114286,0.00008767846,0.000005432555,9.96424e-7,0.000011774302,0.00012742562],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99891716,0.000019887988,0.00021093948,0.00036713708,0.00015711383,0.0003277403],"domain_scores_gemma":[0.9992282,0.00027542238,0.00005522344,0.00026648908,0.00005806344,0.000116614545],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009044466,0.00014049775,0.0001548092,0.000084288986,0.00045303756,0.00014500125,0.00032517925,0.00003834456,0.0000037670902],"category_scores_gemma":[0.00023905124,0.0001350646,0.000036617297,0.00021694059,0.000039834496,0.0004413908,0.00026862876,0.000105089704,0.000015697322],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.735729e-7,0.000084613275,0.40142664,0.0003696048,0.000027656204,0.0020617743,0.043149095,0.00057664287,0.06539336,0.0011151751,0.000092820075,0.48570204],"study_design_scores_gemma":[0.0011622361,0.00028411124,0.09823515,0.00042216922,0.00002202852,0.0026850079,0.0050541833,0.88009167,0.01031768,0.0002715717,0.00019283555,0.001261381],"about_ca_topic_score_codex":0.000034811463,"about_ca_topic_score_gemma":0.000016090005,"teacher_disagreement_score":0.879515,"about_ca_system_score_codex":0.000024384408,"about_ca_system_score_gemma":0.00004482609,"threshold_uncertainty_score":0.55077744},"labels":[],"label_agreement":null},{"id":"W2114126226","doi":"10.1109/test.1989.82343","title":"SASPL: a test program productivity analysis tool","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Mitel (Canada)","funders":"","keywords":"Test (biology); Overhead (engineering); Computer science; Productivity; Production (economics); Variety (cybernetics); Automatic test equipment; Automatic test pattern generation; Manufacturing engineering; Software engineering; Embedded system; Reliability engineering; Engineering; Artificial intelligence; Operating system; Electronic circuit","score_opus":0.01662901627646022,"score_gpt":0.25053944892677416,"score_spread":0.23391043265031394,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114126226","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.074364334,0.000052020583,0.8621097,0.00047994734,0.0001047724,0.00030266464,6.732353e-7,0.0011797772,0.06140606],"genre_scores_gemma":[0.96593,6.454817e-7,0.03281217,0.00012238142,0.000029129867,0.000023768118,7.587698e-7,0.0000038431644,0.0010773422],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9988919,0.000049769147,0.00015005277,0.0004362843,0.00019080292,0.00028120202],"domain_scores_gemma":[0.99913037,0.00010702932,0.00004866228,0.00057203555,0.000078595986,0.00006330729],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041170465,0.00010193333,0.00015343404,0.00013234981,0.00011933968,0.00020220205,0.0003599315,0.000027464273,0.000033584307],"category_scores_gemma":[0.0006102802,0.00008388202,0.00010677065,0.0022658377,0.000024758794,0.0003619142,0.000050799994,0.000082707644,0.00005132655],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.0332643e-8,0.0005399072,0.26654914,0.000009920536,0.00010918682,0.000018952678,0.00014960216,0.00012115508,0.00076753146,0.04214384,0.00033575788,0.689255],"study_design_scores_gemma":[0.0011126684,0.00097014493,0.52703166,0.000040267318,0.00073466194,0.00022989014,0.00013343773,0.35337764,0.025287041,0.01949118,0.068849936,0.0027414854],"about_ca_topic_score_codex":0.00003586468,"about_ca_topic_score_gemma":0.000033035114,"teacher_disagreement_score":0.8915656,"about_ca_system_score_codex":0.000018702633,"about_ca_system_score_gemma":0.000059823502,"threshold_uncertainty_score":0.34206095},"labels":[],"label_agreement":null},{"id":"W2114145242","doi":"10.1109/ccece.2008.4564819","title":"Multi-TAP connection architectures for application specific integrated circuits","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"McMaster University; Advanced Micro Devices (Canada)","funders":"","keywords":"Debugging; Computer science; Reuse; Embedded system; Computer architecture; Design for testing; Architecture; Reliability engineering; Engineering; Operating system; Testability","score_opus":0.03099194933755917,"score_gpt":0.20743586839198352,"score_spread":0.17644391905442436,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114145242","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07644529,0.00009316811,0.9218225,0.00033633132,0.00015525223,0.0004988167,0.000006227237,0.00034121837,0.000301221],"genre_scores_gemma":[0.99079084,0.000040593663,0.008443026,0.0002891554,0.00019179283,0.00017891513,0.000009692999,0.000021708745,0.000034280776],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980363,0.000008866221,0.00029545857,0.00076482986,0.00018715668,0.0007073672],"domain_scores_gemma":[0.9987011,0.00009344093,0.00008883675,0.00016695657,0.0004186905,0.0005309502],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013356826,0.0003364645,0.00031270183,0.00049274333,0.000360778,0.0003334703,0.0005956142,0.0001496142,0.0000046436317],"category_scores_gemma":[0.00006886347,0.00033588518,0.000065211076,0.00063467206,0.000054136737,0.00016519507,0.000042845444,0.00040336384,0.0000095304595],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000028717736,0.000089391084,0.0036036498,0.000084077124,0.000044012482,0.000029853201,0.0011144421,0.0006424379,0.010319644,0.17288421,0.00039402235,0.8107914],"study_design_scores_gemma":[0.00038191874,0.0002204128,0.009864857,0.00007417459,0.0000056918198,0.00019146364,0.000010302314,0.9860022,0.0006238095,0.000579503,0.0016045439,0.0004411063],"about_ca_topic_score_codex":0.00083138223,"about_ca_topic_score_gemma":0.00030921938,"teacher_disagreement_score":0.9853598,"about_ca_system_score_codex":0.00015203525,"about_ca_system_score_gemma":0.00034032925,"threshold_uncertainty_score":0.99990934},"labels":[],"label_agreement":null},{"id":"W2114359066","doi":"10.1023/a:1023717617973","title":"Thermal Testing of Analogue Integrated Circuits: A Case Study","year":2003,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Bridging (networking); Electronic circuit; Operational amplifier; Fault (geology); Waveform; Electronic engineering; Computer science; Thermal; Fault coverage; Amplifier; Reliability engineering; Engineering; Electrical engineering; Physics; Voltage; CMOS","score_opus":0.043169338756530944,"score_gpt":0.26527274950966556,"score_spread":0.2221034107531346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114359066","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93826497,0.00044832885,0.05962664,0.000017375514,0.000118776945,0.00013120902,4.5068785e-7,0.00006748625,0.0013247374],"genre_scores_gemma":[0.99382216,5.1692757e-7,0.006018912,0.000037917296,0.000090431226,0.0000019324873,1.3011896e-7,0.000019157009,0.0000088182505],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971742,0.0003760338,0.001069741,0.0002782876,0.00042673395,0.0006750033],"domain_scores_gemma":[0.9957279,0.0015151767,0.0012747505,0.0003388976,0.0010028027,0.0001404675],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002719696,0.00023112209,0.0004753271,0.00034062442,0.00022103301,0.000112137786,0.0007178903,0.000057623885,0.000005093782],"category_scores_gemma":[0.0070496593,0.000193842,0.00011587396,0.002179538,0.00004204911,0.0005610461,0.00006242176,0.00080883934,0.0000014480586],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000017156386,0.0013670453,0.3770485,0.00007048877,0.00036603672,0.015506729,0.0040122415,0.02110545,0.06156665,0.0032973203,0.00002356093,0.5156343],"study_design_scores_gemma":[0.010555661,0.025590405,0.029884335,0.0025651944,0.0008487631,0.40806344,0.020775497,0.47190684,0.01697479,0.009466091,0.0003240646,0.00304492],"about_ca_topic_score_codex":0.00022756583,"about_ca_topic_score_gemma":0.00004007887,"teacher_disagreement_score":0.51258934,"about_ca_system_score_codex":0.00017649442,"about_ca_system_score_gemma":0.0013115084,"threshold_uncertainty_score":0.84396094},"labels":[],"label_agreement":null},{"id":"W2115099700","doi":"10.1109/ats.1993.398798","title":"T-BIST: A built-in self-test for analog circuits based on parameter translation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Voltage; Translation (biology); Electronic circuit; Limiting; Built-in self-test; Computer science; Range (aeronautics); Electronic engineering; Sensitivity (control systems); Electrical engineering; Engineering","score_opus":0.05449545554150017,"score_gpt":0.2550203398475161,"score_spread":0.20052488430601592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115099700","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0046521863,0.000078072866,0.97873133,0.0013829863,0.000098760414,0.00033817635,0.0000035892413,0.00037435663,0.014340566],"genre_scores_gemma":[0.979308,0.000003298555,0.019453395,0.001052294,0.000042308842,0.000035847308,0.0000029065216,0.000009807412,0.00009211669],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99883556,0.000031734227,0.00023349757,0.00039588477,0.00018089658,0.00032244943],"domain_scores_gemma":[0.99849534,0.0010012096,0.000050265444,0.00034300977,0.000039054517,0.000071133945],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024265712,0.00013261058,0.00014680557,0.0001824545,0.00008339541,0.000106038155,0.00039355492,0.00006263774,0.00003419402],"category_scores_gemma":[0.00012307534,0.00012279605,0.000087909,0.0004560497,0.000010877703,0.0002405986,0.000010129287,0.00009155534,0.00004098337],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.0903393e-7,0.00036480484,0.008294441,0.000031816453,0.000005069579,0.000016153868,0.00033730158,0.0006094925,0.0005320534,0.0022665174,0.0005308208,0.9870113],"study_design_scores_gemma":[0.00064433954,0.00018639809,0.0034157597,0.000028708531,0.000004499903,0.0000037633085,0.0000029531848,0.99322146,0.0003788379,0.0010875147,0.0008476395,0.00017814063],"about_ca_topic_score_codex":0.000017322192,"about_ca_topic_score_gemma":0.000043410295,"teacher_disagreement_score":0.99261194,"about_ca_system_score_codex":0.000037506208,"about_ca_system_score_gemma":0.00001886312,"threshold_uncertainty_score":0.50074774},"labels":[],"label_agreement":null},{"id":"W2115293262","doi":"10.1109/dsd.2011.9","title":"On Failure Rate Assessment Using an Executable Model of the System","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Executable; Failure rate; Computer science; Key (lock); Reliability engineering; Reliability (semiconductor); Transient (computer programming); Systems engineering; Embedded system; Risk analysis (engineering); Engineering; Computer security; Operating system","score_opus":0.09049000033789781,"score_gpt":0.26057865074855247,"score_spread":0.17008865041065466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115293262","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17061402,0.0000016682196,0.80885994,0.000016366414,0.00007151044,0.0000610355,5.653505e-7,0.00007492734,0.020299958],"genre_scores_gemma":[0.9695839,7.5463824e-8,0.030208245,0.00008372824,0.000008990228,0.0000014117229,9.1005994e-8,0.000004150028,0.00010939527],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999339,0.000062241095,0.00013531095,0.00017742973,0.00014051319,0.00014553092],"domain_scores_gemma":[0.99934185,0.000021096781,0.00008098861,0.00046604744,0.000051528925,0.000038466944],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000276341,0.00006961063,0.00009206677,0.000029335231,0.00012395131,0.000039939816,0.0005932896,0.000024467514,0.000004301958],"category_scores_gemma":[0.0000063988464,0.000042926935,0.000036025576,0.00015591133,0.000014385911,0.00028281446,0.00010648118,0.00006625643,0.000002265422],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.6849688e-7,0.000114420975,0.0013070393,0.000043244472,0.00001134613,0.0000034895345,0.00086232845,0.057109542,0.04381609,0.8939376,0.000050849438,0.0027438828],"study_design_scores_gemma":[0.00005811409,0.000025428832,0.00032012424,0.000062472056,0.0000038041658,0.0000045298593,0.00010906986,0.9918485,0.0052122655,0.0022941274,8.147882e-7,0.000060739098],"about_ca_topic_score_codex":0.00015043531,"about_ca_topic_score_gemma":0.000009739242,"teacher_disagreement_score":0.934739,"about_ca_system_score_codex":0.000034160817,"about_ca_system_score_gemma":0.00008311412,"threshold_uncertainty_score":0.17505096},"labels":[],"label_agreement":null},{"id":"W2115404094","doi":"10.1109/ccece.1999.807257","title":"A fast signature simulation technique for PPSFP simulators","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Signature (topology); Computer science; Computation; Property (philosophy); Algorithm; Table (database); Scheme (mathematics); Computer engineering; Data mining; Mathematics","score_opus":0.019360718157448737,"score_gpt":0.2683151366456939,"score_spread":0.24895441848824515,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115404094","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006964467,0.00002732694,0.99149007,0.000058214377,0.00008911189,0.00031649877,7.176392e-7,0.00026193555,0.0070597017],"genre_scores_gemma":[0.9564053,2.4238253e-7,0.042876326,0.00030230643,0.00003192402,0.000024840498,0.000001174134,0.000007716825,0.00035016163],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99925464,0.00002698722,0.00013780493,0.00025753278,0.00011264756,0.00021036097],"domain_scores_gemma":[0.99929386,0.00026769273,0.000046230096,0.00024488047,0.00009166702,0.000055689175],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024467145,0.000096838456,0.000092994356,0.00007003234,0.00012491444,0.00007735217,0.00025971138,0.0000821609,0.00001253075],"category_scores_gemma":[0.00023361885,0.000083932915,0.000061310595,0.00030111332,0.000010282155,0.00027042048,0.000023491075,0.000082809536,0.000008600721],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.7848937e-7,0.00011664534,0.002079958,0.000053834683,0.000021044254,0.000008811492,0.00045842535,0.32111737,0.031590182,0.5250621,0.00066998537,0.118821174],"study_design_scores_gemma":[0.00030048544,0.00008208374,0.00011194453,0.000022957476,0.0000048384627,0.0000075841567,0.0000225064,0.9377085,0.029281646,0.025340417,0.006830124,0.00028693848],"about_ca_topic_score_codex":0.0000023503972,"about_ca_topic_score_gemma":0.0000013828212,"teacher_disagreement_score":0.95570886,"about_ca_system_score_codex":0.000021417443,"about_ca_system_score_gemma":0.00004039229,"threshold_uncertainty_score":0.3422685},"labels":[],"label_agreement":null},{"id":"W2115695824","doi":"10.1109/imtc.2007.379055","title":"VLSI Circuit Test Vector Compression Technique","year":2007,"lang":"en","type":"article","venue":"Conference proceedings - IEEE Instrumentation/Measurement Technology Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Lossless compression; Computer science; Computer hardware; Very-large-scale integration; Test vector; Data compression; Chip; Embedded system; Overhead (engineering); Benchmark (surveying); Test compression; Automatic test pattern generation; Test set; Electronic circuit; Engineering; Algorithm; Electrical engineering","score_opus":0.06027188924241896,"score_gpt":0.2651712639284405,"score_spread":0.2048993746860215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115695824","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.106492035,0.00007992829,0.87524164,0.0016050043,0.0006073085,0.0012418735,0.0000065579184,0.0024555863,0.012270071],"genre_scores_gemma":[0.99023485,0.00003368594,0.008939413,0.00025844757,0.00010420731,0.00030270396,0.000006370932,0.000038087426,0.00008223855],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99484205,0.00002604111,0.0011061477,0.0014049932,0.0013884291,0.0012323356],"domain_scores_gemma":[0.99543494,0.00011422774,0.00075141154,0.0006613045,0.0027241614,0.00031396246],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0018100889,0.0006520316,0.00057523925,0.0011196708,0.00071075454,0.0007774569,0.0028639804,0.00054245547,0.000075450145],"category_scores_gemma":[0.0007825899,0.0006738966,0.000114339164,0.0020326169,0.0004967014,0.0016045776,0.00039422914,0.0009582363,0.00011886784],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000024372966,0.00021986445,0.039028343,0.00008756644,0.00003530179,0.000020139227,0.00056479056,7.455853e-7,0.7021058,0.09795606,0.00022833451,0.15975063],"study_design_scores_gemma":[0.0016932046,0.0007569685,0.014041082,0.001380515,0.00006404835,0.00034469375,0.0016498355,0.005879174,0.92427033,0.047159012,0.0010868191,0.0016743233],"about_ca_topic_score_codex":0.000027465772,"about_ca_topic_score_gemma":0.00002911505,"teacher_disagreement_score":0.8837428,"about_ca_system_score_codex":0.0004973945,"about_ca_system_score_gemma":0.00060860463,"threshold_uncertainty_score":0.9995712},"labels":[],"label_agreement":null},{"id":"W2115815757","doi":"10.1109/vtest.1998.670905","title":"Transition maximization techniques for enhancing the two-pattern fault coverage of pseudorandom test pattern generators","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Maximization; Pseudorandom number generator; Heuristic; Computer science; Fault coverage; Fault (geology); Automatic test pattern generation; Algorithm; Random number generation; Engineering; Mathematics; Artificial intelligence; Electronic circuit; Mathematical optimization; Electrical engineering","score_opus":0.016866713633605774,"score_gpt":0.2274393128696257,"score_spread":0.21057259923601993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115815757","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010988485,0.00004514635,0.9870365,0.0006275487,0.00007030025,0.00030698307,0.000008036331,0.00018994852,0.0007270496],"genre_scores_gemma":[0.9951435,0.000024058254,0.0034126742,0.0012020143,0.00011871837,0.00003890583,0.000005675464,0.000010953609,0.000043498916],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99903846,0.000043627853,0.00031217985,0.00024073207,0.00017355627,0.00019145333],"domain_scores_gemma":[0.99917245,0.0002823123,0.00012103209,0.00027227067,0.000119242795,0.000032672946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029150644,0.00011989531,0.00014934491,0.000065370776,0.00016561575,0.00010331978,0.0003546989,0.000041605366,0.000029077943],"category_scores_gemma":[0.000056345343,0.000086464235,0.00008244555,0.00022433081,0.000022952081,0.00031687526,0.000027517912,0.00006859197,0.0000047609346],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3574439e-7,0.000060215156,0.0009327189,0.000040505038,0.000007662405,0.0000020099008,0.00087659387,0.00060664077,0.02032762,0.00011943538,0.00023838435,0.9767881],"study_design_scores_gemma":[0.0007989796,0.0001352714,0.00011928895,0.000078393576,0.000017333596,0.000021811667,0.000043008484,0.77330124,0.2245557,0.000509497,0.00019450868,0.0002249682],"about_ca_topic_score_codex":0.00008439141,"about_ca_topic_score_gemma":0.00009192194,"teacher_disagreement_score":0.984155,"about_ca_system_score_codex":0.00001945317,"about_ca_system_score_gemma":0.000010731957,"threshold_uncertainty_score":0.35259092},"labels":[],"label_agreement":null},{"id":"W2116003598","doi":"10.1109/vtest.1997.599445","title":"A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":55,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Robustness (evolution); Probabilistic logic; Subthreshold conduction; Computer science; Current (fluid); Differential (mechanical device); Algorithm; Electronic engineering; Artificial intelligence; Engineering; Transistor; Electrical engineering; Voltage","score_opus":0.05985015777979617,"score_gpt":0.25073245362360624,"score_spread":0.19088229584381006,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116003598","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014244132,0.00012886224,0.9957113,0.00032739522,0.00030228452,0.0005104669,0.000008010363,0.00024390355,0.0013433316],"genre_scores_gemma":[0.98872286,0.0000031756276,0.010461225,0.0002680004,0.00015876479,0.00030810336,0.000009023909,0.00001167711,0.000057160258],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985577,0.000027327309,0.00020824754,0.0005343439,0.00029797418,0.000374425],"domain_scores_gemma":[0.99903715,0.00033188862,0.0000671656,0.00039108764,0.00006180706,0.00011092241],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010346162,0.00019273549,0.00017867004,0.00010420588,0.00017113898,0.00017844657,0.00060701167,0.000052547795,0.00004530334],"category_scores_gemma":[0.00020181036,0.00014871579,0.00013513022,0.00023765418,0.00003126588,0.0001081399,0.00007053216,0.00015545137,0.000010203607],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000023509767,0.0062436834,0.002171521,0.00047009697,0.00002896155,0.0000030152942,0.00037845454,0.01358832,0.0013772935,0.06365487,0.009907649,0.90217376],"study_design_scores_gemma":[0.00057593395,0.00014882254,0.0009380466,0.00005253622,0.000011673622,0.0000011038097,0.0000030763733,0.99699867,0.00042372587,0.00024593118,0.0003715901,0.00022888735],"about_ca_topic_score_codex":0.000007647085,"about_ca_topic_score_gemma":0.000002783853,"teacher_disagreement_score":0.9872984,"about_ca_system_score_codex":0.000051564035,"about_ca_system_score_gemma":0.000020290932,"threshold_uncertainty_score":0.6064454},"labels":[],"label_agreement":null},{"id":"W2116047844","doi":"10.1109/iccd.1995.528823","title":"Concurrent automatic test pattern generation algorithm for combinational circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Automatic test pattern generation; Combinational logic; Computer science; Fault coverage; Test compression; Algorithm; Sequential logic; Test (biology); Reliability engineering; Electronic circuit; Parallel computing; Computer engineering; Logic gate; Engineering","score_opus":0.05776115922850643,"score_gpt":0.2534168806534985,"score_spread":0.19565572142499205,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116047844","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00081034104,0.000062730025,0.9966041,0.00049855484,0.00051826984,0.00017972721,0.000007326275,0.00025010123,0.001068889],"genre_scores_gemma":[0.9976302,0.0000022436516,0.0010241182,0.0005737022,0.00023211079,0.00004478805,0.00001823566,0.000006591718,0.00046800653],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99910796,0.00001778576,0.0002073787,0.0002540402,0.00021015135,0.0002026592],"domain_scores_gemma":[0.99928164,0.00023301464,0.00006860382,0.00016816272,0.0001848138,0.000063765605],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014026028,0.00009724254,0.00009849833,0.00006131555,0.0001708655,0.00017232247,0.00030928478,0.00003177753,0.0001073834],"category_scores_gemma":[0.00013083765,0.00009160767,0.000048836846,0.00015234757,0.000014993945,0.00031341414,0.00003775698,0.00004912045,0.00009806973],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.839994e-12,0.000084692685,0.0003680293,0.000006308394,0.0000035236587,0.0000011871122,0.00007695072,0.00000909121,0.00021152585,0.00040196453,0.0032226248,0.9956141],"study_design_scores_gemma":[0.00033532272,0.000063099134,0.0011929193,0.00001098995,0.0000033721299,0.000013307727,0.0000032546477,0.9974427,0.00031475723,0.00006660758,0.0004226006,0.00013106735],"about_ca_topic_score_codex":0.0000047945855,"about_ca_topic_score_gemma":0.0000026433308,"teacher_disagreement_score":0.9974336,"about_ca_system_score_codex":0.000035250137,"about_ca_system_score_gemma":0.000016678017,"threshold_uncertainty_score":0.37356523},"labels":[{"model":"gemma","categories":[],"domain":null,"study_design":"simulation_or_modeling","genre":"empirical","about_ca_system":false,"about_ca_topic":false,"confidence":"low"},{"model":"gpt","categories":[],"domain":null,"study_design":"design_other","genre":"methods","about_ca_system":false,"about_ca_topic":false,"confidence":"high"}],"label_agreement":"split"},{"id":"W2116058356","doi":"10.1145/1403375.1403437","title":"On automated trigger event generation in post-silicon validation","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Event (particle physics); Computer science; Set (abstract data type); State (computer science); Software bug; Embedded system; Real-time computing; Chip; Computer hardware; Software; Operating system; Programming language","score_opus":0.03669804733634632,"score_gpt":0.26329606386483057,"score_spread":0.22659801652848424,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116058356","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92618287,0.000010549921,0.07029193,0.00045462608,0.00010630705,0.0000857585,2.5846654e-7,0.00045083906,0.002416881],"genre_scores_gemma":[0.998728,0.0000027117037,0.0004606772,0.000480557,0.000037699905,0.0000054378283,0.000011619896,0.0000033297056,0.00027001268],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992865,0.000050357456,0.00016895644,0.00020763441,0.00015457913,0.0001320038],"domain_scores_gemma":[0.99966484,0.00004167725,0.000038819235,0.00017499056,0.00004826794,0.000031406158],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015828054,0.00006651622,0.00006946595,0.00012425298,0.00008198169,0.000037245914,0.0001596315,0.000034135246,0.00002287209],"category_scores_gemma":[0.00007197651,0.00005809092,0.000024413655,0.00028055106,0.0000070460487,0.00029119852,0.000021373147,0.000053779295,0.00010373256],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000024038604,0.0010851403,0.015735047,0.000022291315,0.000029743074,0.00030778017,0.004455947,0.07441488,0.32491976,0.11220878,0.01775708,0.44906116],"study_design_scores_gemma":[0.0002589417,0.00007401691,0.024086695,0.0000070728456,7.120495e-7,0.000024913452,0.0000036198658,0.95331883,0.021885207,0.0001964574,0.00003940376,0.000104120845],"about_ca_topic_score_codex":0.000082674946,"about_ca_topic_score_gemma":0.000017978951,"teacher_disagreement_score":0.878904,"about_ca_system_score_codex":0.00004468504,"about_ca_system_score_gemma":0.000049394122,"threshold_uncertainty_score":0.2368879},"labels":[],"label_agreement":null},{"id":"W2116342311","doi":"10.1109/ectc.1991.163932","title":"Determination of PLCC socket contact normal force and reliability","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Reliability (semiconductor); Reliability engineering; Computer science; Failure rate; Range (aeronautics); Engineering; Physics","score_opus":0.01923081462694282,"score_gpt":0.2254834205652625,"score_spread":0.20625260593831968,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116342311","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26097763,0.00003087771,0.72453624,0.00015948131,0.000037627913,0.000050353083,5.345536e-7,0.000062698775,0.014144582],"genre_scores_gemma":[0.9892401,0.000003640685,0.010186521,0.00007421964,0.000011507621,0.0000011298853,2.2492928e-7,0.0000015159242,0.00048112782],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995411,0.00001930428,0.0001256811,0.0001392734,0.00007589134,0.00009871768],"domain_scores_gemma":[0.9996062,0.000109247536,0.00004649595,0.00015902286,0.00004575502,0.000033300497],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015380821,0.000045245706,0.00007323835,0.000026767324,0.00004669044,0.000026867268,0.00015317646,0.000023331766,0.000024627103],"category_scores_gemma":[0.000082124054,0.000039058956,0.000020247744,0.000087125954,0.000018054023,0.00026426345,0.000054216092,0.000037149814,0.0000041934486],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.2869098e-7,0.00005221777,0.03162561,0.000040104074,0.000001848126,0.00000414928,0.0009192817,0.0000096825515,0.0028700365,0.007861006,0.000088159984,0.95652777],"study_design_scores_gemma":[0.0003407547,0.00015859208,0.04451945,0.000022647375,0.0000045904144,0.00002985017,0.000032815806,0.9422853,0.007486772,0.0048829895,0.000080194586,0.00015604243],"about_ca_topic_score_codex":0.000025685304,"about_ca_topic_score_gemma":0.000008223259,"teacher_disagreement_score":0.9563717,"about_ca_system_score_codex":0.000007727158,"about_ca_system_score_gemma":0.0000048421034,"threshold_uncertainty_score":0.1592778},"labels":[],"label_agreement":null},{"id":"W2116715819","doi":"10.1109/mdat.2013.2279752","title":"An Analysis of Industrial SRAM Test Results—A Comprehensive Study on Effectiveness and Classification of March Test Algorithms","year":2013,"lang":"en","type":"article","venue":"IEEE Design and Test","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"Infineon Technologies; Technische Universität München; Augsburg University","keywords":"Test (biology); Algorithm; Identification (biology); Automotive industry; Computer science; Microcontroller; Static random-access memory; Cover (algebra); Embedded system; Reliability engineering; Engineering; Computer hardware","score_opus":0.09669473654328817,"score_gpt":0.3069813540498969,"score_spread":0.21028661750660874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116715819","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95195425,0.00002021594,0.04703084,0.000046611418,0.000059019127,0.00073101895,0.000043307056,0.0000518812,0.00006285115],"genre_scores_gemma":[0.99915653,0.0000037142295,0.0007334136,0.000014510176,0.00004121023,0.000031719497,0.000007556522,0.000007695335,0.0000036263984],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9983541,0.00030306866,0.00039451348,0.00049982796,0.0002632023,0.0001853072],"domain_scores_gemma":[0.9904356,0.00843477,0.00025206662,0.00045528612,0.00031121337,0.00011103645],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00057229534,0.00016831142,0.0004109772,0.00035486123,0.00011161232,0.00011128409,0.00031956047,0.00008571509,0.0000012608161],"category_scores_gemma":[0.00078380463,0.00014632486,0.000041917385,0.0010593873,0.00011977771,0.0002683121,0.000039661332,0.0001524515,0.0000026974747],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007643568,0.0020113864,0.666071,0.000026760963,0.00016384503,0.000010390682,0.0009144685,0.0005670908,0.17633967,0.00009918917,0.000038121812,0.15375043],"study_design_scores_gemma":[0.00091956666,0.0021659846,0.786186,0.000045503086,0.00011281405,0.000002886657,0.00019855319,0.20721975,0.0029539997,0.00006420072,0.0000013179796,0.00012946139],"about_ca_topic_score_codex":0.0002723612,"about_ca_topic_score_gemma":0.0000067925607,"teacher_disagreement_score":0.20665266,"about_ca_system_score_codex":0.000020165511,"about_ca_system_score_gemma":0.00004665332,"threshold_uncertainty_score":0.5966955},"labels":[],"label_agreement":null},{"id":"W2117580189","doi":"10.1109/dftvs.1994.630022","title":"Design of cover circuits for monitoring the output of a MISA","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"Natural Sciences and Engineering Research Council of Canada; Information Technology Research Centre","keywords":"Cover (algebra); Overhead (engineering); Electronic circuit; Fault detection and isolation; Fault (geology); Computer science; Automatic test pattern generation; Sequence (biology); Fault coverage; Built-in self-test; Mixed-signal integrated circuit; Electronic engineering; Algorithm; Engineering; Embedded system; Electrical engineering; Artificial intelligence","score_opus":0.10951158934946596,"score_gpt":0.257236698306589,"score_spread":0.14772510895712304,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117580189","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004394934,0.0001735589,0.9918982,0.00010828001,0.00011805932,0.00013406761,5.426813e-7,0.000033764307,0.0031386304],"genre_scores_gemma":[0.9934872,0.0000054390416,0.0057038856,0.000037030375,0.000047176574,0.0000065258864,4.3211152e-8,0.0000036218128,0.00070911297],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99940735,0.000024426656,0.0001697002,0.00012299583,0.00013729927,0.00013820353],"domain_scores_gemma":[0.9991093,0.00044113613,0.00008590669,0.00025533332,0.0000857074,0.000022574599],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024471123,0.00005599449,0.000103303,0.000030961608,0.00005386937,0.000021291293,0.00049444346,0.000021546814,0.000009129151],"category_scores_gemma":[0.00010480325,0.000037776317,0.000048593465,0.00016522303,0.000024307967,0.00011957119,0.0000399487,0.00003404209,0.0000064998344],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.2645738e-7,0.00016369858,0.008732569,0.00011063926,0.000060100087,0.0000031882998,0.0044330223,0.006729387,0.046611708,0.014188142,0.0029876628,0.91597956],"study_design_scores_gemma":[0.0007352346,0.00028551242,0.0032940253,0.00013846664,0.000024518644,0.000017210103,0.00014244994,0.8719659,0.11954532,0.0028946698,0.00068278296,0.00027390014],"about_ca_topic_score_codex":0.000011292397,"about_ca_topic_score_gemma":9.79747e-8,"teacher_disagreement_score":0.98909223,"about_ca_system_score_codex":0.0000069305256,"about_ca_system_score_gemma":0.000012744359,"threshold_uncertainty_score":0.15404736},"labels":[],"label_agreement":null},{"id":"W2117612279","doi":"10.1109/dftvs.1997.628332","title":"Error identification and data recovery in MISR-based data compaction","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Compaction; Signature (topology); Identification (biology); Scheme (mathematics); Data stream mining; Shift register; Data mining; Real-time computing; Engineering; Mathematics; Telecommunications","score_opus":0.22407503344947755,"score_gpt":0.3259720487690444,"score_spread":0.10189701531956685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117612279","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026576689,0.0002611421,0.96748394,0.0022009648,0.00023127285,0.000119622884,0.000033984634,0.00017834804,0.0029140157],"genre_scores_gemma":[0.99557585,0.00001565408,0.0037761212,0.00024007852,0.00002735842,8.5875087e-7,0.00015797032,0.000003128907,0.00020298791],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991188,0.000040375635,0.0001632677,0.00045033917,0.00011197333,0.00011521467],"domain_scores_gemma":[0.9982553,0.00009890791,0.00005382491,0.00154158,0.000014224858,0.000036176585],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044098505,0.00005542892,0.000067572466,0.000082184175,0.000059456688,0.0001900572,0.0011778563,0.000025984562,0.000028754212],"category_scores_gemma":[0.00013873345,0.000053576874,0.0000044625826,0.00023642862,0.000015156557,0.0015856113,0.0002918248,0.00006934393,0.000045033117],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.9818204e-7,0.00014579356,0.0124660535,0.00002801524,0.0000060208845,0.000012163231,0.000101084785,0.0002579853,0.0032056195,0.00064242946,0.0178116,0.9653229],"study_design_scores_gemma":[0.00013702331,0.0000078233115,0.014656489,0.000014459002,0.0000021528112,0.0000065498525,0.000014405273,0.98372877,0.00008735009,0.00014423292,0.0011259991,0.00007472015],"about_ca_topic_score_codex":0.00019929477,"about_ca_topic_score_gemma":0.00021594527,"teacher_disagreement_score":0.9834708,"about_ca_system_score_codex":0.000014123603,"about_ca_system_score_gemma":0.000012495213,"threshold_uncertainty_score":0.21887696},"labels":[],"label_agreement":null},{"id":"W2117876316","doi":"10.1109/ats.2001.990282","title":"Design of an optimal test access architecture using a genetic algorithm","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Serialization; Computer science; System on a chip; Genetic algorithm; Test (biology); Test data; Core (optical fiber); Architecture; Data access; Parallel computing; Embedded system; Programming language","score_opus":0.07132450536246449,"score_gpt":0.27515022722123017,"score_spread":0.20382572185876568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117876316","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011114222,0.00008990265,0.9880851,0.000034201603,0.0000382772,0.00008102273,7.596584e-7,0.00011090127,0.00044563523],"genre_scores_gemma":[0.3384471,0.0000018575485,0.66137195,0.00009090727,0.000048940765,0.0000013226154,1.6899983e-7,0.00000617755,0.000031600077],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99911004,0.000047480597,0.0001707858,0.0002674812,0.00017278132,0.0002314044],"domain_scores_gemma":[0.999336,0.00013073534,0.00006722353,0.0003303135,0.000051495383,0.00008423816],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001040449,0.000102616184,0.000121338824,0.00009587286,0.0000827785,0.00014780524,0.0008978227,0.00003579786,0.000059862687],"category_scores_gemma":[0.00003935264,0.00008821616,0.00002918632,0.00037470888,0.000032798594,0.00034891948,0.00013955754,0.000082588165,0.0000057045],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.9982773e-8,0.00008062243,0.00022519467,0.0000059532995,0.000004262934,0.000033636115,0.00027688293,0.16099496,0.0036437875,0.000015888323,0.000016382113,0.8347024],"study_design_scores_gemma":[0.00010084546,0.00009401867,0.000567744,0.000014082173,0.000004280766,0.00018200003,0.0000055161345,0.99491096,0.0037540677,0.00024007865,0.000005943011,0.0001204778],"about_ca_topic_score_codex":0.00003723801,"about_ca_topic_score_gemma":5.013481e-7,"teacher_disagreement_score":0.8345819,"about_ca_system_score_codex":0.000010884889,"about_ca_system_score_gemma":0.000023163659,"threshold_uncertainty_score":0.35973507},"labels":[],"label_agreement":null},{"id":"W2118049790","doi":"10.1109/mtdt.2002.1029772","title":"Fault modeling and pattern-sensitivity testing for a multilevel DRAM","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"CMC Microsystems","keywords":"Dram; Computer science; Sensitivity (control systems); Noise (video); Flash (photography); Fault (geology); Data retention; SIGNAL (programming language); Fault coverage; Electronic engineering; Dynamic random-access memory; Flash memory; Computer hardware; Semiconductor memory; Electronic circuit; Electrical engineering; Engineering; Physics","score_opus":0.0684993667024813,"score_gpt":0.2658015351693046,"score_spread":0.1973021684668233,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118049790","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08926769,0.000021874075,0.9083655,0.0000627988,0.000059921644,0.000112192014,0.000001148701,0.00017338505,0.0019355189],"genre_scores_gemma":[0.8976692,3.5760323e-7,0.10191016,0.00032102203,0.0000271881,0.0000074186746,3.8053585e-7,0.000006794695,0.000057469897],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991092,0.000037651585,0.00014669423,0.000337238,0.000094651514,0.00027455526],"domain_scores_gemma":[0.99912125,0.0004742355,0.000036984868,0.00017998763,0.00011030764,0.00007722985],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004380559,0.00010597354,0.00011761991,0.00004114379,0.00020362501,0.00014543126,0.00010607475,0.00003570734,8.828877e-7],"category_scores_gemma":[0.00078799913,0.000096080366,0.000029234452,0.000110404566,0.000012789236,0.00026963666,0.000055306937,0.00007026974,0.0000030581616],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.216019e-8,0.000032321313,0.008118695,0.000030529496,0.0000065866866,0.000012978686,0.0003043554,0.004922528,0.0052474784,0.008423603,0.000023177734,0.9728777],"study_design_scores_gemma":[0.000209598,0.000024408811,0.00048595326,0.000025609983,0.0000027152473,0.000054832268,0.000026872873,0.99625033,0.0005672327,0.0021841945,0.000024281742,0.0001439863],"about_ca_topic_score_codex":0.000103159786,"about_ca_topic_score_gemma":0.000019170922,"teacher_disagreement_score":0.99132776,"about_ca_system_score_codex":0.0000115563835,"about_ca_system_score_gemma":0.000032462176,"threshold_uncertainty_score":0.39180437},"labels":[],"label_agreement":null},{"id":"W2118138621","doi":"10.1109/test.1995.529825","title":"Non-robust versus robust [test generation]","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Robustness (evolution); Path (computing); Computer science; Test (biology); Automatic test pattern generation; Robust control; Control theory (sociology); Artificial intelligence; Engineering; Electronic circuit; Control system","score_opus":0.1156933080281886,"score_gpt":0.2360339545146501,"score_spread":0.12034064648646149,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118138621","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005040833,0.000071583665,0.8665753,0.001091638,0.000689922,0.000066819804,6.5266624e-7,0.0003333469,0.1261299],"genre_scores_gemma":[0.9714868,0.0000109237235,0.023376875,0.0004949064,0.00044925834,0.000005535974,0.000002139741,0.00000817241,0.00416541],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99908566,0.000009992019,0.00017010428,0.0003037597,0.00017720989,0.00025324358],"domain_scores_gemma":[0.999322,0.0001071518,0.000043716595,0.0003743577,0.000061338505,0.00009145942],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010752075,0.00010382726,0.00008863973,0.00005756171,0.000199571,0.0002234665,0.00050335604,0.000040333947,0.0003132134],"category_scores_gemma":[0.0001017316,0.000089979374,0.00004333057,0.00033428316,0.000019646875,0.0004168971,0.000090320085,0.00008762269,0.0007320693],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.0323886e-7,0.00059790415,0.010887768,0.000027093785,0.000055079177,0.0002285449,0.001506304,0.055462707,0.011011129,0.044014856,0.23428956,0.6419188],"study_design_scores_gemma":[0.00035274183,0.000061425475,0.00043044722,0.000004795263,0.0000030502342,0.000014909708,0.00001008473,0.9969022,0.0006484961,0.000025077143,0.0013829883,0.00016373442],"about_ca_topic_score_codex":0.000026870615,"about_ca_topic_score_gemma":0.000034649358,"teacher_disagreement_score":0.9664459,"about_ca_system_score_codex":0.00002633407,"about_ca_system_score_gemma":0.000014058712,"threshold_uncertainty_score":0.94095147},"labels":[],"label_agreement":null},{"id":"W2118539006","doi":"10.1109/mwscas.2001.986185","title":"Induced error-correcting code for 2 bit-per-cell multi-level DRAM","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Dram; Computer science; Error detection and correction; Bit (key); Reliability (semiconductor); Code (set theory); Parallel computing; Bit error rate; Soft error; Arithmetic; Algorithm; Random error; Random access memory; Dynamic random-access memory; Computer hardware; Decoding methods; Electronic engineering; Semiconductor memory; Programming language; Mathematics; Computer network; Statistics; Engineering","score_opus":0.1954548406621447,"score_gpt":0.2995626253555817,"score_spread":0.10410778469343701,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118539006","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06013488,0.000056785135,0.92804164,0.00035750223,0.0005457302,0.00021968993,0.0000043925934,0.0005015931,0.010137776],"genre_scores_gemma":[0.92264336,0.0000011506513,0.07195666,0.00067195925,0.000112436406,0.000021277116,0.0000013082198,0.000016793505,0.0045750467],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985845,0.000029680008,0.00026624286,0.00047488528,0.00017041076,0.00047429232],"domain_scores_gemma":[0.99900264,0.00027667775,0.000100465775,0.0003888879,0.00010829002,0.00012307058],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025995466,0.00017022635,0.00017537993,0.00010291849,0.00031095653,0.00018526257,0.00071606494,0.00008194108,0.000053733867],"category_scores_gemma":[0.00020269948,0.00015532068,0.0000982773,0.0003054042,0.000015807762,0.00037734784,0.00012703896,0.00016546136,0.0002020895],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.5950907e-7,0.0002816236,0.0019612536,0.000036899648,0.0000121746025,0.0000111957215,0.00203433,0.00015139705,0.030551603,0.0012155577,0.0025804872,0.96116334],"study_design_scores_gemma":[0.00086055556,0.00010239943,0.0007885649,0.00003008682,0.000006855162,0.000037129495,0.00018620948,0.97602826,0.020139787,0.00016122975,0.0012594482,0.00039946332],"about_ca_topic_score_codex":0.000060598595,"about_ca_topic_score_gemma":0.00008663203,"teacher_disagreement_score":0.97587687,"about_ca_system_score_codex":0.000035619832,"about_ca_system_score_gemma":0.000025844327,"threshold_uncertainty_score":0.6333794},"labels":[],"label_agreement":null},{"id":"W2118682322","doi":"10.1109/newcas.2006.250947","title":"Redefining the Role of Functional Testing","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Computer science; Functional testing; Keyword-driven testing; Reuse; Test (biology); White-box testing; Integration testing; Reliability engineering; Manual testing; System testing; Model-based testing; Test case; Software engineering; Programming language; Machine learning; Engineering; Software; Software development","score_opus":0.024078330861152526,"score_gpt":0.19309703607362022,"score_spread":0.1690187052124677,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118682322","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030639736,0.00018161217,0.48101687,0.00024833434,0.00008701447,0.00003116515,2.5628796e-7,0.00018305244,0.48761198],"genre_scores_gemma":[0.993111,7.633357e-8,0.0065073697,0.00007214059,0.00007991429,0.0000013453547,3.8222583e-7,0.0000019796717,0.0002257631],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995195,0.000013337892,0.00012161441,0.00010720446,0.00012972967,0.000108568274],"domain_scores_gemma":[0.9994601,0.0002644396,0.0000531474,0.00015594183,0.0000555364,0.000010850986],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001825424,0.000040073362,0.000045352357,0.000023049632,0.00011939004,0.000039008177,0.00024386287,0.000012224764,0.000009373798],"category_scores_gemma":[0.00008378724,0.00002606574,0.00002278875,0.00027498967,0.000020476136,0.00010156014,0.0000668057,0.000048418893,0.000012089136],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.2902613e-8,0.000021217844,0.072051965,0.0000023230398,0.0000033605063,0.0000014753316,0.000055082925,0.0024679143,0.034118265,0.58528423,0.00038277506,0.30561137],"study_design_scores_gemma":[0.00018902672,0.00005188409,0.22525719,0.000040058527,0.000006422904,0.00008616232,0.00015797264,0.60098314,0.010746593,0.15965638,0.0026081314,0.00021704301],"about_ca_topic_score_codex":0.00024144478,"about_ca_topic_score_gemma":0.0000073591214,"teacher_disagreement_score":0.9624713,"about_ca_system_score_codex":0.0000050792246,"about_ca_system_score_gemma":0.000028656752,"threshold_uncertainty_score":0.106293},"labels":[],"label_agreement":null},{"id":"W2118738524","doi":"10.1109/ccece.2005.1557354","title":"Nouveau wrapper P1500 incorporant une structure bist pour le test des IP et des interconnexions d'un SoC","year":2006,"lang":"fr","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Built-in self-test; Embedded system","score_opus":0.03189777839551394,"score_gpt":0.24652405973396502,"score_spread":0.21462628133845107,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118738524","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21360815,0.0037283436,0.7319596,0.0139175225,0.000735305,0.00022425258,0.00008248358,0.00047244187,0.035271935],"genre_scores_gemma":[0.9379838,0.00006105454,0.052323308,0.0011016828,0.00042088065,0.000006147184,0.000021010574,0.000044588425,0.008037514],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9971728,0.00019431976,0.00062178785,0.00078441115,0.00029896692,0.0009277415],"domain_scores_gemma":[0.99796975,0.000609404,0.00021839146,0.000586536,0.00036773033,0.00024818687],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004020912,0.00048182273,0.0004045259,0.000187177,0.0009551845,0.0007559487,0.0010089125,0.0002301494,0.00028503276],"category_scores_gemma":[0.0002594127,0.00044375684,0.00021656656,0.0012001395,0.00088599557,0.0012134882,0.0003912536,0.0004939566,0.00017989898],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.890678e-7,0.0008216265,0.068712205,0.00022760757,0.00006680089,0.00032101534,0.003387464,0.0010684491,0.022966288,0.3762214,0.0068117334,0.5193944],"study_design_scores_gemma":[0.0015308498,0.00039460932,0.15483885,0.0012320753,0.0000994468,0.0014834595,0.0018214501,0.066023774,0.016771547,0.7497332,0.0043959594,0.0016747902],"about_ca_topic_score_codex":0.027075967,"about_ca_topic_score_gemma":0.023752095,"teacher_disagreement_score":0.72437567,"about_ca_system_score_codex":0.00012867143,"about_ca_system_score_gemma":0.0007593391,"threshold_uncertainty_score":0.9998014},"labels":[],"label_agreement":null},{"id":"W2118869825","doi":"10.1109/cicc.1997.606616","title":"Improving the testability of mixed-signal integrated circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Testability; Mixed-signal integrated circuit; Computer science; Design for testing; Electronic circuit; SIGNAL (programming language); Automatic test equipment; Integrated circuit; Automatic test pattern generation; Test (biology); Electronic engineering; Reliability engineering; Engineering; Electrical engineering","score_opus":0.03060742267965042,"score_gpt":0.20697697105235854,"score_spread":0.17636954837270813,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118869825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12912425,0.00013763309,0.85780966,0.00032862922,0.000132686,0.00011234788,0.0000014503983,0.00021956714,0.012133781],"genre_scores_gemma":[0.9989204,0.0000011646467,0.00072286755,0.00011645646,0.000026236825,0.0000031763389,3.003602e-7,0.0000037802586,0.00020564476],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990289,0.000074027805,0.00024025241,0.00024588534,0.0001935695,0.00021732143],"domain_scores_gemma":[0.99895895,0.00031721086,0.00008745511,0.00046077053,0.00012649994,0.000049089194],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004400938,0.00009275461,0.00011729021,0.000039247763,0.00011732996,0.00007296846,0.0008161152,0.000032809403,0.00014400829],"category_scores_gemma":[0.0002482254,0.000056399273,0.000060604743,0.0005077663,0.00007632313,0.00024347242,0.000119177304,0.00014016182,0.00003033933],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3223236e-8,0.000056022833,0.011562261,0.000011759528,0.0000052635983,0.0000027288022,0.00030394018,0.00001906488,0.011939244,0.005505641,0.00029844834,0.9702956],"study_design_scores_gemma":[0.00035642006,0.0001673912,0.032221027,0.000051114017,0.000014205219,0.000064571395,0.0002640568,0.9248737,0.038614187,0.0025961336,0.00038831157,0.00038888285],"about_ca_topic_score_codex":0.00020924331,"about_ca_topic_score_gemma":0.000023103874,"teacher_disagreement_score":0.96990675,"about_ca_system_score_codex":0.00002042547,"about_ca_system_score_gemma":0.00002955531,"threshold_uncertainty_score":0.22998956},"labels":[],"label_agreement":null},{"id":"W2118872302","doi":"10.1145/1629911.1630126","title":"FPGA-based accelerator for the verification of leading-edge wireless systems","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta; TransAlta (Canada)","funders":"","keywords":"Field-programmable gate array; Physical layer; Computer science; PHY; Wireless; Embedded system; Software; Time to market; Layer (electronics); Channel (broadcasting); Gate array; Computer hardware; Computer architecture; Computer network; Operating system","score_opus":0.04744579289851898,"score_gpt":0.27119338711830915,"score_spread":0.22374759421979018,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118872302","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01686379,0.000109984925,0.98067766,0.00060782215,0.0001695213,0.00021388964,0.0000011369841,0.000103024366,0.0012531443],"genre_scores_gemma":[0.99888176,0.0000011375962,0.0006348808,0.00025525937,0.00006317013,0.000014114068,0.0000012167785,0.000002949547,0.00014549014],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993999,0.000018433539,0.00017085108,0.00016088283,0.000114495866,0.00013540653],"domain_scores_gemma":[0.9992264,0.00020921757,0.0000907191,0.00033445202,0.00011166781,0.000027575848],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026328766,0.0000630735,0.000104819075,0.000034725275,0.00011673405,0.00007378379,0.0005533886,0.000027344906,0.0000013404708],"category_scores_gemma":[0.00003556495,0.000041969553,0.000045234974,0.00021293374,0.000015874235,0.00014567623,0.000009794097,0.000036896174,0.0000062831186],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012513242,0.00013005912,0.0008553612,0.00009481323,0.000017244445,0.0000011679899,0.00039387916,0.0027305686,0.077142924,0.34083742,0.0024447134,0.57535064],"study_design_scores_gemma":[0.00025918306,0.00010956255,0.0024410244,0.00004199608,0.0000073179813,0.0000021460698,0.000046337445,0.9553517,0.040318016,0.000267384,0.0010389282,0.00011641084],"about_ca_topic_score_codex":0.000016712329,"about_ca_topic_score_gemma":0.0000015342004,"teacher_disagreement_score":0.982018,"about_ca_system_score_codex":0.000015104909,"about_ca_system_score_gemma":0.00005305393,"threshold_uncertainty_score":0.17114687},"labels":[],"label_agreement":null},{"id":"W2118952760","doi":"10.1109/tcad.2008.2006091","title":"Automated Scan Chain Division for Reducing Shift and Capture Power During Broadside At-Speed Test","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Scan chain; Automatic test pattern generation; Fault coverage; Division (mathematics); Broadside; Power (physics); Computer science; SIGNAL (programming language); Fault (geology); Algorithm; Real-time computing; Engineering; Electronic circuit; Integrated circuit; Electrical engineering; Arithmetic; Mathematics","score_opus":0.02896202890509353,"score_gpt":0.2295475162427321,"score_spread":0.20058548733763856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118952760","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24254745,0.00028645204,0.755333,0.00004119417,0.0005635665,0.0006254947,0.000037213173,0.00052787777,0.000037749407],"genre_scores_gemma":[0.99793166,0.000040146944,0.0017221643,0.000040007777,0.000045189394,0.00003307807,0.0000046569185,0.000038762362,0.00014436217],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973481,0.00020726975,0.00077645044,0.00082033477,0.00034865746,0.0004991848],"domain_scores_gemma":[0.99785256,0.00083680206,0.00031431916,0.00046855508,0.00028197773,0.00024579332],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00051279535,0.00042208517,0.00064386614,0.00045122879,0.0008363044,0.00020458637,0.00040618115,0.00019057997,0.0000029662067],"category_scores_gemma":[0.00003485103,0.00036964566,0.00012552126,0.00058513763,0.00013082412,0.00038729838,0.000009226487,0.00029702426,0.000003079677],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004238405,0.0011378783,0.0014287288,0.0010640074,0.0005904422,0.00039936329,0.01457349,0.43471906,0.45553502,0.00081088365,0.0009526919,0.088746026],"study_design_scores_gemma":[0.0013514269,0.000704826,0.002092092,0.0010285117,0.000028286437,0.0009123622,0.000112656984,0.977538,0.015700383,0.000028600325,0.00001538647,0.00048748648],"about_ca_topic_score_codex":0.00045042066,"about_ca_topic_score_gemma":0.000010389101,"teacher_disagreement_score":0.7553842,"about_ca_system_score_codex":0.00015061995,"about_ca_system_score_gemma":0.0001393566,"threshold_uncertainty_score":0.99987555},"labels":[],"label_agreement":null},{"id":"W2119744932","doi":"10.1109/ccece.2003.1226353","title":"Creating a reusable testbench using cadence's testbuilder and AMBA TVM","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Interface (matter); Database transaction; Cadence; Computer architecture; System on a chip; Embedded system; Chip; Formal verification; Transaction processing; Database; Software engineering; Programming language; Operating system; Engineering; Electronic engineering; Telecommunications","score_opus":0.028646314190355664,"score_gpt":0.25799068309535883,"score_spread":0.22934436890500318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119744932","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40665755,0.00023328957,0.57415485,0.00041493925,0.000080151316,0.00009956218,3.7499953e-7,0.00031806243,0.018041218],"genre_scores_gemma":[0.8893971,0.0000039281754,0.109917544,0.00038607122,0.00007066433,0.0000022598188,2.7422217e-7,0.000007929292,0.00021422192],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99880946,0.000018097811,0.00020052989,0.0004063008,0.00019953703,0.00036607007],"domain_scores_gemma":[0.9993038,0.000120573,0.0000668818,0.00031822163,0.00006686052,0.00012364569],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002326772,0.00013665172,0.000143647,0.00008298527,0.00035839694,0.00032630708,0.0003892385,0.000053856344,0.000012119231],"category_scores_gemma":[0.00023079428,0.00012043518,0.000028636958,0.0004715293,0.000053180287,0.0007257012,0.00021789399,0.00013660293,0.000014619192],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.8436e-7,0.00033601056,0.20695145,0.00017902523,0.00006545146,0.0005171856,0.0071903802,0.017390078,0.1685597,0.39395094,0.00030893658,0.20455036],"study_design_scores_gemma":[0.0030964308,0.0005756025,0.05894016,0.0015153448,0.00007542557,0.0036980566,0.0012188454,0.73474836,0.030906709,0.16181216,0.00068220805,0.002730711],"about_ca_topic_score_codex":0.001135947,"about_ca_topic_score_gemma":0.00002411429,"teacher_disagreement_score":0.7173583,"about_ca_system_score_codex":0.000056049514,"about_ca_system_score_gemma":0.00012999731,"threshold_uncertainty_score":0.4911204},"labels":[],"label_agreement":null},{"id":"W2119921764","doi":"10.1109/cicc.2005.1568664","title":"Behavioral test benches for digital clock and data recovery circuits using verilog-A","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Computer science; Pseudorandom binary sequence; Verilog; Electronic circuit; Pseudorandom number generator; Digital pattern generator; Digital electronics; Generator (circuit theory); Electronic engineering; Computer hardware; Field-programmable gate array; Algorithm; Binary number; Engineering; Electrical engineering; Mathematics; Telecommunications; Arithmetic; Chip","score_opus":0.09383346203653539,"score_gpt":0.3027603931038529,"score_spread":0.2089269310673175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119921764","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28656465,0.00023060032,0.7096469,0.00008741506,0.00019288115,0.00017094439,0.00012345541,0.00021127045,0.0027718756],"genre_scores_gemma":[0.9911028,0.0000015734296,0.008417113,0.000057309582,0.00016141203,0.000002248034,0.00006216299,0.000009159256,0.00018623458],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989508,0.0000055794567,0.00018709834,0.00047198948,0.00011564014,0.00026891354],"domain_scores_gemma":[0.9990996,0.00021182376,0.000059447353,0.00053080387,0.000043727257,0.000054556996],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012797285,0.00011568181,0.0001246898,0.00005298837,0.00018065446,0.0005864647,0.0006425686,0.00004456941,0.0000024828082],"category_scores_gemma":[0.000092664064,0.000110235356,0.000027858507,0.00015114647,0.000039951443,0.0016625879,0.00037751842,0.000051673735,0.0000035189346],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.0276846e-7,0.00030708412,0.15938884,0.00004443046,0.000010941795,0.00003098228,0.000064121494,0.00010396891,0.00800061,0.008056471,0.0031202661,0.820872],"study_design_scores_gemma":[0.002157872,0.0010173402,0.07147453,0.00024260448,0.00011915088,0.00074546854,0.00018411677,0.8738855,0.0032602553,0.031294484,0.013289665,0.0023290215],"about_ca_topic_score_codex":0.00016790268,"about_ca_topic_score_gemma":0.000032765016,"teacher_disagreement_score":0.8737815,"about_ca_system_score_codex":0.000020388745,"about_ca_system_score_gemma":0.000055425597,"threshold_uncertainty_score":0.5655293},"labels":[],"label_agreement":null},{"id":"W2120350358","doi":"10.1109/ccece.1999.807244","title":"1.5 volts Iddq/Iddt current monitor","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Iddq testing; CMOS; Electronic circuit; Electronic engineering; Electrical engineering; Current (fluid); Transient (computer programming); Voltage; Mixed-signal integrated circuit; Engineering; Volt; Computer science","score_opus":0.02714651959193074,"score_gpt":0.2578261605136028,"score_spread":0.23067964092167206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120350358","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015941774,0.00065351214,0.92635745,0.00012673132,0.0011765301,0.0000692905,3.214504e-7,0.00039417564,0.055280235],"genre_scores_gemma":[0.99514306,0.000008361511,0.004036437,0.00013855795,0.00008241093,0.000003803206,2.7124696e-7,0.0000044497815,0.00058264],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99919206,0.000033876862,0.00012748345,0.00024163575,0.00016149631,0.00024343896],"domain_scores_gemma":[0.9994751,0.00004676186,0.000031682557,0.000306377,0.00004535775,0.00009472151],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016079431,0.0000847884,0.00007919864,0.000046632038,0.00009799321,0.00010888735,0.00039004034,0.000020896574,0.00003531363],"category_scores_gemma":[0.00008851293,0.00007104692,0.000042113174,0.00025218725,0.00001294634,0.00024552838,0.0000497358,0.0000900243,0.00030825206],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.746105e-8,0.00006783661,0.0077018877,0.0000094399265,0.0000043734203,0.0000106855005,0.00016203705,0.000017729611,0.000555127,0.16805056,0.0028224739,0.8205978],"study_design_scores_gemma":[0.0029167824,0.00045610568,0.06328601,0.00039186788,0.00004156629,0.00038452033,0.0003051718,0.16687892,0.06700063,0.09383294,0.6008433,0.0036621836],"about_ca_topic_score_codex":0.000010210888,"about_ca_topic_score_gemma":0.0000019560534,"teacher_disagreement_score":0.9792013,"about_ca_system_score_codex":0.000016828162,"about_ca_system_score_gemma":0.00003778341,"threshold_uncertainty_score":0.39620593},"labels":[],"label_agreement":null},{"id":"W2120428171","doi":"","title":"Using Sparse Crossbars within LUT Clusters","year":2001,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Crossbar switch; Lookup table; Parallel computing; Computer science; Overhead (engineering); Path (computing); Spare part; Cluster (spacecraft); Routing (electronic design automation); Field-programmable gate array; Block (permutation group theory); Sparse matrix; Algorithm; Topology (electrical circuits); Embedded system; Mathematics; Computer network; Engineering; Combinatorics; Physics; Telecommunications","score_opus":0.0873540685684595,"score_gpt":0.29315580432665317,"score_spread":0.20580173575819366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120428171","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21615928,0.000023788014,0.76406956,0.00018371486,0.00026708472,0.000041256873,1.359877e-7,0.00024271438,0.01901246],"genre_scores_gemma":[0.96664864,0.000001496337,0.031349987,0.0009879103,0.00006983822,7.9133713e-7,2.8388072e-7,0.000006562698,0.0009345082],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990877,0.00002363273,0.00017244332,0.00026899992,0.00016681227,0.00028043607],"domain_scores_gemma":[0.9994588,0.000035761223,0.000054954202,0.00031869835,0.000037769987,0.000093998555],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021860073,0.00009529384,0.00009578468,0.000065287015,0.00018034008,0.00022845516,0.00048703136,0.000034341203,0.000026620535],"category_scores_gemma":[0.000038165825,0.000084184256,0.00004165048,0.00037155312,0.000035250756,0.00048043436,0.0001362657,0.00008581183,0.00007477689],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000022210463,0.0003385187,0.20196709,0.0000571821,0.00009079109,0.0015685948,0.00821173,0.08456038,0.038675025,0.14133285,0.0032936297,0.519902],"study_design_scores_gemma":[0.0002348907,0.000022211769,0.0015562748,0.00002811024,0.000004012681,0.00032578764,0.00007965602,0.9942262,0.000769682,0.0017941754,0.00072271057,0.00023626965],"about_ca_topic_score_codex":0.00016857716,"about_ca_topic_score_gemma":0.000034296812,"teacher_disagreement_score":0.9096658,"about_ca_system_score_codex":0.00003209396,"about_ca_system_score_gemma":0.00005460088,"threshold_uncertainty_score":0.34329343},"labels":[],"label_agreement":null},{"id":"W2121228951","doi":"10.1109/dftvs.1996.572023","title":"Error identification and data retrieval in signature analysis based data compaction","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Signature (topology); Computer science; Identification (biology); Data retrieval; Data mining; Compaction; Scheme (mathematics); Data stream; Engineering; Mathematics","score_opus":0.14003731036018943,"score_gpt":0.3234048885178185,"score_spread":0.18336757815762908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121228951","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017201886,0.00024756242,0.98003703,0.0014684161,0.00008077592,0.00008462672,0.000046330097,0.00013021949,0.0007031462],"genre_scores_gemma":[0.99686563,0.0000071051795,0.0024430188,0.00015645169,0.00002292194,2.5562377e-7,0.0003830472,0.0000025597155,0.000118981465],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988313,0.000064548956,0.00019398285,0.00058676105,0.00019509689,0.00012832403],"domain_scores_gemma":[0.99786276,0.00011460283,0.000075835065,0.0018710162,0.000028551667,0.000047262063],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00065253663,0.00006984716,0.00011640188,0.00024339376,0.000074381045,0.00022053088,0.0014509648,0.00004889654,0.000052167947],"category_scores_gemma":[0.00019385203,0.000064360545,0.000011479637,0.0015547693,0.000018047724,0.0013384114,0.00033710626,0.000131983,0.000013767897],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004045707,0.0009472086,0.26734862,0.00012724163,0.00046906146,0.00011706644,0.0011621603,0.008068931,0.029803332,0.0042198244,0.03555451,0.652178],"study_design_scores_gemma":[0.00011357663,0.0000048963075,0.049659435,0.0000049323594,0.000036187805,0.0000018853178,0.00001613657,0.9497299,0.00007957261,0.00004332317,0.0002312722,0.00007887469],"about_ca_topic_score_codex":0.000115286544,"about_ca_topic_score_gemma":0.00024935527,"teacher_disagreement_score":0.9796638,"about_ca_system_score_codex":0.000015660646,"about_ca_system_score_gemma":0.000011133432,"threshold_uncertainty_score":0.26962778},"labels":[],"label_agreement":null},{"id":"W2121410432","doi":"10.6688/jise.2004.20.6.8","title":"Logic Rewiring for Delay and Power Minimization","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Combinational logic; Robustness (evolution); Heuristics; Minification; Automatic test pattern generation; Logic optimization; Logic synthesis; Logic gate; Algorithm; Sequential logic; Electronic circuit; Electrical engineering","score_opus":0.024834053033135007,"score_gpt":0.24545309239082774,"score_spread":0.22061903935769273,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121410432","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015082077,0.00004906147,0.9798777,0.0006310141,0.000053106793,0.000054733617,1.4719755e-7,0.00009927749,0.004152881],"genre_scores_gemma":[0.9306352,0.0000018387199,0.06869099,0.0005549711,0.00001557041,0.0000028946954,4.513684e-7,0.0000022733939,0.000095798205],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99964017,0.0000033963793,0.00006768117,0.00014216041,0.000042517848,0.00010410001],"domain_scores_gemma":[0.99979854,0.000035277,0.000019089532,0.00008833237,0.000029291641,0.000029482313],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007094649,0.000039434235,0.000041975774,0.000027327163,0.00007449105,0.00006649354,0.00010814923,0.000018425675,0.0000024028145],"category_scores_gemma":[0.00004858239,0.000033018136,0.000013130484,0.00008386817,0.000008168209,0.0001948597,0.00003475553,0.00001823014,0.000003760301],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.2140732e-7,0.0000383518,0.002553578,0.000018867393,0.000007891828,0.000010804303,0.0008565337,0.002932611,0.0021885075,0.8808026,0.00024901732,0.11034104],"study_design_scores_gemma":[0.004599833,0.00090823654,0.022318054,0.00021066032,0.000026527423,0.00042602583,0.00030293467,0.36143318,0.013236718,0.58893746,0.0061704866,0.0014298728],"about_ca_topic_score_codex":0.000007984598,"about_ca_topic_score_gemma":0.000004338023,"teacher_disagreement_score":0.91555315,"about_ca_system_score_codex":0.000009702153,"about_ca_system_score_gemma":0.000014746503,"threshold_uncertainty_score":0.13464406},"labels":[],"label_agreement":null},{"id":"W2121718990","doi":"10.1109/dftvs.1991.199963","title":"Almost sure diagnosis of almost every good element","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Heuristic; Suspect; Element (criminal law); Computer science; Chip; Dice; Test (biology); Wafer; Interconnection; Reliability engineering; Wafer testing; Engineering; Artificial intelligence; Mathematics; Electrical engineering; Telecommunications","score_opus":0.03008139063072771,"score_gpt":0.21899483427759234,"score_spread":0.18891344364686463,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121718990","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27689013,0.0030056224,0.3550182,0.006796854,0.0011715345,0.00070210017,0.000024020324,0.0010937215,0.3552978],"genre_scores_gemma":[0.9963295,0.000056234385,0.002033948,0.00043550335,0.00005125735,0.000011142284,0.0000011310601,0.000006032751,0.001075289],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989128,0.000032467335,0.00025244933,0.0002683762,0.00027059816,0.00026331432],"domain_scores_gemma":[0.99919724,0.00016719372,0.000083580824,0.00040380278,0.00006964958,0.00007853343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018047573,0.00010826841,0.00015125498,0.000061018905,0.00007905997,0.00004960224,0.000583884,0.00003685219,0.00047948738],"category_scores_gemma":[0.000060230297,0.000094007526,0.00006994111,0.00038160133,0.000022845481,0.0002764372,0.00015153724,0.0000734412,0.00012282871],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.8919884e-8,0.00048878364,0.39224052,0.000049412196,0.000053611584,0.000053378324,0.0010214179,0.00011447644,0.0008136587,0.024893561,0.033568416,0.5467027],"study_design_scores_gemma":[0.0046351375,0.0022082892,0.27712137,0.00092638,0.00016747334,0.00034213508,0.001188407,0.4396407,0.13529955,0.0073911594,0.1269116,0.004167804],"about_ca_topic_score_codex":0.00007926848,"about_ca_topic_score_gemma":0.000018616935,"teacher_disagreement_score":0.7194393,"about_ca_system_score_codex":0.000018846304,"about_ca_system_score_gemma":0.000013455748,"threshold_uncertainty_score":0.52500504},"labels":[],"label_agreement":null},{"id":"W2121989013","doi":"10.1109/ccece.2005.1557026","title":"Auto-calibration technique for on-chip reference voltage generation in ferroelectric memories","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Overhead (engineering); Chip; Computer science; Voltage; Flexibility (engineering); Application-specific integrated circuit; Calibration; Capacitor; Electronic engineering; Topology (electrical circuits); Electrical engineering; Computer hardware; Engineering; Physics; Mathematics; Telecommunications","score_opus":0.03984791591764573,"score_gpt":0.2550536248963823,"score_spread":0.21520570897873656,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121989013","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011480564,0.000016020549,0.9811572,0.00022826962,0.00005308252,0.0002907565,9.336402e-7,0.00019624757,0.0065769157],"genre_scores_gemma":[0.98203635,0.0000011165471,0.01698086,0.00021258104,0.00012894014,0.00011394235,0.000023079063,0.0000060355956,0.00049710926],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99915075,0.000028086932,0.00020872329,0.00028887115,0.0001236123,0.00019993489],"domain_scores_gemma":[0.99959254,0.00008477788,0.00005520506,0.00020041112,0.000045904584,0.000021133239],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024989937,0.00009606289,0.00009482806,0.00016698943,0.00011069238,0.00014039429,0.00024789732,0.00006243632,0.0000045680767],"category_scores_gemma":[0.000064959415,0.00008631943,0.000024142919,0.00046715204,0.0000094875295,0.0004066496,0.000022561906,0.00008439589,0.0000044040335],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.037702e-7,0.00009914922,0.0016111466,0.000017696399,0.0000019173372,0.0000055339574,0.00006882416,0.0016626845,0.33819982,0.56470114,0.0015648798,0.092066534],"study_design_scores_gemma":[0.00017339586,0.00012795415,0.0019483827,0.000012137299,0.0000013463924,0.000005293805,0.0000031108643,0.7623287,0.1922923,0.0426769,0.0002562119,0.0001742889],"about_ca_topic_score_codex":0.00011580193,"about_ca_topic_score_gemma":0.00023325699,"teacher_disagreement_score":0.9705558,"about_ca_system_score_codex":0.000048539343,"about_ca_system_score_gemma":0.000060209764,"threshold_uncertainty_score":0.35200042},"labels":[],"label_agreement":null},{"id":"W2122030400","doi":"10.1109/pacrim.2001.953577","title":"High-level data path synthesis for built-in self-test designs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Register allocation; Computer science; High-level synthesis; Overhead (engineering); Testability; Built-in self-test; Design for testing; Resource allocation; Path (computing); Parallel computing; Shared resource; Embedded system; Reliability engineering; Field-programmable gate array; Engineering","score_opus":0.1937849769326298,"score_gpt":0.27698100700588296,"score_spread":0.08319603007325316,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122030400","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002250091,0.0000684119,0.99425673,0.0008993743,0.000113432885,0.00018023005,0.000031002062,0.00036170596,0.0018389873],"genre_scores_gemma":[0.79617035,0.000012416982,0.20315553,0.00025404146,0.00007685688,0.000024114732,0.0000038837384,0.0000102663025,0.00029254492],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986909,0.000030377028,0.00022618477,0.0005265037,0.00015661,0.0003693952],"domain_scores_gemma":[0.99736446,0.0013583114,0.000055304732,0.0011038065,0.000038864655,0.000079240206],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043472426,0.00012729126,0.00016749096,0.00008481486,0.0001100333,0.00014257342,0.0019624874,0.000048101057,0.000047631373],"category_scores_gemma":[0.00080133165,0.00011238572,0.00003277481,0.00031194946,0.000012347268,0.0005808343,0.00032136517,0.000068349815,0.00008385348],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.1067969e-7,0.0007774789,0.014022072,0.00008157501,0.000031482658,0.000081260914,0.00045895833,0.000092171475,0.0025560758,0.035331286,0.028751403,0.91781604],"study_design_scores_gemma":[0.0003401014,0.00006914357,0.0040316344,0.000057497906,0.000013815707,0.000021782671,0.000021078602,0.9894174,0.0018941428,0.0022594193,0.0015192552,0.00035473733],"about_ca_topic_score_codex":0.00011312237,"about_ca_topic_score_gemma":0.00007335292,"teacher_disagreement_score":0.9893252,"about_ca_system_score_codex":0.000028975344,"about_ca_system_score_gemma":0.000028207642,"threshold_uncertainty_score":0.45829567},"labels":[],"label_agreement":null},{"id":"W2122047034","doi":"10.1109/icvd.2001.902688","title":"An efficient parallel transparent BIST method for multiple embedded memory buffers","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Built-in self-test; Signature (topology); Overhead (engineering); Embedded system; Parallel computing; Interface (matter); Fault coverage; Computer hardware; Automatic test pattern generation; Operating system; Engineering","score_opus":0.07296073561747654,"score_gpt":0.30621076585441814,"score_spread":0.2332500302369416,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122047034","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003477078,0.00012034693,0.99228895,0.00037962265,0.00020918412,0.0002946878,0.000004097449,0.0004058264,0.0028201833],"genre_scores_gemma":[0.6743579,0.0000026264331,0.32487318,0.00039136127,0.00005530205,0.00003819857,0.0000030794058,0.000010375044,0.00026799273],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985078,0.00008006551,0.00025673388,0.00051799015,0.00021993725,0.0004174777],"domain_scores_gemma":[0.9988741,0.00030723787,0.000058010166,0.0005075692,0.0000652587,0.00018778049],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038271133,0.0001663775,0.00020082742,0.00008465289,0.00022204437,0.00013004374,0.0007420989,0.000052235726,0.00005408502],"category_scores_gemma":[0.00005356956,0.00014149961,0.00012457938,0.00022973643,0.000024869702,0.00017449315,0.000028309572,0.00008179833,0.000031308926],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013234868,0.00056386314,0.0002999466,0.00004741791,0.000029916055,0.000014923278,0.0038791283,0.09345374,0.005823494,0.007935685,0.0012882756,0.8866623],"study_design_scores_gemma":[0.0006693125,0.00011528747,0.00028896774,0.000009875648,0.000008645251,0.000009733068,0.000119693475,0.99619174,0.0017984958,0.00018484484,0.0003792075,0.00022421562],"about_ca_topic_score_codex":0.000061808096,"about_ca_topic_score_gemma":0.000033903114,"teacher_disagreement_score":0.902738,"about_ca_system_score_codex":0.000029714067,"about_ca_system_score_gemma":0.000014959561,"threshold_uncertainty_score":0.5770186},"labels":[],"label_agreement":null},{"id":"W2122124435","doi":"10.1109/ccece.2005.1557055","title":"A PLL based analog core tester","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Phase-locked loop; PLL multibit; Electronic engineering; Voltage; Chip; Built-in self-test; Analogue electronics; Fault (geology); Computer science; Lock (firearm); Electronic circuit; Engineering; Electrical engineering; Phase noise","score_opus":0.02340168168998533,"score_gpt":0.22141300200776087,"score_spread":0.19801132031777555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122124435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018972699,0.000024926465,0.8783569,0.0005013308,0.0000772658,0.000044229546,6.024574e-7,0.00036700783,0.10165509],"genre_scores_gemma":[0.98710704,7.303224e-8,0.010175689,0.0014077298,0.00007479723,0.0000025086133,0.0000023511577,0.0000039756983,0.0012258184],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99932116,0.000010617069,0.00011970713,0.0002152747,0.00013049012,0.00020277509],"domain_scores_gemma":[0.9995263,0.00008287318,0.000030937692,0.00027961718,0.00003938859,0.000040857958],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000097726894,0.00007472701,0.00007490478,0.00006139726,0.000070145186,0.000101923295,0.00037719126,0.000026361538,0.000042983298],"category_scores_gemma":[0.00001895024,0.00006076098,0.000040675073,0.00028906984,0.000017143364,0.00017210182,0.000046015684,0.0000534723,0.000113925285],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.8750185e-7,0.0003283603,0.41001314,0.00003506789,0.000011624943,0.00028485942,0.000099321616,0.0017994276,0.01387794,0.31615448,0.037095737,0.22029974],"study_design_scores_gemma":[0.0006475276,0.000100897705,0.14230384,0.000038335707,0.000006957181,0.000043209795,0.000008119975,0.82745993,0.002799326,0.019085076,0.007017135,0.00048964575],"about_ca_topic_score_codex":0.00016010863,"about_ca_topic_score_gemma":0.000052008192,"teacher_disagreement_score":0.96813434,"about_ca_system_score_codex":0.00001249557,"about_ca_system_score_gemma":0.00003736591,"threshold_uncertainty_score":0.24777609},"labels":[],"label_agreement":null},{"id":"W2122200015","doi":"10.1109/fpt.2006.270311","title":"Perturber: semi-synthetic circuit generation using ancestor control for testing incremental place and route","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Benchmark (surveying); Computer science; Heuristic; Routing (electronic design automation); Key (lock); Electronic circuit; Field-programmable gate array; Path (computing); Computer engineering; Algorithm; Parallel computing; Computer hardware; Embedded system; Engineering; Electrical engineering; Artificial intelligence","score_opus":0.06322928128741878,"score_gpt":0.24548787405598047,"score_spread":0.18225859276856168,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122200015","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25754797,0.00016415515,0.7406852,0.00008914919,0.0001180506,0.00019678187,0.0000044182757,0.0001358572,0.0010583742],"genre_scores_gemma":[0.9753456,5.863238e-7,0.023804262,0.00030052048,0.0003673121,0.000015427448,0.0000040987356,0.000010739745,0.00015141591],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989061,0.0000353921,0.00023206312,0.00038455517,0.0001516118,0.00029031868],"domain_scores_gemma":[0.9992937,0.00029314237,0.000101831756,0.00016859354,0.000086288324,0.000056449222],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031687703,0.00013809754,0.00015054649,0.00005991946,0.0003584635,0.00026264315,0.00019325706,0.000043589098,0.0000026560845],"category_scores_gemma":[0.00013592005,0.00012929298,0.000034486427,0.00015867672,0.000029780993,0.0004627832,0.000042673622,0.000057222387,0.0000018145155],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000010537593,0.00009263184,0.06204343,0.00006237715,0.000026804222,0.000014479956,0.00025447673,0.009696935,0.776127,0.023875909,0.00048146682,0.12732346],"study_design_scores_gemma":[0.0005801756,0.000049008017,0.0012087962,0.000028145836,0.000015095633,0.00007835379,0.000014143833,0.9944968,0.0025323348,0.0006348367,0.00016507135,0.00019720965],"about_ca_topic_score_codex":0.00041827766,"about_ca_topic_score_gemma":0.000059757494,"teacher_disagreement_score":0.9847999,"about_ca_system_score_codex":0.00008304141,"about_ca_system_score_gemma":0.000062563304,"threshold_uncertainty_score":0.52724147},"labels":[],"label_agreement":null},{"id":"W2122317343","doi":"10.1109/issre.1996.558835","title":"A practical strategy for testing pair-wise coverage of network interfaces","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":159,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Instituto de Telecomunicações; University of Ottawa","keywords":"Computer science; Set (abstract data type); Network element; Test (biology); Distributed computing; Data mining; Algorithm; Computer network","score_opus":0.1546248558246452,"score_gpt":0.3097686194146347,"score_spread":0.1551437635899895,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122317343","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008194093,0.000081827944,0.97031945,0.0005022948,0.000090010835,0.000120867866,9.425252e-7,0.00015266587,0.020537864],"genre_scores_gemma":[0.92557925,0.0000024482924,0.07379079,0.00015908266,0.000096359225,0.000006411419,3.3325625e-7,0.000005456311,0.00035988368],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99910146,0.000033257806,0.00023787055,0.00022935735,0.000121067584,0.00027699652],"domain_scores_gemma":[0.99843097,0.0010837922,0.000115263974,0.0002096673,0.00009986757,0.000060419843],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027741713,0.000090371555,0.0001427874,0.000026022668,0.00008657545,0.000095021096,0.0002795815,0.00003644145,0.000036268528],"category_scores_gemma":[0.00056282117,0.00007697012,0.000041351315,0.00028724113,0.000025574913,0.00037414278,0.00008350082,0.00008496509,0.000013913388],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.8687245e-7,0.0002195959,0.010230893,0.00008426981,0.000034159955,0.000028510976,0.00027991095,0.008453334,0.0013523761,0.069343135,0.020666307,0.88930684],"study_design_scores_gemma":[0.0002515124,0.0003190227,0.00051574444,0.00006357157,0.000007564012,0.000042350675,0.000027714026,0.9917818,0.00079764606,0.0052861874,0.00074704766,0.00015984375],"about_ca_topic_score_codex":0.000017146705,"about_ca_topic_score_gemma":0.0000049259183,"teacher_disagreement_score":0.98332846,"about_ca_system_score_codex":0.0000098307355,"about_ca_system_score_gemma":0.000026105918,"threshold_uncertainty_score":0.31387505},"labels":[],"label_agreement":null},{"id":"W2122326010","doi":"10.1109/icvd.2001.902691","title":"A parallel built-in self-diagnostic method for embedded memory buffers","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Interfacing; Computer science; Overhead (engineering); Embedded system; Computer hardware; Fault (geology); Masking (illustration); Parallel computing; Operating system","score_opus":0.036452591750666424,"score_gpt":0.28539210124945313,"score_spread":0.2489395094987867,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122326010","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016755624,0.00017135301,0.98259896,0.0015002385,0.00013132967,0.00027699416,6.576848e-7,0.00045424962,0.01319068],"genre_scores_gemma":[0.3539431,0.000019003683,0.6429751,0.002090119,0.00004985497,0.00008407128,8.2878597e-7,0.000012673636,0.00082522415],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99875313,0.00009630841,0.00022864448,0.00039550045,0.0001476743,0.0003787465],"domain_scores_gemma":[0.9973999,0.0020366563,0.000051893494,0.0003765133,0.00004252171,0.00009247708],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005524165,0.00013399949,0.00018602342,0.000114935305,0.00007189396,0.00009966835,0.00061588286,0.00005161197,0.000046055982],"category_scores_gemma":[0.0006592929,0.00012099549,0.000081739374,0.000324494,0.000009586437,0.00030362353,0.00008905988,0.00010487488,0.00006574497],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.654659e-7,0.0009087172,0.0047367876,0.00018150659,0.00008811713,0.0002369556,0.010557255,0.009720514,0.0013800445,0.16239902,0.027461257,0.78232884],"study_design_scores_gemma":[0.00076853356,0.00007594175,0.0011857466,0.000027508106,0.000007759057,0.00003134399,0.0000748533,0.9899798,0.00024859092,0.006705805,0.0006444394,0.0002496625],"about_ca_topic_score_codex":0.00007577757,"about_ca_topic_score_gemma":0.000057669757,"teacher_disagreement_score":0.9802593,"about_ca_system_score_codex":0.000033101427,"about_ca_system_score_gemma":0.00002638423,"threshold_uncertainty_score":0.49340528},"labels":[],"label_agreement":null},{"id":"W2122336022","doi":"10.1109/ast.2007.1","title":"An Improved Approach to Passive Testing of FSM-based Systems","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Finite-state machine; Computer science; Fault detection and isolation; Fault (geology); Fault coverage; State (computer science); Conformance testing; Artificial intelligence; Engineering; Algorithm; Actuator; Electrical engineering","score_opus":0.03372083662195565,"score_gpt":0.25305296939201855,"score_spread":0.2193321327700629,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122336022","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0380333,0.000010561007,0.94189477,0.00002008347,0.000104067054,0.00017155551,6.9805424e-7,0.00023543327,0.019529559],"genre_scores_gemma":[0.889571,1.5609533e-8,0.11013122,0.00017551785,0.00006834272,0.0000056826775,0.0000010349172,0.0000067619853,0.000040389143],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988191,0.000030805935,0.00029587696,0.00033638946,0.00019629556,0.00032151258],"domain_scores_gemma":[0.9988083,0.00023637338,0.000115131625,0.00045632158,0.00020590295,0.00017795319],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006420371,0.000106845386,0.00016118401,0.00013313259,0.00008082246,0.00009570836,0.00065886293,0.000042960648,6.464638e-7],"category_scores_gemma":[0.00020337016,0.000090544,0.000031205676,0.0007125519,0.000017504826,0.00020518544,0.0000539902,0.000073404146,0.000005071279],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013162535,0.00060588703,0.024629282,0.00023416354,0.000022296614,0.000026655278,0.0012612842,0.016817374,0.44999683,0.026432795,0.000121080935,0.47985104],"study_design_scores_gemma":[0.00017864205,0.00019990958,0.005062782,0.000037556136,0.0000032458988,0.00001145556,0.00021596334,0.9781314,0.015902271,0.00004348124,0.000031506093,0.00018179396],"about_ca_topic_score_codex":0.00037755704,"about_ca_topic_score_gemma":0.0000062884183,"teacher_disagreement_score":0.961314,"about_ca_system_score_codex":0.0000273933,"about_ca_system_score_gemma":0.000072924246,"threshold_uncertainty_score":0.36922774},"labels":[],"label_agreement":null},{"id":"W2122562527","doi":"10.1109/vtest.1995.512642","title":"Fault coverage analysis of RAM test algorithms","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Fault coverage; Computer science; Algorithm; Code coverage; Automatic test pattern generation; Fault (geology); Set (abstract data type); Software; Software fault tolerance; Program analysis; Programming language; Engineering; Electronic circuit","score_opus":0.026199491067915574,"score_gpt":0.23752903587980517,"score_spread":0.2113295448118896,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122562527","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013040492,0.00009241772,0.9318405,0.00019397117,0.000053515065,0.000035820947,0.00000402741,0.00015521386,0.054584038],"genre_scores_gemma":[0.99387157,0.00001230901,0.0041953237,0.0002454086,0.000020514697,0.0000012004467,0.0000014461651,0.0000026921064,0.0016495262],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992064,0.000015317108,0.00019322387,0.00021974937,0.00019846023,0.00016681763],"domain_scores_gemma":[0.9992234,0.0002220305,0.00006942914,0.00036244054,0.00006568005,0.000057007157],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011470164,0.00007394055,0.00018574765,0.00020037511,0.000051917992,0.00005722467,0.0004646219,0.000028593302,0.00025146143],"category_scores_gemma":[0.00011240607,0.00006266954,0.00011777099,0.001672719,0.000020019801,0.00020407134,0.00007489447,0.000054389697,0.000054392673],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.1708145e-8,0.000267525,0.06128861,0.000008954716,0.0002719855,0.000033180746,0.00047130807,0.003942874,0.0016652353,0.0061973375,0.0015510848,0.92430186],"study_design_scores_gemma":[0.00009267609,0.00003312448,0.011366765,0.0000038853022,0.00005886042,0.0000032488394,0.000007634445,0.9874005,0.00040161549,0.00012685501,0.0004064039,0.00009847934],"about_ca_topic_score_codex":0.00006032245,"about_ca_topic_score_gemma":0.000010843857,"teacher_disagreement_score":0.98345757,"about_ca_system_score_codex":0.000010792066,"about_ca_system_score_gemma":0.0000061220476,"threshold_uncertainty_score":0.27533263},"labels":[],"label_agreement":null},{"id":"W2123198997","doi":"10.1109/tcad.2009.2023198","title":"Real-Time Lossless Compression for Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Lossless compression; Computer science; Lossy compression; Observability; Background debug mode interface; Embedded system; Metric (unit); Data compression; Computer engineering; Algorithm; Programming language; Engineering; Operating system; Mathematics","score_opus":0.0366892651194447,"score_gpt":0.25155631622908436,"score_spread":0.21486705110963966,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123198997","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013599067,0.00012347643,0.9840364,0.000062903615,0.0007529314,0.0008201345,0.000031491745,0.00038803255,0.00018555802],"genre_scores_gemma":[0.9949256,0.00005136493,0.00463788,0.0000857268,0.000088891495,0.000040350737,0.000005887949,0.000022011425,0.00014225021],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975118,0.00028147086,0.0007665705,0.0006744021,0.00032912436,0.00043660178],"domain_scores_gemma":[0.99783754,0.0007132055,0.0002987167,0.000544962,0.00040429214,0.0002012665],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00058736745,0.00037015928,0.0006594797,0.00036051372,0.00034329735,0.00028524318,0.00063417235,0.00019965664,0.0000038267535],"category_scores_gemma":[0.000010340609,0.00031283786,0.00016397881,0.00051493186,0.00006199564,0.00039035134,0.0000025476963,0.00024024468,0.000009385302],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013469677,0.00045271282,0.00000951219,0.00012971753,0.00010585343,0.00002067083,0.00055248477,0.09727875,0.2416706,0.0024078984,0.0006050961,0.65675324],"study_design_scores_gemma":[0.0009577359,0.0013443452,0.00008231021,0.0007729263,0.000034433848,0.00011001709,0.0000422215,0.9742202,0.0215975,0.00040148877,0.000052564003,0.00038422088],"about_ca_topic_score_codex":0.00014193231,"about_ca_topic_score_gemma":0.000001232585,"teacher_disagreement_score":0.9813266,"about_ca_system_score_codex":0.000077863144,"about_ca_system_score_gemma":0.000135861,"threshold_uncertainty_score":0.99993235},"labels":[],"label_agreement":null},{"id":"W2123205813","doi":"10.1109/fmcad.2008.ecp.9","title":"BackSpace: Formal Analysis for Post-Silicon Debug","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Semiconductor Research Corporation","keywords":"Debugging; Computer science; Implementation; Embedded system; Overhead (engineering); Software bug; Chip; Formal verification; System on a chip; State (computer science); Computer architecture; Silicon chip; Computer engineering; Silicon; Software engineering; Programming language; Software; Telecommunications","score_opus":0.029301557812931058,"score_gpt":0.24564179609785547,"score_spread":0.2163402382849244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123205813","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.118105024,0.000037786085,0.8752212,0.0004765728,0.000055657605,0.000080436745,0.000001914737,0.00021237525,0.005809047],"genre_scores_gemma":[0.9846674,0.0000033247984,0.013100713,0.00078259886,0.000051956984,0.000009549983,0.0000060213547,0.0000043402833,0.0013740767],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990991,0.000012639936,0.00015476704,0.00026082844,0.00013855989,0.00033414183],"domain_scores_gemma":[0.99929816,0.00011754282,0.000047067293,0.00031872443,0.00012869174,0.00008979563],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016113758,0.000092212795,0.0001577299,0.00016613299,0.00027188117,0.000055742727,0.00044670678,0.00003670045,0.000029990973],"category_scores_gemma":[0.000066019325,0.000077213925,0.00019143125,0.00070920296,0.000021965747,0.0005823233,0.00008399693,0.00004729277,0.000038994458],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000028466839,0.00030079373,0.38335845,0.000054837194,0.0009335426,0.000096490636,0.0034872848,0.002897624,0.008464217,0.12762938,0.0065695276,0.466205],"study_design_scores_gemma":[0.0007740515,0.0002685324,0.18660922,0.0000069893217,0.00012792117,0.00011861532,0.00010447232,0.80357397,0.0040257233,0.0009626386,0.0028480417,0.00057983864],"about_ca_topic_score_codex":0.00007862222,"about_ca_topic_score_gemma":0.0000787246,"teacher_disagreement_score":0.8665624,"about_ca_system_score_codex":0.000014935093,"about_ca_system_score_gemma":0.000050923805,"threshold_uncertainty_score":0.31486925},"labels":[],"label_agreement":null},{"id":"W2123550436","doi":"10.1109/mtdt.1996.782493","title":"A synthesizable ram bist circuit for applying an O(n log/sub 2/ n) test that detects scrambled static pattern-sensitive faults","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"University of Alberta","keywords":"Built-in self-test; VHDL; Overhead (engineering); Computer science; Scheme (mathematics); Fault coverage; Computer hardware; Shift register; Binary number; Static random-access memory; Automatic test pattern generation; Extension (predicate logic); Parallel computing; Electronic circuit; Embedded system; Arithmetic; Chip; Field-programmable gate array; Mathematics; Engineering; Operating system","score_opus":0.042321860457750465,"score_gpt":0.25564337387290964,"score_spread":0.21332151341515918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123550436","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.048275962,0.00004288105,0.9480014,0.00034982045,0.00010887325,0.0007917507,0.000011673765,0.0006324511,0.0017852333],"genre_scores_gemma":[0.9811724,0.0000046345544,0.016488736,0.0018063626,0.00018640922,0.00015616496,0.0000082934475,0.000037825263,0.00013920707],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975327,0.000078514495,0.00036076384,0.0008339467,0.0003604111,0.00083365885],"domain_scores_gemma":[0.9973722,0.001309437,0.00018099399,0.0006522957,0.00021363504,0.00027142363],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005685252,0.00032240804,0.00036279776,0.00017914193,0.00044717971,0.00041060266,0.00077409943,0.00009804844,0.0000106042935],"category_scores_gemma":[0.00038688263,0.0002988107,0.000102717815,0.00045383762,0.000055035405,0.0011145605,0.00013208027,0.00017231349,0.0001141825],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.874519e-7,0.00016799424,0.0017747288,0.00007093372,0.000021904152,0.000037598606,0.0005868438,0.0003185591,0.017067574,0.0008561562,0.00010637451,0.9789907],"study_design_scores_gemma":[0.0010585008,0.00036038167,0.0018361256,0.00025357428,0.000035863974,0.00009835751,0.000516519,0.8843455,0.108211875,0.0019102859,0.0005012079,0.0008718647],"about_ca_topic_score_codex":0.000116893716,"about_ca_topic_score_gemma":0.00032283677,"teacher_disagreement_score":0.9781188,"about_ca_system_score_codex":0.00011328654,"about_ca_system_score_gemma":0.00012425052,"threshold_uncertainty_score":0.9999464},"labels":[],"label_agreement":null},{"id":"W2123821144","doi":"10.1109/dftvs.2003.1250103","title":"Power supply current test approach for resistive fault screening in embedded analog circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Resistive touchscreen; Analogue electronics; CMOS; Electronic circuit; Electronic engineering; Mixed-signal integrated circuit; Fault (geology); Chip; Integrated circuit; Computer science; Digital electronics; Fault coverage; Electrical engineering; Engineering","score_opus":0.03172073564678654,"score_gpt":0.27459128829612356,"score_spread":0.24287055264933702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123821144","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005815992,0.0001946664,0.98273,0.00019169711,0.00010392165,0.0003669787,0.000009844384,0.00020991151,0.010377004],"genre_scores_gemma":[0.9610945,0.0000033551828,0.038476363,0.00019254467,0.00006269972,0.000053973727,0.000017799772,0.000013564165,0.00008518154],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981435,0.000029827956,0.00035039443,0.0006521318,0.00026920426,0.0005549529],"domain_scores_gemma":[0.99897695,0.0002704479,0.00009729497,0.000387909,0.00013612593,0.0001312888],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042920955,0.00020479431,0.00024674364,0.0002366546,0.00016711475,0.00016705177,0.00075764954,0.00006765879,0.0000060247453],"category_scores_gemma":[0.00045801312,0.00018858029,0.00010236848,0.0007609021,0.000042303225,0.00044774593,0.0001306194,0.00021904749,0.00001071012],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018036568,0.0015445417,0.06855577,0.00016156053,0.00004998295,0.00007512977,0.0048828297,0.016199011,0.003675302,0.107229285,0.0013578025,0.796267],"study_design_scores_gemma":[0.013670734,0.0013717834,0.3927,0.0012506633,0.00005837312,0.00020735423,0.002274085,0.5353959,0.009376512,0.03731415,0.002266058,0.0041143987],"about_ca_topic_score_codex":0.00006556019,"about_ca_topic_score_gemma":0.00003079289,"teacher_disagreement_score":0.9552785,"about_ca_system_score_codex":0.00007007883,"about_ca_system_score_gemma":0.00013250356,"threshold_uncertainty_score":0.76900816},"labels":[],"label_agreement":null},{"id":"W2124035001","doi":"10.1109/ccece.1997.608343","title":"Design and implementation of a BISD scheme","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Scheme (mathematics); Computer science; FLOPS; Automatic test pattern generation; Built-in self-test; Electronic circuit; Circuit design; Electronic engineering; Circuit extraction; Equivalent circuit; Parallel computing; Engineering; Embedded system; Electrical engineering; Mathematics; Voltage","score_opus":0.0531241369363376,"score_gpt":0.2730604561143201,"score_spread":0.2199363191779825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124035001","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035584264,0.000059668273,0.96281147,0.00019140013,0.000011150638,0.000039070972,5.7951212e-8,0.000037088685,0.0012658207],"genre_scores_gemma":[0.931697,0.00000576418,0.068140715,0.000093448296,0.000004997804,0.0000012261016,6.044849e-8,9.920687e-7,0.00005575317],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999724,0.000011312638,0.00006954399,0.000078425226,0.00005332328,0.00006342567],"domain_scores_gemma":[0.9998365,0.000032851527,0.000023702616,0.0000723168,0.000016275893,0.000018362423],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008359047,0.00002545488,0.00003485939,0.000028409488,0.000024307916,0.000020318957,0.00008629678,0.0000070531223,0.000055912016],"category_scores_gemma":[0.0000053235717,0.000021963051,0.000006491996,0.00010421568,0.0000075749435,0.00014662964,0.000026955426,0.0000130560375,0.000006221324],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.907469e-8,0.000016637805,0.009791899,0.000010001472,0.0000058158435,0.0000024067335,0.0010261156,0.000011431071,0.023015607,0.028397607,0.00081093726,0.9369115],"study_design_scores_gemma":[0.0007586117,0.00022865568,0.015283294,0.00002095538,0.000005617248,0.0000385567,0.00027181272,0.90301925,0.07562681,0.0041125366,0.00039047416,0.00024343321],"about_ca_topic_score_codex":0.000027974007,"about_ca_topic_score_gemma":0.0000012917819,"teacher_disagreement_score":0.9366681,"about_ca_system_score_codex":0.000002490541,"about_ca_system_score_gemma":0.0000037511002,"threshold_uncertainty_score":0.08956272},"labels":[],"label_agreement":null},{"id":"W2124038915","doi":"10.5555/1870926.1871240","title":"Formal verification of analog circuits in the presence of noise and process variation","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; Concordia University","funders":"","keywords":"Integrator; Noise (video); Variation (astronomy); Computer science; Process (computing); Process variation; Electronic circuit; Stochastic process; Analogue electronics; Noise measurement; Algorithm; Electronic engineering; Mathematics; Noise reduction; Electrical engineering; Engineering; Artificial intelligence; Statistics; Telecommunications; Programming language","score_opus":0.014657200202724308,"score_gpt":0.24546626208005703,"score_spread":0.23080906187733272,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124038915","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8407282,0.000009264102,0.1569637,0.00010754144,0.00003382774,0.000079741796,4.0666768e-7,0.000010603116,0.0020666867],"genre_scores_gemma":[0.9993922,0.0000018351201,0.00056292897,0.000024040186,0.000009741958,0.0000040469986,5.084876e-7,9.4591803e-7,0.000003757008],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9995283,0.000021011778,0.00014545805,0.00010173334,0.00012646569,0.00007702741],"domain_scores_gemma":[0.9995386,0.000101345235,0.00008983928,0.0001843747,0.000073739924,0.000012092118],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047485525,0.00003346518,0.000055048582,0.000039019447,0.000027687705,0.000019903344,0.00033296074,0.000024106128,0.0000017142753],"category_scores_gemma":[0.00015099914,0.00002338493,0.000008675003,0.00029831662,0.000028464972,0.0004670719,0.000022953629,0.00006772417,3.432646e-7],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.5422613e-7,0.0001574943,0.11249996,0.00014492581,0.000004871262,0.0000013224138,0.016220959,0.00016044873,0.2865278,0.25525692,0.0000099853205,0.32901484],"study_design_scores_gemma":[0.000143686,0.00003765048,0.8768417,0.000015957403,0.0000025429483,0.0000089402265,0.0001277463,0.108750686,0.008896335,0.0051146825,0.000005394301,0.00005462555],"about_ca_topic_score_codex":0.00007095163,"about_ca_topic_score_gemma":0.00003959828,"teacher_disagreement_score":0.7643418,"about_ca_system_score_codex":0.0000014685809,"about_ca_system_score_gemma":0.000030383018,"threshold_uncertainty_score":0.09536098},"labels":[],"label_agreement":null},{"id":"W2124134146","doi":"10.1109/ftcs.1992.243563","title":"Wafer testing with pairwise comparisons","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Algorithm; Probabilistic logic; Wafer; Computer science; Pairwise comparison; Invariant (physics); Mathematics; Artificial intelligence; Engineering; Electrical engineering","score_opus":0.04922715644394251,"score_gpt":0.22264034502152888,"score_spread":0.17341318857758636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124134146","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009270875,0.000027172224,0.80831945,0.00014606483,0.000043327167,0.000044211884,9.411422e-8,0.00035349157,0.18179533],"genre_scores_gemma":[0.88418967,1.7110916e-7,0.11497966,0.00032218732,0.000014283094,0.0000031003847,1.7390994e-7,0.0000051680277,0.00048558594],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992035,0.000036920203,0.00011283666,0.0002408193,0.00014690611,0.00025903014],"domain_scores_gemma":[0.99933827,0.00017140998,0.00003733144,0.00029460044,0.000070223294,0.00008818375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018631604,0.00009227026,0.00009914863,0.000040892442,0.0001534121,0.00011453313,0.00029877818,0.000019232055,0.0000215293],"category_scores_gemma":[0.00014721284,0.00006640866,0.000018329829,0.00047867888,0.00002363325,0.0002317656,0.000034759476,0.00009071973,0.00007551958],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.5711277e-7,0.00016980342,0.46527666,0.000019153822,0.000025001927,0.0001127884,0.00037150015,0.0011108944,0.0013831032,0.38771206,0.0053059766,0.1385129],"study_design_scores_gemma":[0.0034758497,0.0011826146,0.1418505,0.00042730584,0.00006106521,0.0017505545,0.0007964734,0.75416744,0.015424307,0.014007855,0.06355034,0.003305707],"about_ca_topic_score_codex":0.00003449743,"about_ca_topic_score_gemma":0.00001469954,"teacher_disagreement_score":0.8749188,"about_ca_system_score_codex":0.000013048163,"about_ca_system_score_gemma":0.00007093364,"threshold_uncertainty_score":0.27080667},"labels":[],"label_agreement":null},{"id":"W2125071161","doi":"10.1109/mtdt.1994.397187","title":"A transparent built-in self-test scheme for detecting single V-coupling faults in RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Scheme (mathematics); Coupling (piping); Built-in self-test; Transformation (genetics); Computer science; Probabilistic logic; Fault (geology); Algorithm; Fault detection and isolation; Linear feedback shift register; Embedded system; Engineering; Mathematics; Artificial intelligence; Shift register; Chemistry; Chip","score_opus":0.07147404196461564,"score_gpt":0.2635019074550816,"score_spread":0.19202786549046597,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125071161","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4786417,0.000168438,0.51879317,0.00029530577,0.00010673711,0.00027454144,6.363967e-7,0.000367944,0.0013515261],"genre_scores_gemma":[0.9686422,0.00000396341,0.031120734,0.00009625994,0.000049626928,0.000030705283,4.840669e-7,0.000012095588,0.000043939417],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99854165,0.000010378008,0.00036139385,0.00043882232,0.00015052686,0.00049722334],"domain_scores_gemma":[0.9991315,0.00044580098,0.00006258353,0.00025565314,0.000036038597,0.0000684359],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035837092,0.00014465605,0.0001888868,0.00015918251,0.000094969066,0.00009343161,0.00048697932,0.00006192295,0.000008290272],"category_scores_gemma":[0.00024847864,0.00014432776,0.00006352204,0.000576973,0.000009332839,0.00033888544,0.000048062233,0.00015045278,0.000012523331],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013939153,0.0021389774,0.22516292,0.0003143252,0.00002351105,0.00015679895,0.009312404,0.013808227,0.09566937,0.0020805628,0.00006372609,0.65126777],"study_design_scores_gemma":[0.0007208541,0.00009407274,0.0014391337,0.00011618794,0.0000018800536,0.000010846853,0.0000801558,0.9912684,0.0057022246,0.0002809812,0.00007427947,0.00021100145],"about_ca_topic_score_codex":0.0000902281,"about_ca_topic_score_gemma":0.0005240335,"teacher_disagreement_score":0.97746015,"about_ca_system_score_codex":0.000093706134,"about_ca_system_score_gemma":0.000014717696,"threshold_uncertainty_score":0.5885515},"labels":[],"label_agreement":null},{"id":"W2125290808","doi":"10.1109/fpl.2006.311224","title":"Adaptive FPGAs: High-Level Architecture and a Synthesis Method","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Computer architecture; Control logic; Feature (linguistics); Programmable logic array; High-level synthesis; Programmable Array Logic; Logic synthesis; Architecture; Programmable logic device; Logic gate; Static random-access memory; Electronic circuit; Gate array; Embedded system; Computer hardware; Logic family; Algorithm; Engineering; Electrical engineering","score_opus":0.022732368839951497,"score_gpt":0.22995986637159815,"score_spread":0.20722749753164665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125290808","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0030015274,0.00007601221,0.98436457,0.00069433596,0.000036943435,0.00004941017,0.0000027800868,0.00018909792,0.0115853],"genre_scores_gemma":[0.6328267,7.6658864e-7,0.36654025,0.00018240187,0.000059007387,0.000005801944,2.5471203e-7,0.0000043766586,0.0003804664],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9991396,0.00007064899,0.00012031429,0.00032035078,0.00013424979,0.00021485446],"domain_scores_gemma":[0.99916327,0.00049432786,0.00003997943,0.00021799139,0.000031463645,0.0000529752],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022106586,0.00010998884,0.00013606172,0.0000782034,0.00010881803,0.000099990466,0.00029565702,0.00003958246,0.000011322974],"category_scores_gemma":[0.00006796986,0.00008546979,0.000032982338,0.00021371256,0.000025645171,0.00014099134,0.00011501598,0.00009076787,0.000012049348],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.832335e-7,0.000030012328,0.00024605542,0.000005960112,0.0000099978515,0.000020569965,0.00011542752,0.00038732545,0.0013047284,0.13077481,0.00033266042,0.86677223],"study_design_scores_gemma":[0.0011199904,0.00028280023,0.08199423,0.0002180554,0.00007772113,0.0007104008,0.00022525061,0.37651345,0.044089053,0.49050185,0.0025613173,0.0017058802],"about_ca_topic_score_codex":0.0008008954,"about_ca_topic_score_gemma":0.000089075336,"teacher_disagreement_score":0.8650664,"about_ca_system_score_codex":0.000011411497,"about_ca_system_score_gemma":0.0000235759,"threshold_uncertainty_score":0.3485357},"labels":[],"label_agreement":null},{"id":"W2125795212","doi":"10.1109/tim.2003.820449","title":"Techniques for high-frequency integrated test and measurement","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Chip; Bandwidth (computing); Integrated circuit; Computer science; Engineering; Electrical engineering; Telecommunications","score_opus":0.04902352015599333,"score_gpt":0.2477648114747342,"score_spread":0.19874129131874085,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125795212","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0056889136,0.00007140625,0.99238145,0.00036269418,0.0002930054,0.00052778935,0.000008624332,0.00018099287,0.00048514854],"genre_scores_gemma":[0.978203,0.00005865731,0.021193422,0.00029356248,0.000011806336,0.00020556044,0.0000011091792,0.000010638424,0.000022233573],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985928,0.00006243486,0.0002791626,0.00035924552,0.0004963215,0.00021006104],"domain_scores_gemma":[0.99925786,0.000043961987,0.00008118479,0.00017767692,0.00032896656,0.00011034967],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007996827,0.00017485773,0.00014160406,0.00015791615,0.0003483333,0.00014409662,0.000109142624,0.000052324194,0.000008754684],"category_scores_gemma":[0.00005153717,0.00016297502,0.000037902715,0.00020771375,0.000040677005,0.0003776302,9.160238e-7,0.00010933799,0.0000022169029],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000025236754,0.0002818036,0.00027216075,0.00006133904,0.000054455562,0.0000011934607,0.0003920113,0.000020135269,0.113606125,0.009284619,0.00005991436,0.87596375],"study_design_scores_gemma":[0.002711754,0.0011521162,0.0012042581,0.00036449457,0.000106327825,0.000051108775,0.0004893363,0.0016755445,0.98303986,0.0070193755,0.0015089125,0.0006769048],"about_ca_topic_score_codex":0.00006275629,"about_ca_topic_score_gemma":0.00009066624,"teacher_disagreement_score":0.9725141,"about_ca_system_score_codex":0.00021507946,"about_ca_system_score_gemma":0.00011619621,"threshold_uncertainty_score":0.66459286},"labels":[],"label_agreement":null},{"id":"W2125821561","doi":"10.1109/iccd.1996.563546","title":"Testing of embedded A/D converters in mixed-signal circuit","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Linearity; Computer science; Electronic engineering; Offset (computer science); Successive approximation ADC; Transfer function; Mixed-signal integrated circuit; Digital signal; Electrical engineering; Digital signal processing; Integrated circuit; Engineering; Voltage; Computer hardware; Comparator","score_opus":0.057974883009795655,"score_gpt":0.2215718107936006,"score_spread":0.16359692778380497,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125821561","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24069902,0.00014345674,0.612364,0.00016646585,0.00023045603,0.00015024251,9.196554e-7,0.00035268348,0.14589274],"genre_scores_gemma":[0.99633193,7.3418823e-7,0.0032837796,0.00019425148,0.00002068154,0.0000024186008,2.1217444e-7,0.0000049129953,0.00016108846],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99897397,0.000039048868,0.0002857421,0.00025177823,0.00018400556,0.00026543633],"domain_scores_gemma":[0.99929184,0.0002621712,0.000081388534,0.00024908784,0.00005509031,0.00006044715],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021473179,0.000093863244,0.00016203392,0.00013623713,0.00003743436,0.000039704322,0.0005207343,0.000036331832,0.0001086294],"category_scores_gemma":[0.000129392,0.00008974819,0.000038212376,0.0006678709,0.000034968834,0.00027847895,0.0000765895,0.00009773598,0.00005415402],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.4741207e-8,0.0001130356,0.07526676,0.000032626816,0.000008378312,0.00006436256,0.0012717795,0.00017016176,0.025848944,0.015054847,0.00041286743,0.8817562],"study_design_scores_gemma":[0.0006020053,0.00009740532,0.036236238,0.00012002541,0.000003828482,0.00006511119,0.00014581329,0.9516029,0.0071938606,0.0035652185,0.000058485297,0.00030913763],"about_ca_topic_score_codex":0.00008187179,"about_ca_topic_score_gemma":0.000010203016,"teacher_disagreement_score":0.9514327,"about_ca_system_score_codex":0.000020449597,"about_ca_system_score_gemma":0.000018790599,"threshold_uncertainty_score":0.36598247},"labels":[],"label_agreement":null},{"id":"W2125834514","doi":"10.1109/ccece.2004.1345229","title":"Design of a low-power D flip-flop for test-per-scan circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Flip-flop; Power (physics); Very-large-scale integration; Test vector; Dissipation; Electronic circuit; Low-power electronics; Power consumption; Computer science; Electrical engineering; Electronic engineering; Engineering; CMOS; Physics","score_opus":0.02855197997656795,"score_gpt":0.24118350882432052,"score_spread":0.21263152884775258,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125834514","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0048920223,0.000056874334,0.98989767,0.0002666087,0.00013408792,0.00026154311,0.0000020088119,0.00019176675,0.0042974157],"genre_scores_gemma":[0.9649636,0.0000020637335,0.03435969,0.00037788667,0.00004127575,0.000020436548,7.861222e-7,0.000011392788,0.00022282652],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99885595,0.000016154756,0.0002614654,0.0003336389,0.0001935789,0.00033923634],"domain_scores_gemma":[0.99890226,0.000356292,0.00008725323,0.00039484867,0.00016391797,0.00009543301],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003031223,0.00013149437,0.00018356334,0.0000896226,0.00009831596,0.000066348264,0.0006811778,0.00005292597,0.000021471295],"category_scores_gemma":[0.00026426924,0.00011592911,0.00007568394,0.00031940942,0.0000373175,0.00028239551,0.00006615838,0.00006470409,0.000035459925],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.9222806e-7,0.0010398998,0.0028445725,0.00018741001,0.000078608355,0.000045965007,0.0040317858,0.01811329,0.31197476,0.12135077,0.0021348489,0.5381972],"study_design_scores_gemma":[0.012401167,0.0055281976,0.0155733265,0.0013469948,0.00009759427,0.00044467094,0.0005878325,0.26039714,0.5748032,0.12241531,0.0022778516,0.004126762],"about_ca_topic_score_codex":0.000028479857,"about_ca_topic_score_gemma":0.000004203915,"teacher_disagreement_score":0.9600716,"about_ca_system_score_codex":0.000042157375,"about_ca_system_score_gemma":0.00021995037,"threshold_uncertainty_score":0.4727452},"labels":[],"label_agreement":null},{"id":"W2126173763","doi":"10.1109/cicc.1994.379751","title":"Automatic synthesis and the cost of testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"McGill University","keywords":"Retiming; Testability; Yield (engineering); Computer science; Fault (geology); Design for testing; Reliability engineering; Algorithm; Engineering","score_opus":0.04681878817779114,"score_gpt":0.21499156541983738,"score_spread":0.16817277724204624,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126173763","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1631989,0.0007427489,0.54985476,0.003891256,0.00012061792,0.00038823852,7.64481e-7,0.0005636328,0.2812391],"genre_scores_gemma":[0.99290574,0.0000027318824,0.0068544336,0.00012914975,0.00000951843,0.000004937143,7.462423e-9,0.0000016764195,0.000091790265],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99958444,0.000035403926,0.00011436891,0.00009045251,0.00008407933,0.00009126841],"domain_scores_gemma":[0.9981574,0.0015718748,0.000048991096,0.0001749452,0.00002532252,0.000021512142],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002589669,0.000040830284,0.00008642879,0.000021977761,0.00007855395,0.000047479796,0.0002554106,0.000010198039,0.0000363369],"category_scores_gemma":[0.0008755564,0.000023439736,0.00001601161,0.0002002102,0.00006705796,0.00009891945,0.000068727146,0.000031527954,0.0000127697895],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.56798e-9,0.000007403694,0.0017754455,0.000010839066,0.0000033902186,0.0000013302522,0.00023285966,0.000008432064,0.00012987519,0.014584058,0.000092537055,0.9831538],"study_design_scores_gemma":[0.00010534709,0.000006543412,0.0024572345,0.000033610624,0.000004269269,0.00002496385,0.00002086937,0.99597824,0.00038649613,0.00092762243,0.000015776075,0.00003901429],"about_ca_topic_score_codex":0.000035060373,"about_ca_topic_score_gemma":0.0000014528335,"teacher_disagreement_score":0.99596983,"about_ca_system_score_codex":0.0000028647364,"about_ca_system_score_gemma":0.0000038411195,"threshold_uncertainty_score":0.1048186},"labels":[],"label_agreement":null},{"id":"W2126375077","doi":"10.1109/test.1995.529871","title":"The P1149.4 Mixed Signal Test Bus: costs and benefits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Key (lock); Test (biology); SIGNAL (programming language); Cost reduction; Computer science; Reduction (mathematics); Reliability engineering; Mixed-signal integrated circuit; Embedded system; Engineering; Integrated circuit; Computer security; Business; Operating system","score_opus":0.02727152111904088,"score_gpt":0.20154555896556944,"score_spread":0.17427403784652856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126375077","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30519813,0.0151448855,0.31496707,0.021129232,0.0011906123,0.0007114169,0.000010005698,0.002064854,0.33958378],"genre_scores_gemma":[0.9977764,0.000067704226,0.00063275243,0.000393441,0.00005949191,0.000002946086,1.7881884e-7,0.0000039370584,0.00106314],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99928194,0.00001906557,0.00011455532,0.00020667056,0.00014578109,0.00023195903],"domain_scores_gemma":[0.998997,0.00062263437,0.000032536656,0.00022463294,0.000043836004,0.000079365454],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016588432,0.000080134756,0.000065356544,0.000022690325,0.00035487773,0.00029901686,0.00042400058,0.000024925881,0.000025079396],"category_scores_gemma":[0.000115068295,0.000051192794,0.000020828433,0.00019381553,0.000041275245,0.00019541805,0.00012150561,0.00007567098,0.00008838996],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.8188755e-8,0.000021173113,0.0069124727,0.000001634201,0.0000032843784,0.000006191709,0.000092527414,0.00001205874,0.00020963601,0.01865278,0.00261497,0.9714733],"study_design_scores_gemma":[0.0009044318,0.00034992225,0.089957155,0.0001113074,0.000014977073,0.00031840897,0.00018794525,0.88486415,0.003932821,0.0038241614,0.014728211,0.00080653385],"about_ca_topic_score_codex":0.00002528849,"about_ca_topic_score_gemma":0.000045348,"teacher_disagreement_score":0.9706667,"about_ca_system_score_codex":0.000011795428,"about_ca_system_score_gemma":0.0000067644846,"threshold_uncertainty_score":0.28834265},"labels":[],"label_agreement":null},{"id":"W2126529028","doi":"10.1109/cicc.2009.5280778","title":"Loopback architecture for wafer-level at-speed testing of embedded HyperTransport&lt;sup&gt;TM&lt;/sup&gt; processor links","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Die (integrated circuit); Transceiver; Wafer; CMOS; Observability; Embedded system; Computer science; Chip; Silicon on insulator; Visibility; Computer hardware; Electronic engineering; Engineering; Optoelectronics; Silicon; Materials science; Electrical engineering; Physics; Operating system; Telecommunications","score_opus":0.04627512024929111,"score_gpt":0.2525909614235529,"score_spread":0.2063158411742618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126529028","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33918267,0.0003872782,0.64564323,0.0017610155,0.00015689954,0.0010304,0.000053428368,0.0009307341,0.010854356],"genre_scores_gemma":[0.8908297,0.000005440568,0.10579649,0.0012414453,0.00026962167,0.000017016371,0.000032639757,0.00003937252,0.0017682982],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963959,0.000048907154,0.0009072603,0.0010295245,0.00062498276,0.0009934151],"domain_scores_gemma":[0.9973544,0.00059627177,0.00035059918,0.00082838174,0.0005727769,0.00029759615],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005622188,0.00050202594,0.00067734113,0.00024316159,0.00037576686,0.00013658509,0.0015158954,0.00034485426,0.000028586146],"category_scores_gemma":[0.0006481009,0.00042501133,0.00027369603,0.0011063582,0.00009814004,0.00041041872,0.00012503535,0.00045647987,0.00003505404],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021271288,0.00060217484,0.0036812993,0.00061538635,0.00010328126,0.00010793215,0.0043518967,0.013564363,0.22703324,0.0058164448,0.0018097805,0.74229294],"study_design_scores_gemma":[0.005847961,0.0023020816,0.02560983,0.0012750563,0.00021732235,0.0007122104,0.00017116229,0.8433004,0.085472204,0.02482883,0.007060444,0.0032025096],"about_ca_topic_score_codex":0.000019268873,"about_ca_topic_score_gemma":0.00004907767,"teacher_disagreement_score":0.82973605,"about_ca_system_score_codex":0.00006451651,"about_ca_system_score_gemma":0.0002715225,"threshold_uncertainty_score":0.9998202},"labels":[],"label_agreement":null},{"id":"W2126554652","doi":"10.1109/vtest.1994.292333","title":"A BIST technique for a frequency response and intermodulation distortion test of a sigma-delta ADC","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Intermodulation; Distortion (music); Delta-sigma modulation; Built-in self-test; Computer science; Electronic engineering; Automatic test equipment; Test (biology); Engineering; Reliability engineering; Bandwidth (computing); Telecommunications","score_opus":0.027283081065640633,"score_gpt":0.24238333848034638,"score_spread":0.21510025741470573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126554652","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032867774,0.00007641328,0.9657359,0.00027635286,0.000024538089,0.000232183,0.0000044525837,0.00009665946,0.0006857317],"genre_scores_gemma":[0.9742558,0.000003186915,0.02547143,0.00004597138,0.000014765867,0.00004324232,0.0000013175362,0.0000046796763,0.00015961844],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99937683,0.000030995114,0.0001978528,0.00020487151,0.000079633035,0.000109835055],"domain_scores_gemma":[0.99928004,0.00031122286,0.00009105287,0.00020554612,0.00007528827,0.00003684785],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003180562,0.00006924107,0.00009342462,0.00010596255,0.00006656647,0.00003395277,0.00016899075,0.00003778426,0.0000074699033],"category_scores_gemma":[0.00051201956,0.000062520536,0.00003257905,0.00020326597,0.000032663873,0.00025431416,0.000040240964,0.000038593604,0.0000010241288],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000037949887,0.00017370391,0.014408155,0.00008364485,0.0000075616435,0.000006119375,0.0009578943,0.000006130445,0.6135772,0.011809498,0.00034762625,0.35861868],"study_design_scores_gemma":[0.0011069293,0.0017103171,0.08313166,0.0003835083,0.000023711447,0.00016033821,0.00005813507,0.81336623,0.076854326,0.022047391,0.00051165314,0.0006457875],"about_ca_topic_score_codex":0.000038086153,"about_ca_topic_score_gemma":0.000013589179,"teacher_disagreement_score":0.941388,"about_ca_system_score_codex":0.000026016573,"about_ca_system_score_gemma":0.00001189331,"threshold_uncertainty_score":0.25495136},"labels":[],"label_agreement":null},{"id":"W2126612998","doi":"10.1145/1231956.1231963","title":"Congestion estimation and localization in fpgas:","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Routing (electronic design automation); Estimation; Field-programmable gate array; Set (abstract data type); Real-time computing; Embedded system; Engineering","score_opus":0.01134236381723836,"score_gpt":0.24412434213615322,"score_spread":0.23278197831891487,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126612998","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043478295,0.000026271,0.9522475,0.000109877445,0.000035770878,0.000034609347,2.3219416e-8,0.0000774316,0.0039902152],"genre_scores_gemma":[0.99152344,0.0000022392405,0.0082417745,0.00019741735,0.000009595356,5.6744534e-7,0.0000010077533,0.0000013568653,0.000022624627],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996299,0.000009395426,0.000099445206,0.00010922738,0.00006331281,0.00008867999],"domain_scores_gemma":[0.9998142,0.000054129632,0.000021137923,0.000064781096,0.00002025936,0.000025504592],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003427604,0.00003284027,0.00003522986,0.00007998368,0.000031785807,0.000043193973,0.000060494833,0.00002261525,0.0000018281801],"category_scores_gemma":[0.000071861665,0.000031143878,0.0000040059685,0.00022198107,0.000009802743,0.00030935984,0.000019893838,0.00002866705,0.0000057996526],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.861889e-8,0.000010984992,0.026618782,0.0000056432646,4.7458875e-7,0.000005988058,0.00023727282,0.0039511076,0.00022623509,0.08663457,0.000023439874,0.8822854],"study_design_scores_gemma":[0.000100103935,0.000012252449,0.05005597,0.00001571771,4.6301415e-7,0.000009797304,0.000016743426,0.94369745,0.00042108697,0.005582474,0.000041120908,0.00004681297],"about_ca_topic_score_codex":0.000047700378,"about_ca_topic_score_gemma":0.000063088686,"teacher_disagreement_score":0.94804513,"about_ca_system_score_codex":0.000015502319,"about_ca_system_score_gemma":0.000007633944,"threshold_uncertainty_score":0.12700105},"labels":[],"label_agreement":null},{"id":"W2126750376","doi":"10.1109/jssc.2006.881554","title":"Weak Cell Detection in Deep-Submicron SRAMs: A Programmable Detection Technique","year":2006,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"CMC Microsystems","keywords":"Static random-access memory; Chip; Electronic engineering; Voltage; Limiting; Computer science; Embedded system; Computer hardware; Engineering; Electrical engineering","score_opus":0.01055151925284666,"score_gpt":0.22924068803730535,"score_spread":0.21868916878445868,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126750376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25981006,0.00025475348,0.73830485,0.000030219226,0.0005325611,0.00026954775,0.0000011491595,0.00010809062,0.00068878336],"genre_scores_gemma":[0.9986199,0.00004030907,0.0008413245,0.000038335944,0.00031196515,0.00002307985,4.7103018e-7,0.000029008115,0.00009559422],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9974134,0.00015808264,0.0009886521,0.00035254494,0.00045494223,0.0006324001],"domain_scores_gemma":[0.9983197,0.000087855144,0.00080942543,0.00029400704,0.0003459652,0.00014303421],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001189214,0.0002602974,0.00038202817,0.0006647811,0.00017433919,0.00022879397,0.0006671252,0.00015051123,0.0000023669522],"category_scores_gemma":[0.000048261398,0.00025899694,0.00018131055,0.0010892915,0.000049776456,0.0011398009,0.00004089631,0.00066179753,0.000017412001],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012742775,0.00016153496,0.0005310978,0.00004371789,0.000008867122,0.00014569478,0.00019545121,0.0035677126,0.6157408,0.000008879447,0.000018418146,0.37957656],"study_design_scores_gemma":[0.0010579225,0.00049302966,0.0035064935,0.00021576077,0.000022408192,0.001565136,0.000071297465,0.01551031,0.9716529,0.004769014,0.000697509,0.0004381749],"about_ca_topic_score_codex":0.00019141032,"about_ca_topic_score_gemma":0.0004666711,"teacher_disagreement_score":0.7388098,"about_ca_system_score_codex":0.0003657861,"about_ca_system_score_gemma":0.00015164987,"threshold_uncertainty_score":0.99998623},"labels":[],"label_agreement":null},{"id":"W2126762380","doi":"10.1109/ccece.1993.332345","title":"Using square array structures in parallel ATPG","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Automatic test pattern generation; Speedup; Computer science; Architecture; Parallel computing; Square (algebra); Algorithm; Test (biology); Artificial intelligence; Theoretical computer science; Mathematics; Electronic circuit; Engineering","score_opus":0.08877753627253027,"score_gpt":0.27156920115358124,"score_spread":0.18279166488105097,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126762380","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.074449204,0.00018918226,0.89870304,0.0002507802,0.00012566474,0.00005863223,2.4172374e-7,0.00017313361,0.026050134],"genre_scores_gemma":[0.9622458,0.000002357602,0.037257597,0.00029295927,0.00004457609,8.4519866e-7,1.735856e-7,0.0000039266642,0.00015171859],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99927855,0.000024172516,0.00013265804,0.00021678595,0.00012322802,0.00022463214],"domain_scores_gemma":[0.9996478,0.000034475477,0.000029945477,0.00022535137,0.000016755974,0.000045681238],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000066512555,0.00007874514,0.000089868816,0.000077223885,0.00006610913,0.00009105603,0.0003629197,0.000032507225,0.00010945963],"category_scores_gemma":[0.000026509682,0.00006703964,0.00002890075,0.0002950164,0.0000136324825,0.0002692718,0.000043340882,0.00008641954,0.000029304947],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.2603177e-7,0.00016523515,0.15716901,0.000057471774,0.000020254489,0.00025858267,0.00507115,0.027200902,0.020218493,0.22653696,0.0014935619,0.56180817],"study_design_scores_gemma":[0.000523083,0.000038206377,0.025002457,0.00005537628,0.0000029303833,0.00009604789,0.000118893004,0.9490665,0.0011768432,0.022591654,0.0008574311,0.00047058758],"about_ca_topic_score_codex":0.00010022248,"about_ca_topic_score_gemma":0.000036314803,"teacher_disagreement_score":0.9218656,"about_ca_system_score_codex":0.000022185952,"about_ca_system_score_gemma":0.000008298147,"threshold_uncertainty_score":0.2733797},"labels":[],"label_agreement":null},{"id":"W2126813829","doi":"10.1109/eptc.2006.342792","title":"Database approach for storage and retrieval of test parameters for manufacturability","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Design for manufacturability; Database; Context (archaeology); Test data; Fuse (electrical); Data integrity; Reliability engineering; Embedded system; Data mining; Engineering; Software engineering","score_opus":0.03126886758860679,"score_gpt":0.24524665552518587,"score_spread":0.2139777879365791,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126813829","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12709458,0.000028103927,0.87188745,0.00006203395,0.00002817064,0.00033520017,0.000047048605,0.00005240589,0.00046499376],"genre_scores_gemma":[0.78143793,3.452689e-7,0.21838705,0.000038281887,0.0000206104,0.000009411026,0.000022657263,0.000003605678,0.00008007526],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99922395,0.000011911083,0.00018479938,0.00031363886,0.00009071808,0.0001750039],"domain_scores_gemma":[0.99875855,0.0007764525,0.00007029916,0.00029717296,0.000058572186,0.000038933063],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042247534,0.00008188764,0.00013802426,0.000035465688,0.00007476326,0.00004795068,0.00024111624,0.000029099547,7.420825e-7],"category_scores_gemma":[0.00030421207,0.00006749493,0.000048387283,0.00009449396,0.000050524144,0.00022339178,0.000057648467,0.000034881756,1.5418661e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054812906,0.0035374633,0.12613668,0.0055361763,0.00014301616,0.000012106731,0.0010862272,0.005063866,0.20322657,0.19506969,0.015935136,0.44419828],"study_design_scores_gemma":[0.0013147297,0.00038352792,0.013281912,0.000019694966,0.000026398,0.000015645222,0.000058563375,0.8940584,0.07924383,0.010899683,0.0003207566,0.0003768498],"about_ca_topic_score_codex":0.00007105837,"about_ca_topic_score_gemma":0.00000415245,"teacher_disagreement_score":0.8889945,"about_ca_system_score_codex":0.000012089301,"about_ca_system_score_gemma":0.000021859318,"threshold_uncertainty_score":0.27523634},"labels":[],"label_agreement":null},{"id":"W2126900578","doi":"10.5555/1874620.1874860","title":"Automated data analysis solutions to silicon debug","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University; University of Toronto","funders":"","keywords":"Debugging; Computer science; Software bug; Software; Background debug mode interface; Set (abstract data type); Embedded system; Session (web analytics); Domain (mathematical analysis); Real-time computing; Operating system; Programming language","score_opus":0.06895894130794172,"score_gpt":0.3077814758461167,"score_spread":0.23882253453817498,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126900578","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0059985733,0.000027754993,0.9807194,0.0030561574,0.00003921887,0.000048200607,0.0000040921072,0.0017986561,0.008307931],"genre_scores_gemma":[0.97973984,8.313562e-7,0.018163035,0.0018489679,0.000025451167,7.9301003e-7,0.000020103507,0.0000016456794,0.00019933499],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990137,0.000024455461,0.00014962695,0.00040363835,0.00014077795,0.00026780643],"domain_scores_gemma":[0.99853605,0.000044388817,0.000026306601,0.0012255638,0.000044144614,0.00012352341],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024574023,0.00007322153,0.00012053985,0.0002125079,0.00016071841,0.00015896399,0.001426332,0.000023598363,0.000022454944],"category_scores_gemma":[0.000106688494,0.00006458699,0.000042099316,0.0021147649,0.0000065604468,0.00042352927,0.0002883828,0.00004442034,0.00015254751],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.6181372e-7,0.0002195314,0.0059486125,0.000003029579,0.00023702263,0.000039002913,0.00044418173,0.00983273,0.008912268,0.06082876,0.04468066,0.86885405],"study_design_scores_gemma":[0.000040916697,0.000021754457,0.043794684,0.0000027172703,0.00003684496,0.000003688047,0.0000061544365,0.9550556,0.0000933927,0.00041387076,0.0004266035,0.00010375697],"about_ca_topic_score_codex":0.00012202949,"about_ca_topic_score_gemma":0.00011848837,"teacher_disagreement_score":0.9737413,"about_ca_system_score_codex":0.000015801274,"about_ca_system_score_gemma":0.000034612596,"threshold_uncertainty_score":0.26505035},"labels":[],"label_agreement":null},{"id":"W2127392734","doi":"10.5555/1129601.1129719","title":"Statistical timing analysis with two-sided constraints","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Process (computing); Simple (philosophy); Upper and lower bounds; Algorithm; Statistical analysis; Statistics; Mathematics; Embedded system","score_opus":0.022964407580282207,"score_gpt":0.27037610528997896,"score_spread":0.24741169770969676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127392734","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009877833,0.0000061067403,0.94785804,0.00033564036,0.000011341755,0.000028877033,0.0000013733061,0.00016603708,0.041714747],"genre_scores_gemma":[0.8360363,2.400737e-7,0.16334066,0.000403899,0.000033654505,0.0000013930318,0.0000024024055,0.0000027094327,0.00017871063],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991302,0.00002577715,0.0001451224,0.00027010485,0.00019202138,0.00023676596],"domain_scores_gemma":[0.99935186,0.00021491529,0.000037721868,0.00024125665,0.000048367012,0.00010590432],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015830698,0.00008454485,0.00014298352,0.0001166912,0.0000888192,0.00012883614,0.00027906,0.000015635402,0.00033075767],"category_scores_gemma":[0.00005351955,0.00006337942,0.000034738787,0.00061513553,0.00007439791,0.00023137972,0.000046876903,0.000073222844,0.00008751345],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.1908862e-7,0.000051744777,0.023781678,0.000002934469,0.00021216866,0.000083518236,0.00028121987,0.0049732667,0.0002792599,0.21363539,0.0002454335,0.75645316],"study_design_scores_gemma":[0.000487995,0.000052675234,0.017299347,0.000015521711,0.00012500658,0.00007515081,0.00006152043,0.97995704,0.00059009343,0.00081696827,0.0002061235,0.00031257953],"about_ca_topic_score_codex":0.00003737092,"about_ca_topic_score_gemma":0.00010388738,"teacher_disagreement_score":0.97498375,"about_ca_system_score_codex":0.000019774126,"about_ca_system_score_gemma":0.000048867532,"threshold_uncertainty_score":0.36215645},"labels":[],"label_agreement":null},{"id":"W2127438401","doi":"10.1109/iccd.1990.130189","title":"Estimating aliasing in CA and LFSR based signature registers","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba; University of Victoria","funders":"","keywords":"Linear feedback shift register; Aliasing; Benchmark (surveying); Signature (topology); Computer science; Algorithm; Computation; Shift register; Mathematics; Artificial intelligence; Telecommunications","score_opus":0.028338708406610087,"score_gpt":0.22789792519854946,"score_spread":0.19955921679193936,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127438401","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041189358,0.0002853327,0.9342821,0.0019211855,0.00014800898,0.00008094861,3.2508078e-7,0.0002100577,0.021882642],"genre_scores_gemma":[0.925277,5.5286455e-7,0.07362439,0.0008873384,0.000025040765,0.0000013254905,3.1041137e-7,0.000003895918,0.00018016795],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999299,0.000028944392,0.00012825243,0.00024195403,0.00010781667,0.00019405365],"domain_scores_gemma":[0.9995933,0.00011897514,0.000039257902,0.00018062639,0.000015390711,0.00005243864],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016872378,0.00007887662,0.00008870778,0.00008286777,0.00007821178,0.0001350821,0.00020737946,0.000038150716,0.000020543252],"category_scores_gemma":[0.00010790134,0.00007165608,0.000016431994,0.00026962682,0.000020036354,0.00026949582,0.000047506706,0.000118554184,0.00000817049],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.093566e-7,0.000091454276,0.034574155,0.00012891053,0.0000074116438,0.00035434475,0.0026692245,0.01275382,0.0030424788,0.0066304086,0.0028856474,0.93686193],"study_design_scores_gemma":[0.00016624812,0.000012565991,0.001291253,0.00009420424,9.511526e-7,0.000016456777,0.00001724467,0.9978306,0.00009931547,0.00028851084,0.000080005724,0.00010264276],"about_ca_topic_score_codex":0.00007783626,"about_ca_topic_score_gemma":0.00002532294,"teacher_disagreement_score":0.9850768,"about_ca_system_score_codex":0.000018348675,"about_ca_system_score_gemma":0.000008475533,"threshold_uncertainty_score":0.292205},"labels":[],"label_agreement":null},{"id":"W2127439527","doi":"10.1109/pacrim.1991.160745","title":"VLSI design of a modulo-extractor","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Modulo; Extractor; Very-large-scale integration; Computer science; Arithmetic; Mathematics; Discrete mathematics; Embedded system; Engineering; Process engineering","score_opus":0.07495559712215218,"score_gpt":0.2190855003263556,"score_spread":0.14412990320420344,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127439527","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032760971,0.00007017059,0.97975624,0.00009887743,0.000051310886,0.00004343712,1.7074265e-7,0.00011773325,0.016585957],"genre_scores_gemma":[0.9682595,0.00000494549,0.031052617,0.000095553856,0.000018672561,0.0000014722679,6.378678e-8,0.0000028432953,0.0005642985],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99943477,0.00003251857,0.00012323755,0.00014678854,0.00012416148,0.00013852752],"domain_scores_gemma":[0.999503,0.00013073742,0.000038885235,0.00024697252,0.00003668804,0.000043711596],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015276737,0.000054132724,0.000082839746,0.000044019278,0.00003118171,0.000029671226,0.0003953953,0.00002237439,0.00012046063],"category_scores_gemma":[0.000055201042,0.000045084795,0.000030126492,0.00020332844,0.000014677083,0.00022399599,0.000041250336,0.00004368159,0.000088281464],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.5367031e-7,0.0002844691,0.0028025317,0.000038748258,0.000023708932,0.00004052399,0.0008754069,0.0021302393,0.07355516,0.078006886,0.0053382483,0.8369039],"study_design_scores_gemma":[0.00016512915,0.000076984994,0.0020405578,0.00002161982,0.0000025245793,0.000021020802,0.000008221347,0.98728323,0.007941246,0.0020042385,0.0002961156,0.00013913006],"about_ca_topic_score_codex":0.000012166366,"about_ca_topic_score_gemma":3.5875874e-7,"teacher_disagreement_score":0.98515296,"about_ca_system_score_codex":0.000006351602,"about_ca_system_score_gemma":0.000007689543,"threshold_uncertainty_score":0.18385045},"labels":[],"label_agreement":null},{"id":"W2127926156","doi":"10.1109/edac.1993.386473","title":"On the design and analysis of unmatched LFSR pattern generators in pseudorandom testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Linear feedback shift register; Pseudorandom number generator; Computer science; FLOPS; Shift register; Construct (python library); Electronic circuit; Algorithm; Parallel computing; Engineering; Computer network; Telecommunications","score_opus":0.06752945308827482,"score_gpt":0.22542206889505417,"score_spread":0.15789261580677935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127926156","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43999085,0.000043149783,0.5592133,0.00016967853,0.000011557308,0.000056101602,2.502967e-7,0.000030158324,0.00048498076],"genre_scores_gemma":[0.99392295,0.0000040591513,0.005659658,0.00038190957,0.0000072925254,0.000004072826,1.6415638e-7,0.0000030708397,0.000016827555],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991685,0.00012987932,0.00020404051,0.00020943058,0.00013849385,0.0001496461],"domain_scores_gemma":[0.9982209,0.001392129,0.000071343944,0.00024923342,0.000034047593,0.00003231433],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052675075,0.00008250207,0.00018074714,0.00019831266,0.00006315238,0.000064495005,0.00029411694,0.000023402508,0.000022645238],"category_scores_gemma":[0.00024745357,0.00005189045,0.0000380145,0.0015525764,0.000024546807,0.0000895156,0.000051303497,0.00007100736,0.0000033884564],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.223563e-7,0.00016425546,0.35600987,0.000019551215,0.0002401755,0.00004227431,0.0029342722,0.041844282,0.00668588,0.0062130857,0.00025899938,0.58558685],"study_design_scores_gemma":[0.00018505014,0.00003519547,0.011125325,0.000014824059,0.00002618816,0.00000176072,0.00002140465,0.987174,0.00083655387,0.00050728564,5.7537324e-7,0.00007183934],"about_ca_topic_score_codex":0.00011374098,"about_ca_topic_score_gemma":0.00001884659,"teacher_disagreement_score":0.9453297,"about_ca_system_score_codex":0.000008975664,"about_ca_system_score_gemma":0.0000065705617,"threshold_uncertainty_score":0.21160312},"labels":[],"label_agreement":null},{"id":"W2128174596","doi":"10.1109/socc.2008.4641479","title":"Built-in functional tests for fast validation of a 40Gbps coherent optical receiver SoC ASIC","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Application-specific integrated circuit; Computer science; Transmission (telecommunications); Electronic engineering; Programmable logic device; Embedded system; Computer hardware; Computer architecture; Engineering; Telecommunications","score_opus":0.07463973162943219,"score_gpt":0.2749550909041944,"score_spread":0.2003153592747622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128174596","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3203692,0.0000127417825,0.6758334,0.00024870803,0.000118129,0.00012669618,0.0000012092781,0.000058050253,0.0032318707],"genre_scores_gemma":[0.9897733,0.0000018044034,0.00972962,0.00007219764,0.00005838133,0.00001705225,0.000005204673,0.0000042639817,0.00033821532],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99918926,0.000017908658,0.00020985818,0.00022242515,0.0001895593,0.00017099344],"domain_scores_gemma":[0.99940443,0.0002233445,0.000054268276,0.00016445441,0.00010786321,0.00004565624],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016580732,0.000072454495,0.00011441474,0.000074955045,0.000066225846,0.000017858629,0.00020878637,0.000038944963,0.00003429241],"category_scores_gemma":[0.00013727398,0.000064848,0.00005268229,0.00022388018,0.000036250978,0.00021934947,0.00004778968,0.00005766236,0.000017596736],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009555295,0.0013054885,0.33634058,0.00013711794,0.00006428791,0.000045600456,0.0015059473,0.0055977805,0.064339384,0.13407934,0.011006542,0.44556838],"study_design_scores_gemma":[0.0028624884,0.0005839954,0.74639136,0.00014048257,0.000018590004,0.00019657859,0.000089864625,0.16913114,0.067528084,0.011571096,0.0008387853,0.0006475505],"about_ca_topic_score_codex":0.000025926176,"about_ca_topic_score_gemma":0.00001735252,"teacher_disagreement_score":0.66940403,"about_ca_system_score_codex":0.00003148216,"about_ca_system_score_gemma":0.00008619758,"threshold_uncertainty_score":0.26444244},"labels":[],"label_agreement":null},{"id":"W2128995565","doi":"10.1109/spi.2002.258315","title":"LFSR Test Pattern Crosstalk in Nanometer Technologies","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Crosstalk; Interconnection; Shift register; Linear feedback shift register; Electronic engineering; Integrated circuit; Computer science; Electronic circuit; Engineering; Electrical engineering; Telecommunications","score_opus":0.02595352619712843,"score_gpt":0.21057600236406498,"score_spread":0.18462247616693656,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128995565","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.270961,0.0005961703,0.62465847,0.006301593,0.0003068768,0.00024008231,0.0000032001917,0.0037060007,0.09322666],"genre_scores_gemma":[0.99779487,0.000009617831,0.0010541293,0.0002621265,0.000010515683,0.000006789152,1.8375384e-7,0.0000042292345,0.00085756293],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99919176,0.00000797899,0.00015184571,0.00026690672,0.00010623393,0.00027525754],"domain_scores_gemma":[0.99945945,0.00011993911,0.000029629844,0.0003522588,0.00001738868,0.000021345804],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000084828185,0.000088734465,0.00009571555,0.00014450224,0.000057146488,0.00015532931,0.00065590185,0.00005047224,0.000064872766],"category_scores_gemma":[0.000143597,0.00007294162,0.000028832097,0.00049442786,0.000040561128,0.00033100368,0.00020610253,0.00010745214,0.0002349619],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.567366e-9,0.00005630569,0.10746308,0.000004247351,0.000001092803,0.000050657607,0.00018897536,0.000004656506,0.0009624652,0.0004104348,0.00032711844,0.89053094],"study_design_scores_gemma":[0.002146138,0.00061810616,0.20992373,0.00030574822,0.000007648346,0.000378622,0.0010578777,0.7296294,0.028054636,0.013889913,0.011607035,0.002381129],"about_ca_topic_score_codex":0.000039971597,"about_ca_topic_score_gemma":0.00004143302,"teacher_disagreement_score":0.88814986,"about_ca_system_score_codex":0.00001977748,"about_ca_system_score_gemma":0.0000043545174,"threshold_uncertainty_score":0.30200383},"labels":[],"label_agreement":null},{"id":"W2129087045","doi":"10.1109/tvlsi.2006.876109","title":"Diagnosis of logic circuits using compressed deterministic data and on-chip response comparison","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Chip; Test compression; Computer science; Automatic test pattern generation; Process (computing); Design for testing; System on a chip; Logic gate; Logic family; Computer engineering; Electronic circuit; Embedded system; Computer hardware; Logic synthesis; Algorithm; Reliability engineering; Engineering; Electrical engineering","score_opus":0.06979433199351101,"score_gpt":0.2998196132412702,"score_spread":0.2300252812477592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129087045","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24065155,0.00013517438,0.7575818,0.000060843977,0.00076445244,0.00029927352,0.00024051081,0.00013634401,0.00013008477],"genre_scores_gemma":[0.9990361,0.000009155043,0.00065379485,0.00007185518,0.000077230216,0.000040495812,0.00002435351,0.000021379243,0.000065681794],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99710983,0.0005451022,0.0008094993,0.0007019653,0.0004803679,0.0003532283],"domain_scores_gemma":[0.9972194,0.0011107271,0.00033702486,0.0010557233,0.00016842758,0.00010871422],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008497515,0.00029258235,0.00049035257,0.00036833494,0.00045801504,0.00028714517,0.00076629216,0.00015140616,0.000008067717],"category_scores_gemma":[0.00005581769,0.0002726059,0.00009327668,0.00051347533,0.000099013465,0.00057561055,0.000011297023,0.00031365163,0.000016777543],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002903346,0.00967525,0.02173047,0.0014017517,0.0004689715,0.00027166307,0.0074729687,0.5624599,0.18400824,0.006190686,0.0030272077,0.20300259],"study_design_scores_gemma":[0.0006518457,0.0002592751,0.0021919392,0.0006496125,0.00005572895,0.000063400345,0.00032209852,0.9821438,0.013080672,0.00009229417,0.0001567447,0.00033254013],"about_ca_topic_score_codex":0.00033684433,"about_ca_topic_score_gemma":0.00022778299,"teacher_disagreement_score":0.7583845,"about_ca_system_score_codex":0.00010050247,"about_ca_system_score_gemma":0.000094021874,"threshold_uncertainty_score":0.99997264},"labels":[],"label_agreement":null},{"id":"W2129390576","doi":"10.5555/789083.1022814","title":"Delay Fault Testing of Core-Based Systems-on-a-Chip","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Automatic test pattern generation; Fault coverage; Computer science; Modular design; Embedded system; System on a chip; System testing; Chip; Reliability engineering; Engineering","score_opus":0.06477326258506909,"score_gpt":0.2570852993262601,"score_spread":0.19231203674119102,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129390576","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11181537,0.00006850709,0.7811684,0.000031206517,0.00025945553,0.00011798629,0.0000011489309,0.00027411606,0.10626382],"genre_scores_gemma":[0.9858248,1.5498814e-7,0.013762074,0.00020738186,0.000021905891,0.000004262673,4.2724616e-7,0.0000067917886,0.00017219647],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989206,0.00005858288,0.0002654911,0.0002629841,0.0002455657,0.00024677475],"domain_scores_gemma":[0.99865854,0.0006041476,0.0001215362,0.00039663512,0.0001403454,0.00007879734],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040285877,0.000112306574,0.0001610028,0.00008820579,0.00009400348,0.00006325061,0.0004113938,0.000039757175,0.000006891283],"category_scores_gemma":[0.00070115196,0.00009242624,0.0000436199,0.00051513605,0.000025466179,0.00010121927,0.000023096349,0.000090314745,0.000037017202],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.3962714e-7,0.0003142496,0.107684225,0.0002170498,0.000031903754,0.0001196128,0.0002450117,0.060886607,0.020126058,0.7481972,0.0007877446,0.06138978],"study_design_scores_gemma":[0.0006685171,0.00033045997,0.0020104025,0.00031432684,0.000009271307,0.00008500032,0.000060355767,0.97767323,0.016264185,0.001338906,0.0008271618,0.00041817932],"about_ca_topic_score_codex":0.00008416638,"about_ca_topic_score_gemma":0.0000022650668,"teacher_disagreement_score":0.9167866,"about_ca_system_score_codex":0.000019838153,"about_ca_system_score_gemma":0.00010981405,"threshold_uncertainty_score":0.3769033},"labels":[],"label_agreement":null},{"id":"W2129547250","doi":"10.1109/fpt.2005.1568553","title":"Post-silicon debug using programmable logic cores","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; Embedded system; Overhead (engineering); Computer architecture; Integrated circuit; Programmable logic device; Background debug mode interface; Field-programmable gate array; Point (geometry); Architecture; Programmable logic array; Logic gate; Computer hardware; Operating system","score_opus":0.028369339578210095,"score_gpt":0.24992553670110224,"score_spread":0.22155619712289215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129547250","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30054367,0.00021178673,0.67077535,0.00033932712,0.00015426031,0.00014419945,6.114329e-7,0.0007823025,0.02704848],"genre_scores_gemma":[0.97676057,4.998242e-7,0.022035034,0.00040624625,0.000084518644,0.0000025394638,0.0000019243312,0.000005559257,0.00070311327],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99910176,0.000020921614,0.00015272078,0.00026110976,0.0001426617,0.00032081554],"domain_scores_gemma":[0.9995333,0.000041823474,0.000049423343,0.00024684943,0.00008243805,0.00004618205],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012623725,0.00009625917,0.00009752268,0.000059351223,0.00015208182,0.00022930992,0.00039170485,0.000035519315,0.00001694549],"category_scores_gemma":[0.000025096304,0.00007825545,0.00004557222,0.0002717652,0.0000283155,0.00032803733,0.00009887126,0.000061809886,0.000046169578],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.9983257e-7,0.0002627718,0.076397456,0.00003782768,0.000014486947,0.00015606293,0.00013348319,0.0023460377,0.11050869,0.37869588,0.00074298587,0.4307039],"study_design_scores_gemma":[0.000540904,0.00022116075,0.023178251,0.000055200726,0.000015294752,0.00031792664,0.000055637916,0.9078347,0.016614668,0.04834595,0.002064647,0.0007556651],"about_ca_topic_score_codex":0.0015213882,"about_ca_topic_score_gemma":0.00010062172,"teacher_disagreement_score":0.90548867,"about_ca_system_score_codex":0.0000231182,"about_ca_system_score_gemma":0.0000474051,"threshold_uncertainty_score":0.31911644},"labels":[],"label_agreement":null},{"id":"W2129559195","doi":"10.1109/ccece.2004.1347628","title":"Enhanced technique for built-in self-test of sequential logic","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Limit (mathematics); Computer science; Adjacency list; Path (computing); Overhead (engineering); Fault coverage; Fault (geology); Sequential logic; Logic gate; Reliability engineering; Electronic circuit; Engineering; Algorithm; Mathematics; Electrical engineering; Computer network; Operating system","score_opus":0.025826766514253738,"score_gpt":0.2755922403512229,"score_spread":0.24976547383696912,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129559195","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009255923,0.00001319701,0.9864476,0.00018406288,0.000048356927,0.00026387413,7.4370143e-7,0.0001730339,0.0036132522],"genre_scores_gemma":[0.8655888,0.0000017858425,0.13421473,0.000098980236,0.000022851596,0.000039935847,6.2389813e-7,0.000003873403,0.000028426044],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99927926,0.000008921584,0.00020152453,0.00021868477,0.00008953854,0.00020209329],"domain_scores_gemma":[0.9995238,0.00009813154,0.00006185537,0.00022660504,0.000058326736,0.000031284577],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021740675,0.000075562006,0.0001240832,0.00008152729,0.000032177115,0.000021450951,0.0004539309,0.00004810432,0.00000390384],"category_scores_gemma":[0.00010052045,0.00006738461,0.000051763443,0.00027686253,0.000015792755,0.00016022014,0.00007016237,0.000054198328,0.0000044496965],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.894794e-7,0.00018626126,0.0003776004,0.00004682782,0.000004039636,0.000007626564,0.00019858697,0.000343361,0.8490274,0.14127366,0.000014439793,0.008520034],"study_design_scores_gemma":[0.00043780234,0.00016725938,0.00031294307,0.00004530585,0.0000022344227,0.000011875201,0.000008830255,0.002178305,0.93307275,0.06361844,0.000022226826,0.00012202938],"about_ca_topic_score_codex":0.00007140265,"about_ca_topic_score_gemma":0.000046169425,"teacher_disagreement_score":0.8563329,"about_ca_system_score_codex":0.000041444073,"about_ca_system_score_gemma":0.00009449438,"threshold_uncertainty_score":0.27478644},"labels":[],"label_agreement":null},{"id":"W2129753510","doi":"10.1109/etc.1993.246522","title":"Random test length for bounded faults in RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University; University of Waterloo","funders":"","keywords":"Bounded function; Class (philosophy); Discrete mathematics; Mathematics; Combinatorics; Computer science; Algorithm; Artificial intelligence","score_opus":0.03509396849353799,"score_gpt":0.23400281106084442,"score_spread":0.19890884256730643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129753510","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019773493,0.00014529856,0.93707407,0.0014175026,0.00019702577,0.00033011223,0.0000013417227,0.00031643457,0.040744737],"genre_scores_gemma":[0.99071074,0.0000053902454,0.0069790366,0.00045132553,0.000055009514,0.000018783425,7.031346e-7,0.000004924895,0.0017741205],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992063,0.000016408809,0.00017162212,0.00024209198,0.00010030683,0.00026325134],"domain_scores_gemma":[0.99912983,0.0005389795,0.000032615622,0.00021800146,0.000030806736,0.000049784787],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024246948,0.000080125224,0.00012415902,0.000062063,0.000081516766,0.00009066757,0.00039213424,0.00003353685,0.000027263284],"category_scores_gemma":[0.00034358713,0.000067686415,0.00004734725,0.00024836638,0.0000155768,0.00025931778,0.000042924254,0.00006296494,0.000060583894],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.4314163e-7,0.00037719714,0.015651917,0.00003255205,0.000009953194,0.000033353797,0.0014151256,0.00012771244,0.0013455685,0.026480038,0.005047836,0.9494778],"study_design_scores_gemma":[0.004237162,0.000109361245,0.0019266353,0.000033099306,0.0000025874601,0.000019315034,0.000033383203,0.982197,0.00070727256,0.0055544055,0.004925954,0.0002538508],"about_ca_topic_score_codex":0.000037717,"about_ca_topic_score_gemma":0.000060813087,"teacher_disagreement_score":0.98206925,"about_ca_system_score_codex":0.000019930909,"about_ca_system_score_gemma":0.0000105687495,"threshold_uncertainty_score":0.2760172},"labels":[],"label_agreement":null},{"id":"W2129848580","doi":"10.1109/ccece.2008.4564771","title":"An Ant Colony Optimization approach for test pattern generation","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Ant colony optimization algorithms; Benchmark (surveying); Automatic test pattern generation; Computer science; Fault coverage; Test set; Set (abstract data type); Electronic circuit; Algorithm; Combinational logic; Logic gate; Artificial intelligence; Engineering","score_opus":0.03227123950221634,"score_gpt":0.20169476589829652,"score_spread":0.1694235263960802,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129848580","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0145045165,0.00002629924,0.98421085,0.00027127448,0.000093508956,0.0003148771,0.000006795634,0.00022070538,0.00035116952],"genre_scores_gemma":[0.96223783,0.00003358111,0.03680921,0.00044906657,0.00032027307,0.00007870009,0.000030643783,0.000019819929,0.00002085414],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99820524,0.000008116802,0.00026213203,0.0006978631,0.0001943085,0.0006323502],"domain_scores_gemma":[0.9987383,0.000057165602,0.00007615252,0.00015874045,0.0003959721,0.0005736575],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00014148331,0.00028716406,0.00026751362,0.00032476056,0.00037136878,0.00052970933,0.00055487204,0.00013732459,0.0000044804347],"category_scores_gemma":[0.000066801345,0.0002944701,0.000041228574,0.00041512656,0.00003491699,0.0005900207,0.000035231362,0.000244521,0.0000015351237],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021565509,0.00040456394,0.013456492,0.00019844493,0.000068628,0.000060388476,0.0029643169,0.09395672,0.009561086,0.10294478,0.001266531,0.7751159],"study_design_scores_gemma":[0.00025279063,0.0005172378,0.0012632477,0.000029173874,0.000006085403,0.00009552329,0.0000062661466,0.9970688,0.0002567305,0.000042173906,0.0000718954,0.00039002736],"about_ca_topic_score_codex":0.0006460571,"about_ca_topic_score_gemma":0.00010227452,"teacher_disagreement_score":0.94773334,"about_ca_system_score_codex":0.00011644216,"about_ca_system_score_gemma":0.00038131117,"threshold_uncertainty_score":0.99995077},"labels":[],"label_agreement":null},{"id":"W2129931673","doi":"10.1109/vtest.1996.510836","title":"A new digital test approach for analog-to-digital converter testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Built-in self-test; Converters; CMOS; Electronic engineering; Overhead (engineering); Digital-to-analog converter; Computer science; Offset (computer science); Analog-to-digital converter; Computer hardware; Engineering; Voltage; Electrical engineering","score_opus":0.05276299631577356,"score_gpt":0.22108276233594554,"score_spread":0.16831976602017198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129931673","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00045027328,0.000019725616,0.8878545,0.00029979052,0.000056478362,0.0002083426,0.000009128112,0.0004257026,0.110676035],"genre_scores_gemma":[0.8940529,1.2049424e-7,0.09969377,0.00067658944,0.0001992664,0.000013396499,0.0000061092755,0.000015609829,0.005342236],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985406,0.000003969477,0.00025054617,0.00052589545,0.00020052878,0.00047850038],"domain_scores_gemma":[0.9986544,0.0005191377,0.000056426445,0.00036417475,0.0001046038,0.00030124548],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00007649175,0.0001831554,0.00018216144,0.000110291345,0.00013726165,0.001269789,0.0007494653,0.00004691993,0.000020388341],"category_scores_gemma":[0.0008765258,0.00016010698,0.00008547216,0.00064550823,0.0000188471,0.0012754094,0.00017894132,0.00008451881,0.00021283248],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.047526e-8,0.00008852894,0.015601661,0.000012610055,0.00000943073,0.0000070123456,0.00021039596,0.000047288584,0.00015230372,0.0017176867,0.011974464,0.97017854],"study_design_scores_gemma":[0.0004843701,0.00029966581,0.001040043,0.000024355853,0.000005516387,0.00012554071,0.00004627787,0.9932433,0.00008643716,0.0012008019,0.002984327,0.00045936243],"about_ca_topic_score_codex":0.000013617707,"about_ca_topic_score_gemma":7.2543673e-7,"teacher_disagreement_score":0.993196,"about_ca_system_score_codex":0.00002580262,"about_ca_system_score_gemma":0.00003856735,"threshold_uncertainty_score":0.999767},"labels":[],"label_agreement":null},{"id":"W2130177743","doi":"10.1109/tvlsi.2009.2021602","title":"Time-Multiplexed Compressed Test of SOC Designs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"System on a chip; Multiplexing; Computer science; Chip; Embedded system; Computer hardware; Modular design; Scalability; Database","score_opus":0.025633265233909904,"score_gpt":0.24643735192067082,"score_spread":0.2208040866867609,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130177743","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01054939,0.00007093327,0.98620725,0.0001661867,0.0007895929,0.0004351832,0.00007806127,0.0004292312,0.0012741615],"genre_scores_gemma":[0.9973023,0.000008081306,0.0014570229,0.0001354049,0.00008809935,0.000035209065,0.000011327442,0.000017497967,0.00094504346],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976255,0.00020960698,0.0007264103,0.0005102198,0.0005153016,0.0004129193],"domain_scores_gemma":[0.9981383,0.00045995208,0.0002677994,0.00065836933,0.00032575784,0.00014983662],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004936242,0.00029527518,0.00044197505,0.00031439518,0.00036211452,0.00019746106,0.0006510679,0.00017605835,0.00003578791],"category_scores_gemma":[0.000036308244,0.00027156275,0.00022985118,0.00070236425,0.00006073404,0.0007265724,0.0000022208958,0.0003341122,0.0001691719],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000132590785,0.0022624386,0.00014622271,0.000097645774,0.00008826521,0.000021835553,0.0029882966,0.058283813,0.85692143,0.00116275,0.0017771923,0.07623684],"study_design_scores_gemma":[0.0009229651,0.0004931912,0.00036784064,0.00042673253,0.000034254364,0.000044198514,0.00033811462,0.8404529,0.15614524,0.00009860705,0.000266206,0.00040975108],"about_ca_topic_score_codex":0.00006495684,"about_ca_topic_score_gemma":0.00004196075,"teacher_disagreement_score":0.9867529,"about_ca_system_score_codex":0.000108694185,"about_ca_system_score_gemma":0.00010124582,"threshold_uncertainty_score":0.99997365},"labels":[],"label_agreement":null},{"id":"W2131374318","doi":"10.1109/vtest.1994.292334","title":"Multifrequency testability analysis for analog circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Computer science; Analogue electronics; Design for testing; Electronic circuit; Mixed-signal integrated circuit; Electronic engineering; Electrical engineering; Reliability engineering; Engineering","score_opus":0.06612392002490318,"score_gpt":0.25490041856512885,"score_spread":0.18877649854022566,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131374318","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012288541,0.00011392801,0.9695419,0.00038694672,0.00007624059,0.00015538475,0.000005188961,0.00035202023,0.017079862],"genre_scores_gemma":[0.99071896,0.000003432033,0.008366934,0.00029661358,0.000044586253,0.000022402377,0.0000033901429,0.000005178447,0.00053847785],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99863,0.000036825666,0.00027697723,0.00051749946,0.00017849174,0.00036024014],"domain_scores_gemma":[0.9986238,0.00035899077,0.00007371536,0.0006630029,0.00015801539,0.00012246905],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034482696,0.00012837161,0.00022669646,0.00021208769,0.00018356399,0.0001305809,0.00069639704,0.000050952127,0.00017972983],"category_scores_gemma":[0.00037873484,0.00011324461,0.00023976382,0.001685797,0.0000338036,0.00039141538,0.00005665779,0.00007229887,0.000054542634],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.3378774e-8,0.00020308794,0.2249906,0.000023579589,0.00018834985,0.000008584045,0.00046146585,0.00048185597,0.0014647379,0.017942157,0.00054019946,0.75369537],"study_design_scores_gemma":[0.00027530344,0.00006479007,0.060649227,0.0000045137967,0.00009991149,0.0000059458416,0.00001832914,0.93355066,0.000453247,0.0040212595,0.00053544505,0.0003213605],"about_ca_topic_score_codex":0.000080851125,"about_ca_topic_score_gemma":0.00007858628,"teacher_disagreement_score":0.97843045,"about_ca_system_score_codex":0.000039600392,"about_ca_system_score_gemma":0.0000146615275,"threshold_uncertainty_score":0.46179813},"labels":[],"label_agreement":null},{"id":"W2131518299","doi":"10.1109/iccad.1988.122487","title":"A fault simulation method based on stem regions","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Benchmark (surveying); Reduction (mathematics); Computer science; Combinational logic; Fault (geology); Electronic circuit; Computer engineering; Algorithm; Parallel computing; Logic gate; Engineering; Mathematics; Electrical engineering","score_opus":0.06154779283730102,"score_gpt":0.31252071120888636,"score_spread":0.25097291837158536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131518299","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00028258175,0.0000042034007,0.9319301,0.00026992912,0.00006372422,0.000050890514,1.3262482e-7,0.00019738251,0.067201026],"genre_scores_gemma":[0.9259859,9.558333e-8,0.07163116,0.0014985788,0.000013939388,0.0000027332653,2.3738215e-7,0.0000037472105,0.0008636134],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99925554,0.00011891831,0.00010209398,0.00021732721,0.00016604249,0.00014009772],"domain_scores_gemma":[0.99911034,0.0004308043,0.000033682,0.00031037396,0.000050517116,0.00006430294],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032302286,0.00006570366,0.00006696754,0.00006570018,0.00010208089,0.00006651003,0.0001876435,0.000032252952,0.000023873592],"category_scores_gemma":[0.00012546511,0.000054817952,0.000038965107,0.0003134347,0.000005131527,0.00013380671,0.000010821422,0.00006682304,0.00006315985],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.1670265e-8,0.000043867123,0.00027894037,0.0000038995067,0.0000026444134,0.0000086994805,0.00008592291,0.5325063,0.00015000766,0.31617773,0.00026929466,0.15047266],"study_design_scores_gemma":[0.0001238044,0.000030861844,0.00010955335,0.00000996001,0.0000014335205,0.0000025717623,0.000011814784,0.99400526,0.00060293236,0.0015498028,0.003473098,0.0000789059],"about_ca_topic_score_codex":0.0000058980354,"about_ca_topic_score_gemma":0.000001746348,"teacher_disagreement_score":0.9257033,"about_ca_system_score_codex":0.0000174732,"about_ca_system_score_gemma":0.000049418657,"threshold_uncertainty_score":0.22354113},"labels":[],"label_agreement":null},{"id":"W2131934454","doi":"10.1109/vtest.1995.512651","title":"On the design of at-speed testable VLSI circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Observability; Testability; Design for testing; Computer science; Very-large-scale integration; Automatic test pattern generation; Test compression; Electronic circuit; Scan chain; Speedup; Fault coverage; Electronic engineering; Benchmark (surveying); Integrated circuit; Reliability engineering; Parallel computing; Embedded system; Engineering; Electrical engineering; Mathematics","score_opus":0.0826622983909937,"score_gpt":0.219356235581041,"score_spread":0.1366939371900473,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131934454","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014768413,0.000119226126,0.80861455,0.0011586471,0.00010649812,0.0001873531,6.661554e-7,0.00021008949,0.17483455],"genre_scores_gemma":[0.99428236,0.0000044581025,0.00058853155,0.0007255685,0.000019398934,0.0000020994846,1.06271486e-7,0.000005026542,0.0043724333],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991458,0.00006426873,0.0001497765,0.00020059622,0.00021956746,0.00021997765],"domain_scores_gemma":[0.99859273,0.0008012959,0.00006327101,0.00044828496,0.00004993145,0.000044491222],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003083239,0.00008429321,0.00009941335,0.00004239396,0.00014912007,0.000048984202,0.0006817533,0.000026351136,0.00038418788],"category_scores_gemma":[0.00021433427,0.00005259432,0.00003740759,0.00035385223,0.000032863038,0.00012798213,0.000090534086,0.00007104785,0.00031941026],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.9101157e-7,0.00039121573,0.002458546,0.000026756481,0.000043811484,0.000046221234,0.0020345447,0.006839707,0.07404163,0.43145385,0.065364294,0.41729924],"study_design_scores_gemma":[0.00034833897,0.0002762778,0.0012771792,0.0000663323,0.000007557043,0.00004391042,0.000035831297,0.95143914,0.034848757,0.010482006,0.0008523123,0.00032233217],"about_ca_topic_score_codex":0.00001594239,"about_ca_topic_score_gemma":0.0000011942484,"teacher_disagreement_score":0.97951394,"about_ca_system_score_codex":0.000022470795,"about_ca_system_score_gemma":0.000011202763,"threshold_uncertainty_score":0.4206588},"labels":[],"label_agreement":null},{"id":"W2132414077","doi":"10.1109/sbcci.2001.953013","title":"An integrated high-level test synthesis algorithm for built-in self-testable designs","year":2002,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Register allocation; Computer science; High-level synthesis; Testability; Scheduling (production processes); Design for testing; Concurrency; Algorithm; Built-in self-test; Test plan; Parallel computing; Distributed computing; Embedded system; Reliability engineering; Field-programmable gate array; Mathematical optimization; Engineering; Mathematics; Programming language","score_opus":0.06748274558290042,"score_gpt":0.24778400398026912,"score_spread":0.1803012583973687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132414077","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001904418,0.00040902826,0.9938033,0.00015468548,0.0006257001,0.0013802411,0.00010352242,0.0007668299,0.0008522709],"genre_scores_gemma":[0.9812244,0.00009269707,0.017072776,0.00015228409,0.00016806264,0.000647996,0.000020143032,0.000084906074,0.0005367289],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99564004,0.0006408018,0.00092166406,0.0013066529,0.00045042776,0.0010403878],"domain_scores_gemma":[0.99547255,0.0024352637,0.00030907916,0.00092263095,0.0004690456,0.00039141564],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0016704397,0.00064952904,0.0008256143,0.00062391657,0.00044202,0.0010737098,0.0012333516,0.0003586175,0.000016944303],"category_scores_gemma":[0.0004239616,0.0005427923,0.00011004844,0.001299929,0.00006941905,0.00086165656,0.000037567654,0.00042734566,0.000047109632],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005696028,0.0030055135,0.0019386839,0.00037358806,0.00026623913,0.0003724693,0.0033339486,0.0064795027,0.093685254,0.021000069,0.0046067187,0.8649323],"study_design_scores_gemma":[0.00088419026,0.0013408599,0.00016695705,0.0006932429,0.00004836325,0.00016424489,0.0003755137,0.9871976,0.0072296485,0.0003188778,0.0007399309,0.00084060384],"about_ca_topic_score_codex":0.0009019167,"about_ca_topic_score_gemma":0.000025755135,"teacher_disagreement_score":0.9807181,"about_ca_system_score_codex":0.00031800117,"about_ca_system_score_gemma":0.00018049464,"threshold_uncertainty_score":0.9999633},"labels":[],"label_agreement":null},{"id":"W2132665983","doi":"10.1109/iccd.2006.4380823","title":"RTL Scan Design for Skewed-Load At-Speed Test under Power Constraints","year":2006,"lang":"en","type":"article","venue":"Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Netlist; Automatic test pattern generation; Register-transfer level; Computer science; Partition (number theory); Scan chain; Fault coverage; Circuit extraction; Test compression; Power (physics); Test vector; Design for testing; Logic gate; Logic synthesis; Embedded system; Reliability engineering; Algorithm; Integrated circuit; Electronic circuit; Engineering; Equivalent circuit; Mathematics; Electrical engineering","score_opus":0.1284947865602946,"score_gpt":0.30524118060212996,"score_spread":0.17674639404183537,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132665983","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004241695,0.000020900023,0.9589727,0.004828474,0.007118175,0.002356299,0.000110227564,0.0013360824,0.021015441],"genre_scores_gemma":[0.8154089,0.00004700998,0.17643566,0.002747558,0.0032024535,0.00035980978,0.00005551278,0.00017873794,0.0015643934],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9880683,0.00012889164,0.0023476896,0.003791312,0.0036456466,0.0020181844],"domain_scores_gemma":[0.986505,0.0018492872,0.0018562411,0.00061961,0.008435144,0.00073472253],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0027236375,0.0019904783,0.0014106694,0.0015831512,0.0010034317,0.005118175,0.0072039375,0.00069391826,0.00042790922],"category_scores_gemma":[0.0003113609,0.0020505965,0.0006421907,0.00094489625,0.0006694516,0.0027196626,0.00068444,0.0013017114,0.0005456556],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005631367,0.002469189,0.0008546817,0.00014821545,0.0009787104,0.00015915315,0.0013487459,0.018922793,0.08708528,0.72307724,0.12522061,0.039172255],"study_design_scores_gemma":[0.0036447335,0.0026446606,0.0005842791,0.0012304018,0.00007103608,0.00046344617,0.00007916531,0.92046213,0.0288534,0.03844989,0.0011733487,0.002343508],"about_ca_topic_score_codex":0.00005634864,"about_ca_topic_score_gemma":0.0000052998203,"teacher_disagreement_score":0.9015393,"about_ca_system_score_codex":0.0021602276,"about_ca_system_score_gemma":0.0012792159,"threshold_uncertainty_score":0.9992838},"labels":[],"label_agreement":null},{"id":"W2132848397","doi":"10.5555/1950815.1950914","title":"Managing complexity in design debugging with sequential abstraction and refinement","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Abstraction; Algorithmic program debugging; TRACE (psycholinguistics); Programming language; Design flow; Computer engineering; Parallel computing; Theoretical computer science; Algorithm; Embedded system","score_opus":0.1836093713931212,"score_gpt":0.2632638903698208,"score_spread":0.07965451897669959,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132848397","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03381177,0.00001481237,0.9515618,0.00012235228,0.000029870158,0.00006336941,4.7983264e-8,0.00012331404,0.014272647],"genre_scores_gemma":[0.91685915,0.0000023466866,0.08300687,0.00008899758,0.000009110952,0.000003050201,2.4472598e-7,0.0000028030763,0.000027427515],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99942064,0.000026525242,0.0001062973,0.00020069713,0.000088005945,0.00015783233],"domain_scores_gemma":[0.99976915,0.000021813343,0.000037543923,0.0001198153,0.000015305339,0.00003639796],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002454708,0.00006505199,0.00006554816,0.00007650341,0.00007338548,0.0000562751,0.00013071373,0.000013383558,0.000019520303],"category_scores_gemma":[0.000004458207,0.000053463864,0.0000071511604,0.00012809233,0.000024981902,0.0003223076,0.0000527959,0.000066754066,0.000004514243],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005492319,0.00017213456,0.05357993,0.000059785743,0.000035646215,0.00031922836,0.005163699,0.00090141664,0.0038095878,0.086131535,0.00008731211,0.84973425],"study_design_scores_gemma":[0.001190583,0.00028570913,0.33453473,0.00019459947,0.000016668426,0.0002565691,0.00033461524,0.60676396,0.0075939447,0.048149228,0.000068072164,0.000611327],"about_ca_topic_score_codex":0.0007509228,"about_ca_topic_score_gemma":0.00021940429,"teacher_disagreement_score":0.8830474,"about_ca_system_score_codex":0.000022588554,"about_ca_system_score_gemma":0.00001782475,"threshold_uncertainty_score":0.2180193},"labels":[],"label_agreement":null},{"id":"W2132894060","doi":"10.1109/tvlsi.2007.896905","title":"First Silicon Functional Validation and Debug of Multicore Microprocessors","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Advanced Micro Devices","keywords":"Debugging; Background debug mode interface; Computer science; Microprocessor; Embedded system; Multi-core processor; x86; Debugger; Computer architecture; Node (physics); Software; Operating system; Engineering","score_opus":0.01924252246275437,"score_gpt":0.23336333927105063,"score_spread":0.21412081680829625,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132894060","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22023395,0.000087997374,0.7779864,0.000065265434,0.0010206089,0.00022408327,0.000024240397,0.00014661782,0.00021083525],"genre_scores_gemma":[0.9987795,0.00001747744,0.00069831614,0.000052421958,0.00009008357,0.000027375725,0.000011413175,0.000016284264,0.00030717434],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981315,0.00007145576,0.00061768474,0.00045590117,0.00041443307,0.0003090198],"domain_scores_gemma":[0.99869657,0.00029112806,0.00023022445,0.00032621966,0.00033260393,0.00012325517],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007209654,0.00022153449,0.00026233992,0.00035097156,0.0003964634,0.00014877105,0.00023476948,0.00015955082,0.000016731083],"category_scores_gemma":[0.000026960115,0.00020493721,0.00011245865,0.0005416933,0.00006197697,0.00071420014,0.0000031149932,0.0002484939,0.000026890539],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000153912,0.004227231,0.0144553045,0.0019247027,0.0005546464,0.000055312572,0.023131,0.16196372,0.44540662,0.010847958,0.0011737257,0.33610585],"study_design_scores_gemma":[0.0018715019,0.00038373264,0.007205849,0.00087003206,0.000082189414,0.00021984702,0.0025212842,0.61307096,0.37217233,0.00017801071,0.00066624465,0.0007580453],"about_ca_topic_score_codex":0.00017990908,"about_ca_topic_score_gemma":0.00046617832,"teacher_disagreement_score":0.7785455,"about_ca_system_score_codex":0.00010324799,"about_ca_system_score_gemma":0.000057371555,"threshold_uncertainty_score":0.8357097},"labels":[],"label_agreement":null},{"id":"W2133320347","doi":"10.1109/newcas.2006.250899","title":"Improving a 3 Data-Source Diagnostic Method","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"CMC Microsystems","keywords":"Bridging (networking); Computer science; Set (abstract data type); Fault (geology); Data mining; Fault coverage; Process (computing); Logic gate; Electronic circuit; Algorithm; Computer engineering; Engineering; Electrical engineering; Programming language","score_opus":0.02676341098806141,"score_gpt":0.2678440295978179,"score_spread":0.2410806186097565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133320347","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00073648186,0.00010469609,0.9871847,0.00025542683,0.00009075258,0.00004820533,0.0000012183272,0.00040444217,0.011174068],"genre_scores_gemma":[0.6722019,8.965929e-7,0.32550618,0.00051794696,0.00025837534,0.000004440972,0.000010927228,0.000009606457,0.0014897808],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99898934,0.0000461678,0.00015722927,0.00040829278,0.00015127198,0.00024766702],"domain_scores_gemma":[0.99806756,0.0009511273,0.000052920015,0.00085348875,0.000028664383,0.0000462649],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004486576,0.00008499066,0.000094102026,0.00004857355,0.000111922294,0.00020063654,0.0012861943,0.000025878426,0.0000145375425],"category_scores_gemma":[0.00052980817,0.000072513096,0.000022853654,0.00026087268,0.000011150746,0.00052952656,0.0005687364,0.00007905873,0.00007949159],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.459281e-8,0.000027538665,0.0027507592,0.000008056737,0.0000028487673,0.000023105618,0.000027563376,0.0003193218,0.0017541961,0.019435544,0.0025369367,0.97311413],"study_design_scores_gemma":[0.0001429472,0.000017685692,0.004057485,0.00001312856,0.000007922794,0.00006145138,0.0000115009425,0.9835083,0.0007719461,0.0029055004,0.008288869,0.00021328745],"about_ca_topic_score_codex":0.0016725145,"about_ca_topic_score_gemma":0.000060862105,"teacher_disagreement_score":0.9831889,"about_ca_system_score_codex":0.000011874138,"about_ca_system_score_gemma":0.0000359365,"threshold_uncertainty_score":0.2956998},"labels":[],"label_agreement":null},{"id":"W2133447618","doi":"10.1109/iccad.1989.77016","title":"A diagnosis method using pseudo-random vectors without intermediate signatures","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":70,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Signature (topology); Pseudorandom number generator; Computer science; Fraction (chemistry); Combinational logic; Resolution (logic); Fault (geology); Algorithm; Scheme (mathematics); Computer engineering; Data mining; Theoretical computer science; Artificial intelligence; Logic gate; Mathematics","score_opus":0.02936040818826101,"score_gpt":0.297521670914599,"score_spread":0.268161262726338,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133447618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.069738485,0.00023710373,0.925625,0.00005611842,0.0004064219,0.00010951973,5.267968e-7,0.00025578585,0.00357103],"genre_scores_gemma":[0.87493116,0.000010565728,0.12441998,0.00047584824,0.00005739199,0.000012803476,3.284317e-7,0.000011739029,0.000080212245],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985494,0.00023380714,0.00022762797,0.00040925137,0.00021720039,0.0003627179],"domain_scores_gemma":[0.9988958,0.00048484464,0.000087438486,0.0003430788,0.00006150453,0.00012733904],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00060691586,0.00017181854,0.00023462152,0.00013387958,0.00015717436,0.00019303543,0.0005097486,0.00006930223,0.000054941986],"category_scores_gemma":[0.0005109052,0.0001377814,0.00010321642,0.00044884175,0.000029702747,0.00037251515,0.00008738941,0.00018158181,0.000019962285],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000027809567,0.0003728478,0.22104706,0.000099985875,0.00022593018,0.00023789541,0.0037573748,0.006760883,0.0290777,0.077711344,0.0020285249,0.65867764],"study_design_scores_gemma":[0.0033786255,0.0001875702,0.011410997,0.00032007348,0.00010249411,0.00025103774,0.00021702907,0.8910517,0.07115415,0.017426955,0.0028342807,0.0016650854],"about_ca_topic_score_codex":0.000075497,"about_ca_topic_score_gemma":0.000013313635,"teacher_disagreement_score":0.8842908,"about_ca_system_score_codex":0.000035768597,"about_ca_system_score_gemma":0.00007036018,"threshold_uncertainty_score":0.5618562},"labels":[],"label_agreement":null},{"id":"W2133755673","doi":"10.1109/etc.1993.246557","title":"Test pattern generation for multiple stuck-at faults","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Automatic test pattern generation; Fault coverage; Stuck-at fault; Combinational logic; Benchmark (surveying); Heuristics; Computer science; Fault (geology); Algorithm; Test vector; Fault model; Component (thermodynamics); Electronic circuit; Fault detection and isolation; Reliability engineering; Computer engineering; Engineering; Logic gate; Artificial intelligence; Test set","score_opus":0.07506711474883491,"score_gpt":0.23708746669485228,"score_spread":0.16202035194601738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133755673","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040889055,0.00003863729,0.9556364,0.0005974789,0.00017127594,0.00014037521,0.0000038836965,0.00019995644,0.0023229474],"genre_scores_gemma":[0.99341625,0.000002186896,0.0029975374,0.00066908496,0.00020799747,0.000018964613,0.0000052747,0.000005496516,0.002677214],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99931103,0.000009256043,0.00012798716,0.00025686173,0.000105391184,0.00018948944],"domain_scores_gemma":[0.99943054,0.00019831042,0.00003739191,0.00023037492,0.00005236465,0.00005104091],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008292947,0.00007491515,0.00006815915,0.000031230076,0.00018149574,0.0000685973,0.00026285232,0.000027940114,0.000048511905],"category_scores_gemma":[0.00014098121,0.00006478482,0.000038030677,0.00009453797,0.000007527024,0.00022327523,0.00006647909,0.000029046094,0.00016129797],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.38755745e-8,0.00007863818,0.033263966,0.000007853509,0.0000039640922,0.000004008952,0.00034845853,0.00010767774,0.022650922,0.00018121768,0.011970038,0.93138325],"study_design_scores_gemma":[0.00030103335,0.00006102803,0.0012941543,0.000004011238,0.0000015507936,0.000008273699,0.0000045943652,0.9915318,0.00479069,0.000031422835,0.0018614843,0.00010999379],"about_ca_topic_score_codex":0.000023528488,"about_ca_topic_score_gemma":0.0001255339,"teacher_disagreement_score":0.9914241,"about_ca_system_score_codex":0.000025913763,"about_ca_system_score_gemma":0.0000036959532,"threshold_uncertainty_score":0.26418483},"labels":[],"label_agreement":null},{"id":"W2134518125","doi":"10.1109/tvlsi.2010.2050501","title":"Design-for-Debug Architecture for Distributed Embedded Logic Analysis","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Computer science; Background debug mode interface; Embedded system; TRACE (psycholinguistics); Observability; System on a chip; Chip; Computer hardware; Computer architecture; Architecture; Operating system","score_opus":0.02511823025237966,"score_gpt":0.2641677874077797,"score_spread":0.23904955715540002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134518125","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036112159,0.000027689246,0.99164164,0.00028219257,0.0022318335,0.0011448255,0.00049483404,0.0004987884,0.00006696101],"genre_scores_gemma":[0.979796,0.0000025631264,0.018738935,0.0001316789,0.0001873593,0.0006187738,0.00012330759,0.00002646943,0.00037493452],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99751985,0.00018154577,0.0006351463,0.00074398116,0.00036637866,0.0005531022],"domain_scores_gemma":[0.99762326,0.00072664797,0.00024227142,0.000766612,0.00045440605,0.00018680096],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00089812593,0.00034985782,0.0005092028,0.0005351301,0.00071988394,0.00046113876,0.00069121097,0.00027985917,0.000019945763],"category_scores_gemma":[0.000066789864,0.0002957866,0.00055088586,0.0013478915,0.000050314953,0.00043467482,0.000002741472,0.0004934336,0.000022485967],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006647334,0.001253373,0.00012950783,0.00025098855,0.0013886929,0.000012825528,0.0036938223,0.7843016,0.1101279,0.0083083995,0.002120495,0.08834594],"study_design_scores_gemma":[0.0007902591,0.00023347784,0.00005057862,0.00006048025,0.00028783933,0.00002820665,0.0002552719,0.97583765,0.020243216,0.0008524762,0.00092789624,0.00043262652],"about_ca_topic_score_codex":0.000055757017,"about_ca_topic_score_gemma":0.00067177054,"teacher_disagreement_score":0.9761848,"about_ca_system_score_codex":0.00009089425,"about_ca_system_score_gemma":0.000111029316,"threshold_uncertainty_score":0.99994946},"labels":[],"label_agreement":null},{"id":"W2134674352","doi":"10.1109/icvd.1997.568203","title":"A novel hierarchical test generation method for processors","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Automatic test pattern generation; Computer science; Benchmark (surveying); Verilog; VHDL; Parallel computing; Hardware description language; Fault coverage; Code coverage; Computer architecture; Embedded system; Field-programmable gate array; Computer engineering; Software; Programming language; Engineering; Electronic circuit","score_opus":0.08769786665142647,"score_gpt":0.2976208865083152,"score_spread":0.20992301985688872,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134674352","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00027756157,0.000023998602,0.9924107,0.0016948153,0.00006134584,0.00011117729,0.0000012440521,0.0001709236,0.0052482146],"genre_scores_gemma":[0.22161764,0.000001182095,0.77541906,0.0010075761,0.00029892268,0.0000347025,0.0000016413584,0.0000060700468,0.0016132377],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993111,0.000010154636,0.00012760743,0.00025796267,0.00011083442,0.00018232939],"domain_scores_gemma":[0.99941057,0.00027544724,0.000031734537,0.00015803384,0.00006655531,0.00005764735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020883087,0.000068426234,0.000076219345,0.00004674916,0.00013106596,0.00011674982,0.00029546526,0.00003234296,0.000018151082],"category_scores_gemma":[0.00036668454,0.000056642813,0.000036998663,0.00022015185,0.0000091145785,0.00023038687,0.00003692769,0.000055951958,0.00001845531],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.3438777e-8,0.0001511092,0.0002519503,0.000014945381,0.000004487781,0.0000012508937,0.00033298452,0.0001843294,0.05402259,0.05205519,0.0024542368,0.8905269],"study_design_scores_gemma":[0.0001760794,0.00005435201,0.00009787896,0.000003881999,0.000002128156,0.000023955536,0.0000024000879,0.9931335,0.003786147,0.0009773149,0.0016500014,0.000092346156],"about_ca_topic_score_codex":0.00000767531,"about_ca_topic_score_gemma":0.0000079654865,"teacher_disagreement_score":0.9929492,"about_ca_system_score_codex":0.000010766672,"about_ca_system_score_gemma":0.00001420897,"threshold_uncertainty_score":0.23098269},"labels":[],"label_agreement":null},{"id":"W2134886801","doi":"10.5555/1129601.1129724","title":"Post-verification debugging of hierarchical designs","year":2005,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Benchmark (surveying); Boolean satisfiability problem; Algorithmic program debugging; Exploit; Programming language; Computer engineering; Theoretical computer science","score_opus":0.1056795001799317,"score_gpt":0.3028347411936196,"score_spread":0.19715524101368787,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134886801","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032542215,0.000012404184,0.9888709,0.0033490658,0.00035871108,0.00013947477,0.0000039020583,0.00019997758,0.0038113084],"genre_scores_gemma":[0.8148353,0.0000056671192,0.18399137,0.00083318667,0.00023559005,0.0000100582165,0.0000071130867,0.000008225615,0.00007350223],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99824446,0.00015724234,0.00041941655,0.0004480874,0.00049391924,0.00023685287],"domain_scores_gemma":[0.9984885,0.00035346695,0.00019358881,0.00038424938,0.00048113865,0.00009904185],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041908625,0.00017034748,0.00018628067,0.00027534095,0.00008509992,0.0001986441,0.0013993568,0.00006428502,0.000069376205],"category_scores_gemma":[0.000083081206,0.00016933469,0.00008473209,0.00018252849,0.000056216137,0.0005576782,0.00013473503,0.00020104648,0.00011427811],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006221029,0.0001451954,0.00011985695,0.000005121156,0.000041608433,0.000011600661,0.00043331855,0.0058667096,0.02175923,0.3357025,0.00034647126,0.6355622],"study_design_scores_gemma":[0.00034065652,0.00022945057,0.0017403896,0.000094811,0.0000046278374,0.000034825232,0.000006256208,0.97731835,0.010733828,0.009048474,0.00023793758,0.00021038568],"about_ca_topic_score_codex":0.000013149089,"about_ca_topic_score_gemma":0.0000018091605,"teacher_disagreement_score":0.97145164,"about_ca_system_score_codex":0.000073218456,"about_ca_system_score_gemma":0.00018993755,"threshold_uncertainty_score":0.6905268},"labels":[],"label_agreement":null},{"id":"W2135448654","doi":"10.1109/icvd.1995.512138","title":"A new methodology for the design of low-cost fail safe circuits and networks","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Implementation; Computer science; Electronic circuit; Encoding (memory); Embedding; Design methods; Graph; Circuit design; Computer engineering; Graph embedding; Integrated circuit design; Reliability engineering; Computer architecture; Theoretical computer science; Embedded system; Engineering; Software engineering; Electrical engineering; Artificial intelligence","score_opus":0.1844103550356273,"score_gpt":0.28770980305243804,"score_spread":0.10329944801681074,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135448654","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000058781392,0.00077297946,0.9972841,0.00064322964,0.00012060837,0.00024566002,2.7804245e-7,0.000046043933,0.0008282821],"genre_scores_gemma":[0.8214901,0.00009672626,0.17622593,0.0009824786,0.00016757572,0.000020221629,2.8143188e-7,0.000009669204,0.0010070299],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991972,0.00011441516,0.00017028439,0.00021504391,0.000073964184,0.0002291275],"domain_scores_gemma":[0.9965451,0.0030153315,0.00007039803,0.0002600196,0.000045131892,0.000064046886],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006972387,0.00008378465,0.00015186242,0.0000342794,0.000110879526,0.000052697807,0.0004604272,0.00004988091,0.000036106518],"category_scores_gemma":[0.00025211877,0.000055432276,0.000039895487,0.00020792348,0.00003587935,0.0001262212,0.000072517745,0.00007119993,0.0000036360145],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.6003702e-7,0.000006305406,0.00021814845,0.000007014606,0.000013094422,0.0000011708701,0.0003881232,0.0035787881,0.00028034917,0.015894257,0.0031676518,0.97644496],"study_design_scores_gemma":[0.0003085656,0.00006168242,0.0007356102,0.000015945507,0.000011717391,0.000029859162,0.000034304958,0.99388385,0.00038961892,0.0038404455,0.00058398023,0.000104435174],"about_ca_topic_score_codex":0.000039771483,"about_ca_topic_score_gemma":0.000007609441,"teacher_disagreement_score":0.99030507,"about_ca_system_score_codex":0.000005647383,"about_ca_system_score_gemma":0.000019579384,"threshold_uncertainty_score":0.22604626},"labels":[],"label_agreement":null},{"id":"W2135498804","doi":"10.1109/ets.2008.29","title":"On Bypassing Blocking Bugs during Post-Silicon Validation","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Blocking (statistics); Computer science; Software bug; Embedded system; Process (computing); Silicon chip; Silicon; Chip; Reliability engineering; Programming language; Software; Engineering; Chemistry; Computer network","score_opus":0.02123469413795528,"score_gpt":0.2218799161308694,"score_spread":0.20064522199291412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135498804","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91108984,0.000014139451,0.07901072,0.00030550605,0.00013004192,0.000046282043,1.7755814e-7,0.00038815546,0.009015157],"genre_scores_gemma":[0.99803483,0.000002009567,0.001126095,0.00034274417,0.000081050544,0.0000020773975,0.0000012094463,0.0000072606185,0.0004027121],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99904674,0.000029138755,0.00016117963,0.00029659245,0.00022213983,0.00024422526],"domain_scores_gemma":[0.9994431,0.00009319345,0.000060021535,0.00027811836,0.00006290095,0.00006265182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010790697,0.0001012474,0.00009209531,0.000115751965,0.00043868876,0.00011005865,0.0003175165,0.00003512323,0.000020455464],"category_scores_gemma":[0.00009989319,0.00009361805,0.000044906817,0.00024933668,0.000018240667,0.00044623687,0.00007928401,0.000104756036,0.000073894094],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018323144,0.00027977026,0.029963477,0.00006363085,0.000041210755,0.00066037505,0.004124535,0.004708515,0.6254431,0.0576026,0.00034541168,0.27676553],"study_design_scores_gemma":[0.0014819051,0.0003011075,0.17929044,0.00031717235,0.000012829792,0.0015481462,0.00012650562,0.14228044,0.6694714,0.0036817556,0.00022435647,0.0012639342],"about_ca_topic_score_codex":0.000059234702,"about_ca_topic_score_gemma":0.0000024416474,"teacher_disagreement_score":0.2755016,"about_ca_system_score_codex":0.00004027733,"about_ca_system_score_gemma":0.00003494039,"threshold_uncertainty_score":0.38176334},"labels":[],"label_agreement":null},{"id":"W2135992280","doi":"10.1109/ets.2005.43","title":"Time-Multiplexed Test Data Decompression Architecture for Core-Based SoCs with Improved Utilization of Tester Channels","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Multiplexing; System on a chip; Embedded system; Test data; Chip; Computer hardware; Core (optical fiber); Volume (thermodynamics); Channel (broadcasting); Computer network","score_opus":0.07321314123746805,"score_gpt":0.29489833104681723,"score_spread":0.22168518980934918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135992280","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011865582,0.000029601404,0.9867075,0.000504827,0.0000392866,0.0004112598,0.00003627107,0.00018925703,0.00021638244],"genre_scores_gemma":[0.87273747,5.1086886e-7,0.12638243,0.0004282944,0.00010180759,0.000014066514,0.00013027433,0.000015074193,0.00019011079],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988666,0.000017378485,0.00024220768,0.0004533557,0.0001697621,0.00025067074],"domain_scores_gemma":[0.99825054,0.0005533851,0.00016378576,0.0008213597,0.00013859235,0.00007234859],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020929382,0.00015244797,0.00018152405,0.00008514745,0.00010642715,0.000068241774,0.0009825424,0.000056540855,0.000014072534],"category_scores_gemma":[0.0002311063,0.00010673006,0.00003250013,0.0002517702,0.000048440972,0.0003641333,0.00017505324,0.000071883114,0.000004969427],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009732127,0.00040510588,0.0036066142,0.0001258572,0.000021244192,0.000001467691,0.00035811728,0.016306777,0.18642266,0.00018952612,0.0014228043,0.79113007],"study_design_scores_gemma":[0.0009051044,0.00019099309,0.00054187415,0.0000905009,0.000009652604,0.0000049184937,0.0000067875276,0.96750164,0.0297185,0.000084817904,0.0007860936,0.00015912215],"about_ca_topic_score_codex":0.00001204089,"about_ca_topic_score_gemma":0.000036095436,"teacher_disagreement_score":0.9511949,"about_ca_system_score_codex":0.0000135479795,"about_ca_system_score_gemma":0.000095097814,"threshold_uncertainty_score":0.43523255},"labels":[],"label_agreement":null},{"id":"W2137052823","doi":"10.1109/pacrim.2007.4313213","title":"Modified Geffe Test Pattern Generator for Built-in Self-test","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Generator (circuit theory); Overhead (engineering); Computer science; Fault (geology); Digital pattern generator; Built-in self-test; Fault coverage; Fault detection and isolation; Finite-state machine; Automatic test pattern generation; State (computer science); Embedded system; Engineering; Algorithm; Electrical engineering; Power (physics); Artificial intelligence","score_opus":0.02621049190987108,"score_gpt":0.2597572963501463,"score_spread":0.23354680444027526,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137052823","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08771757,0.000037822032,0.90798867,0.0003208307,0.00016710618,0.00021313218,0.0000025354857,0.00036388283,0.0031884378],"genre_scores_gemma":[0.9853266,0.0000017144179,0.013163076,0.0010124275,0.00022430034,0.000017071736,0.0000023403322,0.000013013272,0.00023944088],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986177,0.000010967522,0.00029644318,0.00040283124,0.00016344218,0.00050858967],"domain_scores_gemma":[0.9983969,0.0009584001,0.000060953054,0.00038625032,0.000074233794,0.00012329684],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006315546,0.00014423396,0.00015483213,0.00012130093,0.0001029179,0.00012754956,0.0006603505,0.000066451605,0.000005789317],"category_scores_gemma":[0.00027506863,0.0001300312,0.000060343744,0.00032662964,0.000011663274,0.00023463384,0.0001050698,0.000095181735,0.000034699264],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.129563e-7,0.00057684013,0.28536806,0.00006698044,0.000012095343,0.00011294232,0.0005246875,0.00018463391,0.023012463,0.0060448325,0.0017735151,0.68232274],"study_design_scores_gemma":[0.0016725229,0.0003342746,0.06612587,0.000053846336,0.000009820338,0.00004890841,0.0000411931,0.8977113,0.029345507,0.0018074026,0.002101713,0.000747684],"about_ca_topic_score_codex":0.000100318044,"about_ca_topic_score_gemma":0.00026202152,"teacher_disagreement_score":0.89760906,"about_ca_system_score_codex":0.000050394483,"about_ca_system_score_gemma":0.000053012845,"threshold_uncertainty_score":0.53025186},"labels":[],"label_agreement":null},{"id":"W2137314090","doi":"10.1109/dftvs.1994.630015","title":"On the testability of CMOS feedback amplifiers","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Differentiator; Testability; Integrator; Operational amplifier; CMOS; Feedback loop; Control theory (sociology); Electronic engineering; Computer science; Catastrophic failure; Fault (geology); Comparator; Engineering; Amplifier; Bandwidth (computing); Reliability engineering; Filter (signal processing); Electrical engineering; Voltage; Physics","score_opus":0.04680295644691452,"score_gpt":0.2114373747218922,"score_spread":0.16463441827497768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137314090","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27781403,0.00004763919,0.4168417,0.0044020107,0.00014100673,0.0001928477,0.0000013236403,0.00024641032,0.30031306],"genre_scores_gemma":[0.9984552,0.0000010492741,0.00046277567,0.0006392635,0.000011747413,0.000001880047,5.5685543e-8,0.000001951243,0.0004260747],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99940485,0.000034796267,0.00011933534,0.00016025426,0.00014671263,0.0001340523],"domain_scores_gemma":[0.9989117,0.0005127735,0.000039566658,0.00046532354,0.00003745939,0.000033216515],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022061226,0.00005523762,0.00006782932,0.000018485287,0.000074420124,0.00003420798,0.0005327364,0.000017610962,0.00025397426],"category_scores_gemma":[0.00027128932,0.00003236399,0.000040281506,0.00024707467,0.00005149438,0.00008603931,0.00005804529,0.000071721064,0.00011189182],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.1274216e-7,0.00019378796,0.008124034,0.000015217498,0.000010762978,0.000004311005,0.00085321127,0.0001572971,0.0018558407,0.7103412,0.008925309,0.26951888],"study_design_scores_gemma":[0.0010392438,0.0008175356,0.07286894,0.00017292362,0.000019308654,0.000058055484,0.00063859124,0.61908615,0.023805967,0.27620304,0.0041546477,0.0011356054],"about_ca_topic_score_codex":0.00002820947,"about_ca_topic_score_gemma":0.0000035009696,"teacher_disagreement_score":0.72064114,"about_ca_system_score_codex":0.000011785931,"about_ca_system_score_gemma":0.0000068097092,"threshold_uncertainty_score":0.278084},"labels":[],"label_agreement":null},{"id":"W2137461662","doi":"10.1109/cicc.2000.852623","title":"A stand-alone integrated excitation/extraction system for analog BIST applications","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Oscilloscope; Waveform; Arbitrary waveform generator; Comparator; Electronic engineering; Computer science; Digital signal processing; Tracing; Filter (signal processing); CMOS; SIGNAL (programming language); Digital filter; Integrated circuit; Built-in self-test; Computer hardware; Engineering; Electrical engineering; Telecommunications","score_opus":0.03876499912596431,"score_gpt":0.26266547275805274,"score_spread":0.22390047363208843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137461662","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00039631777,0.00018683221,0.98342085,0.00030299014,0.00011946423,0.00032392208,0.000007121516,0.00053298357,0.01470953],"genre_scores_gemma":[0.9716819,0.000006645044,0.026564058,0.00007361881,0.00008043925,0.00019959151,0.000011507405,0.0000073743436,0.0013748825],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99917305,0.000022336582,0.00022279694,0.00027753937,0.00012350283,0.00018076124],"domain_scores_gemma":[0.999257,0.00016263529,0.000091535694,0.00026526843,0.00015655665,0.00006699283],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016419824,0.000091128175,0.00010970095,0.00011954661,0.0002478625,0.0001683338,0.00028725484,0.000041648313,0.000016022603],"category_scores_gemma":[0.00002999225,0.00008062066,0.000051570187,0.0006138013,0.000017042594,0.00036540764,0.000017245713,0.00006468172,0.000090482026],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.1905352e-7,0.00013525698,0.0003285374,0.0001272168,0.000030187895,0.000004481523,0.0003328467,0.000111830836,0.0036811018,0.38837186,0.0035709306,0.60330534],"study_design_scores_gemma":[0.0005614512,0.000087608154,0.0008791816,0.00006653323,0.000018921866,0.00006843938,0.00040290985,0.9660729,0.00081761775,0.0023701224,0.028348776,0.00030549336],"about_ca_topic_score_codex":0.000041540683,"about_ca_topic_score_gemma":0.000018117058,"teacher_disagreement_score":0.9712856,"about_ca_system_score_codex":0.000085026855,"about_ca_system_score_gemma":0.000022514945,"threshold_uncertainty_score":0.32876152},"labels":[],"label_agreement":null},{"id":"W2137630664","doi":"10.1109/eurdac.1993.410654","title":"GAFPGA: Genetic algorithm for FPGA technology mapping","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"Genetic algorithm; Set (abstract data type); Computer science; Field-programmable gate array; Automation; Algorithm; Field (mathematics); Artificial intelligence; Machine learning; Mathematics; Engineering; Embedded system","score_opus":0.03295264553381693,"score_gpt":0.22056868746343464,"score_spread":0.1876160419296177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137630664","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00049502426,0.0003635891,0.9916584,0.001166819,0.00013959149,0.00011265159,6.028648e-7,0.0005055604,0.0055577904],"genre_scores_gemma":[0.23725677,0.000016957663,0.7597597,0.00062171,0.0001390332,0.00004093283,4.563726e-7,0.000010859773,0.0021535594],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99914384,0.0000072722087,0.00015203032,0.0002971578,0.00008542379,0.00031428438],"domain_scores_gemma":[0.9994885,0.00005674184,0.000039113154,0.0003137172,0.000055631648,0.000046322217],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007290295,0.0000880636,0.00010632851,0.00016705859,0.00013791538,0.000065572145,0.0005756371,0.000060851307,0.000036532387],"category_scores_gemma":[0.00003931361,0.000081452745,0.000044820237,0.00047463886,0.000027049162,0.000119406,0.00010542644,0.000067642315,0.000110148016],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.2677284e-9,0.000014041092,0.00012840047,0.0000034675043,0.000004123829,0.000007773553,0.000050101447,0.000009700839,0.00025377228,0.0028959038,0.0009422844,0.9956904],"study_design_scores_gemma":[0.00022250383,0.00005575794,0.0003101859,0.000013851313,0.0000025883835,0.000098395816,0.00003910021,0.9784365,0.0012160338,0.008251622,0.011170404,0.00018304285],"about_ca_topic_score_codex":0.0000043529853,"about_ca_topic_score_gemma":8.3270663e-7,"teacher_disagreement_score":0.99550736,"about_ca_system_score_codex":0.000015784912,"about_ca_system_score_gemma":0.0000083901805,"threshold_uncertainty_score":0.33215463},"labels":[],"label_agreement":null},{"id":"W2137765631","doi":"10.1109/test.2008.4700593","title":"Integration of Hardware Assertions in Systems-on-Chip","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"McGill University","keywords":"Debugging; Observability; Computer science; Assertion; Background debug mode interface; Embedded system; System on a chip; Chip; TRACE (psycholinguistics); Protocol (science); Computer architecture; Programming language","score_opus":0.05963288709135791,"score_gpt":0.258386430865264,"score_spread":0.1987535437739061,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137765631","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3413358,0.000034721124,0.63058937,0.00014972546,0.00014584624,0.00007593032,6.221363e-7,0.00010088762,0.0275671],"genre_scores_gemma":[0.99855596,0.0000025514607,0.001046584,0.00004263019,0.000015573722,0.0000044489293,9.618411e-7,0.0000018625125,0.0003294377],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994936,0.00002939563,0.00015935127,0.00011956575,0.000111467365,0.00008659456],"domain_scores_gemma":[0.9996459,0.0000663641,0.000038519687,0.00017926666,0.000047359263,0.000022603905],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010374764,0.00004494727,0.00008044916,0.00010425336,0.000045298515,0.000016294081,0.00020582901,0.000021845119,0.0000034156435],"category_scores_gemma":[0.00007449448,0.000036518555,0.000022369362,0.00029481488,0.000011212587,0.00017693682,0.00001958282,0.000059711565,0.000021037673],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.835523e-7,0.0004012408,0.1049512,0.0000606664,0.000014376449,0.000092793736,0.0038177276,0.009432922,0.036962382,0.7798496,0.002189417,0.062227078],"study_design_scores_gemma":[0.0004905666,0.0002136953,0.3052249,0.00039018557,0.0000028048742,0.00011746761,0.0003666991,0.68140453,0.00985565,0.0013366711,0.00027343445,0.00032342263],"about_ca_topic_score_codex":0.00020181132,"about_ca_topic_score_gemma":0.000040246574,"teacher_disagreement_score":0.77851295,"about_ca_system_score_codex":0.000017394783,"about_ca_system_score_gemma":0.00003342649,"threshold_uncertainty_score":0.14891835},"labels":[],"label_agreement":null},{"id":"W2138087648","doi":"10.1109/dftvs.2003.1250146","title":"An efficient functional test for the massively-parallel C·RAM logic-enhanced memory architecture","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Parallel computing; Semiconductor memory; Massively parallel; Computer memory; Memory bandwidth; Computer hardware; Memory test; Memory refresh; Memory management; Registered memory; Memory architecture; Interleaved memory","score_opus":0.024003128750009498,"score_gpt":0.24504322156616745,"score_spread":0.22104009281615794,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138087648","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0067934887,0.00006109834,0.98619837,0.0030430916,0.00028615762,0.00029080993,0.0000030534284,0.00029251052,0.0030314142],"genre_scores_gemma":[0.96392167,0.0000010416529,0.033804543,0.0016501991,0.00023756543,0.00005563442,0.0000042245415,0.000008475108,0.00031662246],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988094,0.000018156694,0.00016909208,0.0004144258,0.00024879185,0.00034014304],"domain_scores_gemma":[0.99881196,0.00046603443,0.00006879461,0.00045037435,0.000108237895,0.00009459765],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022993992,0.00014953177,0.00011277935,0.000052724066,0.00045913982,0.00016481215,0.00077231997,0.000049766593,0.00002160513],"category_scores_gemma":[0.00016199226,0.000090079964,0.00009538304,0.00024987487,0.00006766474,0.000112862275,0.000078914105,0.00015137169,0.000034616183],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001116775,0.00018354222,0.00003680822,0.0000075584444,0.0000115836365,0.0000042317597,0.00036506928,0.85510564,0.0097339,0.04981484,0.00014806387,0.084587656],"study_design_scores_gemma":[0.003978004,0.0013435906,0.029047268,0.00008250049,0.00004830888,0.00022046264,0.0006113505,0.85534406,0.015439147,0.091266155,0.0013898415,0.0012292997],"about_ca_topic_score_codex":0.000023097267,"about_ca_topic_score_gemma":0.000022960692,"teacher_disagreement_score":0.9571282,"about_ca_system_score_codex":0.000041964024,"about_ca_system_score_gemma":0.000117250915,"threshold_uncertainty_score":0.36733544},"labels":[],"label_agreement":null},{"id":"W2138243962","doi":"10.1109/iscas.2011.5937918","title":"An efficient algorithm of performing range analysis for fixed-point arithmetic circuits based on SAT checking","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Datapath; Computer science; Affine arithmetic; Range (aeronautics); Algorithm; Arithmetic; Integer (computer science); Fixed-point arithmetic; Representation (politics); Electronic circuit; Affine transformation; Floating point; Mathematics; Parallel computing","score_opus":0.044101879754144674,"score_gpt":0.2538605792007196,"score_spread":0.2097586994465749,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138243962","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051352717,0.000018053332,0.9457909,0.000023384238,0.00009907814,0.00020131179,0.000005511849,0.00014447325,0.0023645598],"genre_scores_gemma":[0.9223712,3.795882e-7,0.07734283,0.00019218256,0.000038240352,0.000018312368,0.000006440977,0.000011461475,0.000018945848],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99827737,0.000054011016,0.0003847173,0.0005252141,0.00036370606,0.00039495778],"domain_scores_gemma":[0.99861896,0.00020929867,0.0001755947,0.0006761457,0.00018306995,0.00013695007],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009878849,0.00018463923,0.00034745387,0.00053435826,0.00018141758,0.00007386762,0.0007694864,0.0000619384,0.000044300552],"category_scores_gemma":[0.000090594585,0.00015948001,0.00026945415,0.0010925239,0.000037621405,0.00019801025,0.000054397053,0.000098699296,0.0000065192457],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000014419337,0.00070670963,0.023947155,0.00008362814,0.00016895686,0.000016398319,0.0030835175,0.026431547,0.0017910472,0.0032612884,0.000007501691,0.9405008],"study_design_scores_gemma":[0.0003779637,0.00028112085,0.01732425,0.00003839488,0.00010643851,0.0000025704992,0.00009537082,0.9737876,0.007635763,0.00013535818,0.000004142856,0.00021102987],"about_ca_topic_score_codex":0.00012471301,"about_ca_topic_score_gemma":0.000013155216,"teacher_disagreement_score":0.94735605,"about_ca_system_score_codex":0.000047148584,"about_ca_system_score_gemma":0.000061759696,"threshold_uncertainty_score":0.6503406},"labels":[],"label_agreement":null},{"id":"W2138327086","doi":"10.1109/ftcs.1990.89367","title":"Fault-intolerance of reconfigurable systolic arrays","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Fault (geology); Computer science; Function (biology); Identification (biology); Spectrum (functional analysis); Algorithm; Physics; Geology","score_opus":0.031055436571432678,"score_gpt":0.2152119776621767,"score_spread":0.18415654109074403,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138327086","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013741777,0.0003613263,0.6076324,0.0004717456,0.00018057409,0.000065355176,5.8202664e-7,0.0002453267,0.37730092],"genre_scores_gemma":[0.99291986,0.000013776469,0.0032274488,0.00021437027,0.0000323311,0.0000029129292,1.5530001e-7,0.000003822173,0.0035853165],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99924415,0.00001961513,0.00019656064,0.00020576768,0.00013429591,0.00019962179],"domain_scores_gemma":[0.99939346,0.0000572366,0.00007345254,0.0003628617,0.000058192385,0.00005480664],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011238974,0.000074478245,0.00014133441,0.00005214637,0.00005883892,0.000040543433,0.0005281067,0.000028747632,0.000192472],"category_scores_gemma":[0.000041350635,0.00006521177,0.000045964618,0.00030108492,0.000021696205,0.00025765208,0.000021026786,0.000064637534,0.00019240142],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.754521e-8,0.00013527648,0.0018133263,0.00009726264,0.000021574142,0.000024295696,0.0013749076,0.000753078,0.025746612,0.13850419,0.007911091,0.8236183],"study_design_scores_gemma":[0.00041705093,0.00009915351,0.00095428666,0.00016431617,0.000005539161,0.00010684186,0.000064804226,0.95026135,0.039027996,0.0027323603,0.005769804,0.0003964702],"about_ca_topic_score_codex":0.0000628474,"about_ca_topic_score_gemma":0.000005311838,"teacher_disagreement_score":0.9791781,"about_ca_system_score_codex":0.000010807969,"about_ca_system_score_gemma":0.000008474695,"threshold_uncertainty_score":0.26592585},"labels":[],"label_agreement":null},{"id":"W2139061565","doi":"10.1109/mwsym.1994.335413","title":"A novel approach to statistical modeling using cumulative probability distribution fitting","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Statistical model; Computer science; Probability distribution; Context (archaeology); Artificial intelligence; Algorithm; Data mining; Machine learning; Mathematics; Statistics","score_opus":0.16486279349448626,"score_gpt":0.2897428560786302,"score_spread":0.12488006258414394,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139061565","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03475046,0.000006763049,0.96124756,0.00007903944,0.0000372624,0.00017625451,0.000010573088,0.0001870602,0.0035049992],"genre_scores_gemma":[0.65988284,6.828101e-8,0.33998924,0.00006912517,0.000031112086,0.000004332592,0.0000046639566,0.0000036372853,0.000014962851],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998637,0.000038657792,0.0002695994,0.00047250575,0.0002412742,0.0003409591],"domain_scores_gemma":[0.9993229,0.00011464353,0.000042437634,0.00026747797,0.000115358205,0.00013716443],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036610253,0.00011963354,0.00014167324,0.000033795674,0.00022543671,0.00015261136,0.0003043723,0.000039367955,0.000007755214],"category_scores_gemma":[0.00045356632,0.00010862243,0.00003426565,0.00042349962,0.000019793955,0.00035432042,0.0001713879,0.00012246543,0.000014166722],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.1914365e-7,0.0004448435,0.0010697559,0.000042913154,0.000013222641,0.0000029866694,0.0016193416,0.67690384,0.0016392507,0.23910718,0.000069834874,0.07908654],"study_design_scores_gemma":[0.00010569027,0.00001641329,0.00015888836,0.00001648629,0.0000036305737,0.000016893791,0.00003016864,0.996753,0.00002959508,0.002712346,0.0000070097794,0.00014991425],"about_ca_topic_score_codex":0.00014206074,"about_ca_topic_score_gemma":0.0000018906544,"teacher_disagreement_score":0.6251324,"about_ca_system_score_codex":0.00011574923,"about_ca_system_score_gemma":0.000019991525,"threshold_uncertainty_score":0.4429494},"labels":[],"label_agreement":null},{"id":"W2139438218","doi":"10.1109/reldi.2000.885395","title":"An evolutionary algorithm for identifying faults in t-diagnosable systems","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Computer science; Algorithm; Genetic algorithm; Evolutionary algorithm; Context (archaeology); Set (abstract data type); Representation (politics); Fault (geology); Artificial intelligence; Machine learning","score_opus":0.06005311446569098,"score_gpt":0.28259478873051286,"score_spread":0.22254167426482188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139438218","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002733545,0.0006024718,0.9932515,0.000083285755,0.0003575501,0.00019875972,0.0000027183464,0.00022410913,0.0025460864],"genre_scores_gemma":[0.93782306,0.000010531804,0.061086047,0.0000895238,0.0001487184,0.00006344688,0.000003942086,0.000007928772,0.0007667825],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989884,0.00003428722,0.00020857608,0.0003203514,0.00015037553,0.00029799392],"domain_scores_gemma":[0.9994131,0.00013737299,0.000043212727,0.00027619247,0.000058036207,0.000072089155],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023312557,0.00008462726,0.000114061004,0.0001193178,0.00012910529,0.0001366301,0.00047716996,0.00004295889,0.000013310405],"category_scores_gemma":[0.00003715066,0.00008257306,0.000033963322,0.00032119692,0.000011028302,0.0009389602,0.000043328364,0.0000618913,0.000053467455],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.47384e-8,0.00029554754,0.0066816774,0.00005973096,0.000009457414,0.00006243016,0.0006117004,0.0031800726,0.00046709276,0.02084237,0.0054118605,0.96237797],"study_design_scores_gemma":[0.0002268021,0.00005120704,0.0012435856,0.000042977834,0.000001148127,0.000027506612,0.00008262361,0.9968591,0.000046001416,0.00076404016,0.00053079287,0.00012425709],"about_ca_topic_score_codex":0.0002527769,"about_ca_topic_score_gemma":0.000015755631,"teacher_disagreement_score":0.993679,"about_ca_system_score_codex":0.000050901283,"about_ca_system_score_gemma":0.000012863775,"threshold_uncertainty_score":0.33672315},"labels":[],"label_agreement":null},{"id":"W2140018907","doi":"10.1109/vtest.1992.232715","title":"Accelerated path delay fault simulation","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Robustness (evolution); Path (computing); Fault Simulator; Benchmark (surveying); Longest path problem; Process (computing); Fault (geology); Event (particle physics); Shortest path problem; Real-time computing; Algorithm; Parallel computing; Stuck-at fault; Fault detection and isolation; Theoretical computer science; Artificial intelligence; Computer network","score_opus":0.04719067741917359,"score_gpt":0.27768997332168743,"score_spread":0.23049929590251383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140018907","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033898193,0.000018341601,0.917356,0.00003743912,0.000084337444,0.00003848434,1.11084105e-7,0.00023298356,0.048334125],"genre_scores_gemma":[0.99376243,7.03954e-7,0.005347806,0.00036387236,0.000015288522,0.0000012902017,7.9067826e-7,0.0000032003759,0.0005046249],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994208,0.00003488252,0.00010776863,0.00017487517,0.00010844295,0.00015323874],"domain_scores_gemma":[0.99959725,0.00007314689,0.000028533606,0.00018536007,0.00006836567,0.000047341575],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001361754,0.000060043963,0.000055348788,0.00003383,0.0000916867,0.000112712565,0.0001953476,0.00002824903,0.000050923343],"category_scores_gemma":[0.000102744976,0.000050385494,0.000021249178,0.00030570812,0.000005685622,0.000324113,0.000020136256,0.000050184193,0.00010093997],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3130237e-7,0.00012591129,0.013092561,0.000010640548,0.000018477056,0.00006668687,0.0007348614,0.15485123,0.004711284,0.3278804,0.00081014604,0.49769765],"study_design_scores_gemma":[0.00014444663,0.00001964383,0.0011455676,0.0000050853014,0.0000013413069,0.000009582313,0.000010792633,0.9917996,0.0013267417,0.0024094386,0.0030038834,0.00012389284],"about_ca_topic_score_codex":0.000010950053,"about_ca_topic_score_gemma":0.0000016925898,"teacher_disagreement_score":0.95986426,"about_ca_system_score_codex":0.0000123988,"about_ca_system_score_gemma":0.000030136922,"threshold_uncertainty_score":0.20546608},"labels":[],"label_agreement":null},{"id":"W2140054481","doi":"10.1109/newcas.2007.4488018","title":"Accurate testability analysis based-on multi-frequency test generation and a new testability metric","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Design for testing; Automatic test pattern generation; Metric (unit); Computer science; Parametric statistics; Reliability engineering; Fault coverage; Fault (geology); Quality (philosophy); Fault detection and isolation; Test compression; Algorithm; Electronic circuit; Engineering; Mathematics; Statistics; Artificial intelligence","score_opus":0.07264597954985999,"score_gpt":0.29757694246513744,"score_spread":0.22493096291527745,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140054481","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1093111,0.00007071926,0.88826585,0.00031582144,0.000058904054,0.00017116399,0.0000036308202,0.0002687374,0.0015340819],"genre_scores_gemma":[0.9191709,0.0000020955963,0.08024239,0.000424211,0.000073608324,0.0000036466593,0.000007249524,0.000006616597,0.000069270696],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978061,0.00008614708,0.00048304762,0.00084181555,0.00035758255,0.0004253057],"domain_scores_gemma":[0.99665385,0.0017739751,0.00014401195,0.00089185237,0.00020860539,0.0003276878],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019698562,0.00022453401,0.00028053456,0.00060429,0.00023389091,0.00026925426,0.00045781446,0.00008620779,0.00004432615],"category_scores_gemma":[0.0037316622,0.00018863675,0.00012375359,0.0047916267,0.00005900604,0.0005536459,0.00009114406,0.00017476754,0.00001432221],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.7952447e-7,0.0002962158,0.8682409,0.000012143943,0.000023617224,0.0000112132675,0.0001013231,0.0016057343,0.0034736446,0.0008667546,0.000034526915,0.12533367],"study_design_scores_gemma":[0.00021474066,0.00008610299,0.41648015,0.000003106477,0.000042705888,0.0000021958965,0.000008745847,0.58166546,0.001017689,0.00029466566,0.000009131842,0.00017527431],"about_ca_topic_score_codex":0.0009210742,"about_ca_topic_score_gemma":0.0013136722,"teacher_disagreement_score":0.8098598,"about_ca_system_score_codex":0.00012100797,"about_ca_system_score_gemma":0.00016601011,"threshold_uncertainty_score":0.76923835},"labels":[],"label_agreement":null},{"id":"W2140373369","doi":"10.1109/dftvs.1999.802884","title":"Fast signature simulation for PPSFP simulators","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Signature (topology); Computer science; Set (abstract data type); Table (database); Algorithm; Fault (geology); Data stream; Position (finance); Real-time computing; Computer engineering; Data mining; Mathematics","score_opus":0.021976837551604508,"score_gpt":0.26662087893461867,"score_spread":0.24464404138301415,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140373369","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0040250225,0.000038746322,0.9854073,0.00006669045,0.00017312476,0.00014923111,5.4966057e-7,0.00020015743,0.009939179],"genre_scores_gemma":[0.9863395,2.3778675e-7,0.012603617,0.0004012235,0.000043697335,0.0000046515006,0.0000012748161,0.000006079342,0.0005997166],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99931896,0.000020831127,0.00012474143,0.00022797359,0.00011057451,0.000196937],"domain_scores_gemma":[0.9993047,0.00031308288,0.000039908333,0.0002077944,0.000078878766,0.000055626504],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017182723,0.000082064704,0.000078574674,0.00004739866,0.00012445396,0.000086645945,0.00022346596,0.00005471857,0.00001778765],"category_scores_gemma":[0.00023847447,0.00007041246,0.00005731529,0.00022519783,0.000008241364,0.0002797759,0.000018097055,0.00005896168,0.00001765499],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.875567e-7,0.000047185098,0.0018434481,0.000017886507,0.0000124053795,0.0000030646474,0.0003399076,0.50431126,0.0011329639,0.33480293,0.0005207173,0.15696791],"study_design_scores_gemma":[0.00038279835,0.000033864366,0.0001842338,0.0000062389813,0.0000028423096,0.000001659256,0.000018503899,0.9832255,0.0013064613,0.008743353,0.0059532165,0.0001413303],"about_ca_topic_score_codex":0.0000017314323,"about_ca_topic_score_gemma":0.000001477175,"teacher_disagreement_score":0.98231447,"about_ca_system_score_codex":0.000015277645,"about_ca_system_score_gemma":0.000030192148,"threshold_uncertainty_score":0.28713366},"labels":[],"label_agreement":null},{"id":"W2140479167","doi":"10.1109/newcas.2006.250921","title":"Model Based Verification of SystemC Designs","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Electronic system-level design and verification; Formal verification; Embedded system; System on a chip; Abstraction; Register-transfer level; Computer architecture; Finite-state machine; Conformance testing; Programming language; Logic synthesis; Logic gate; Algorithm; Operating system; Standardization","score_opus":0.05366773364833251,"score_gpt":0.23628411851835374,"score_spread":0.18261638487002124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140479167","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0062427097,0.000014698194,0.97506565,0.00005699094,0.000019182102,0.000036742327,3.3925946e-7,0.000096073054,0.018467637],"genre_scores_gemma":[0.96024,7.868207e-8,0.039510224,0.00004146069,0.000010909241,0.0000024587264,0.0000010317078,0.0000019291226,0.0001918845],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995668,0.000015403966,0.00012673897,0.000113373375,0.00009992542,0.00007776085],"domain_scores_gemma":[0.9996347,0.000033175995,0.000048613532,0.0002188374,0.000050034083,0.0000146672855],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012775876,0.00003685334,0.00005629702,0.000038557817,0.000029707902,0.00002174953,0.00022992173,0.000016993787,0.0000022479928],"category_scores_gemma":[0.000009855156,0.0000323336,0.000022564147,0.00014669292,0.000008125394,0.00011485333,0.000011202113,0.00001744023,0.0000086567015],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.2363186e-7,0.000098086755,0.0037270666,0.00007028926,0.000002962826,0.0000020412842,0.000056219542,0.16955373,0.16304068,0.63996506,0.0007980815,0.022685641],"study_design_scores_gemma":[0.00005657586,0.0000074850254,0.00067074224,0.000011893989,0.0000012278579,7.633783e-7,0.0000025720544,0.9846464,0.01289234,0.0016638854,0.0000055742184,0.00004053809],"about_ca_topic_score_codex":0.000065410015,"about_ca_topic_score_gemma":0.0000043974264,"teacher_disagreement_score":0.9539973,"about_ca_system_score_codex":0.000010458631,"about_ca_system_score_gemma":0.000044173732,"threshold_uncertainty_score":0.1318526},"labels":[],"label_agreement":null},{"id":"W2140514133","doi":"10.1109/vdat.2011.5783552","title":"Hierarchical trigger generation for post-silicon debugging","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Debugging; Observability; Computer science; TRACE (psycholinguistics); Interfacing; Embedded system; Controllability; Root cause; Process (computing); Software bug; Exploit; Real-time computing; Generator (circuit theory); Computer hardware; Reliability engineering; Software; Engineering; Operating system","score_opus":0.07962287511166655,"score_gpt":0.2557331627487893,"score_spread":0.17611028763712278,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140514133","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0390945,0.000029045943,0.9509972,0.00042131817,0.00016671498,0.00011087743,5.952095e-7,0.00024985583,0.008929909],"genre_scores_gemma":[0.9672842,7.3792165e-7,0.031148925,0.00094018516,0.00015147684,0.000015595791,0.0000032644461,0.0000052063356,0.0004504114],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99934715,0.00001903132,0.00013082533,0.00023166792,0.00007960408,0.0001916959],"domain_scores_gemma":[0.9995875,0.000060532457,0.000028133445,0.00019362218,0.00007020505,0.00006005626],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019138609,0.00006615364,0.00007240962,0.000058270096,0.00012612829,0.00006243243,0.00027892724,0.000032803327,0.00003033627],"category_scores_gemma":[0.000080210884,0.000054505435,0.000050864466,0.00009770128,0.00001252858,0.00029109788,0.000043538294,0.000049956176,0.000024904983],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.9225457e-7,0.000057643683,0.00089404144,0.000008331256,0.0000105311,0.000004974441,0.0010941395,0.00000570401,0.054263845,0.19930899,0.0010397225,0.7433116],"study_design_scores_gemma":[0.0005797875,0.0002651524,0.0047972216,0.000013137194,0.0000110881865,0.000041380674,0.000021799304,0.93245983,0.04678505,0.01317865,0.0014819097,0.0003650058],"about_ca_topic_score_codex":0.000036394686,"about_ca_topic_score_gemma":0.000015751328,"teacher_disagreement_score":0.9324541,"about_ca_system_score_codex":0.000010159457,"about_ca_system_score_gemma":0.000042431362,"threshold_uncertainty_score":0.22226672},"labels":[],"label_agreement":null},{"id":"W2140718808","doi":"10.1023/b:aurc.0000030911.02374.62","title":"Modeling Combinational Circuits Using Linear Word-level Structures","year":2004,"lang":"en","type":"article","venue":"Automation and Remote Control","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Netlist; Combinational logic; Computer science; Sequential logic; Word (group theory); Benchmark (surveying); Electronic circuit; Arithmetic; Algorithm; Register-transfer level; Theoretical computer science; Logic synthesis; Logic gate; Mathematics; Computer hardware; Engineering","score_opus":0.04086989046032987,"score_gpt":0.2662269414142213,"score_spread":0.22535705095389144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140718808","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13060455,0.00013057281,0.868099,0.0005796769,0.00014243089,0.00009816144,0.0000019647573,0.00019045881,0.00015318305],"genre_scores_gemma":[0.98432565,0.00000447023,0.014953391,0.0006162912,0.00007911759,4.141196e-7,0.000003479998,0.0000068766944,0.000010320096],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991217,0.000032803473,0.00021875749,0.00023162154,0.00021607662,0.00017899698],"domain_scores_gemma":[0.9995401,0.000042309002,0.00007321557,0.00014975651,0.00012147402,0.00007313433],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018478115,0.00010933184,0.00013346238,0.00011117937,0.00028594653,0.00013163591,0.00018876074,0.00006220007,0.0000026894024],"category_scores_gemma":[0.00008955165,0.00010050628,0.000038205897,0.00017678663,0.000024279772,0.00039188433,0.000032348205,0.00010380949,0.0000051283805],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.4102123e-7,0.000018475183,0.00006597627,0.000017681317,0.000021970729,0.000008263809,0.00040706503,0.2765044,0.004536804,0.038433574,0.0000023427415,0.6799833],"study_design_scores_gemma":[0.0011669302,0.000011485102,0.0030038604,0.00004316004,0.000007533211,0.000055521003,0.000010262252,0.9705112,0.000075025,0.024985034,0.0000068041804,0.0001231606],"about_ca_topic_score_codex":0.000079831065,"about_ca_topic_score_gemma":0.0000050485305,"teacher_disagreement_score":0.8537211,"about_ca_system_score_codex":0.000043792526,"about_ca_system_score_gemma":0.000099559955,"threshold_uncertainty_score":0.4098527},"labels":[],"label_agreement":null},{"id":"W2140797113","doi":"10.1109/vtest.1993.313314","title":"Minimal hardware multiple signature analysis for BIST","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Signature (topology); Aliasing; Scheme (mathematics); Computer science; Digital signature; Sequence (biology); Linear feedback shift register; Computer hardware; Embedded system; Algorithm; Artificial intelligence; Mathematics; Programming language; Shift register","score_opus":0.040348945176106335,"score_gpt":0.23582270639286942,"score_spread":0.19547376121676308,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140797113","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027114556,0.00025748473,0.9900317,0.000647631,0.00008160854,0.00009187172,0.000007687892,0.00025432027,0.005916199],"genre_scores_gemma":[0.96572477,0.0000024451328,0.03091865,0.0004526473,0.000075948505,0.000011289117,0.0000054399006,0.0000049087744,0.0028039184],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99913985,0.000013800343,0.00014139667,0.0003256539,0.00013387788,0.00024541066],"domain_scores_gemma":[0.9992947,0.00019773666,0.000045212535,0.0003059249,0.000079941725,0.0000764862],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000959596,0.00009619729,0.00015194349,0.00014673948,0.00015081567,0.0001347383,0.0005084709,0.000052084222,0.00010976108],"category_scores_gemma":[0.00011041135,0.00008072494,0.00019069889,0.0008563341,0.000014248013,0.00021789398,0.00005979443,0.00006786633,0.00004116944],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.0723164e-7,0.00028975648,0.11129539,0.000051650753,0.00062814954,0.00004717174,0.0013866138,0.0015416048,0.0038647987,0.015482145,0.037355036,0.82805705],"study_design_scores_gemma":[0.00022111539,0.000036959562,0.004550694,0.0000038710596,0.000048130918,0.0000028380193,0.000022317483,0.9868691,0.00055903,0.00014873479,0.007369801,0.00016741289],"about_ca_topic_score_codex":0.000019293271,"about_ca_topic_score_gemma":0.000049361086,"teacher_disagreement_score":0.9853275,"about_ca_system_score_codex":0.000012778532,"about_ca_system_score_gemma":0.000006440579,"threshold_uncertainty_score":0.32918677},"labels":[],"label_agreement":null},{"id":"W2141261568","doi":"10.1109/tcad.2008.2009158","title":"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":130,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; Computer science; TRACE (psycholinguistics); State (computer science); Background debug mode interface; Embedded system; Software bug; Computer engineering; Algorithm; Software; Programming language; Mathematics","score_opus":0.07637195429485057,"score_gpt":0.2836938625974128,"score_spread":0.20732190830256225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141261568","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012237992,0.00024352688,0.98562217,0.00007583208,0.00038415095,0.0012195754,0.000082512204,0.00012932587,0.0000049196183],"genre_scores_gemma":[0.9873278,0.00004126692,0.012363523,0.000058724723,0.00007170118,0.00007361759,0.000026774347,0.000014738518,0.00002182441],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979784,0.00020354522,0.000649002,0.00067159336,0.00019649568,0.00030094988],"domain_scores_gemma":[0.9985164,0.00052716373,0.00023299406,0.00031987243,0.0003061559,0.00009743088],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010161372,0.00024569174,0.0004003222,0.00041197773,0.00023637699,0.00027714315,0.0003426988,0.00013514943,5.794813e-7],"category_scores_gemma":[0.000012506802,0.00023197425,0.000050055514,0.00047738696,0.000034086006,0.0008262506,0.0000021326523,0.0001734967,4.1071627e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002161096,0.00020281604,0.000022196738,0.00010374725,0.000041323365,0.0000024742333,0.0004849733,0.07233337,0.03239277,0.00051540666,0.00011928356,0.89376],"study_design_scores_gemma":[0.0011388755,0.0015458722,0.00016689778,0.00031733152,0.000024281238,0.000065891705,0.00004971261,0.9895666,0.0061294064,0.00072479027,0.00003429302,0.00023601655],"about_ca_topic_score_codex":0.00019132599,"about_ca_topic_score_gemma":0.0000306654,"teacher_disagreement_score":0.97508985,"about_ca_system_score_codex":0.000087910455,"about_ca_system_score_gemma":0.00013221514,"threshold_uncertainty_score":0.9459635},"labels":[],"label_agreement":null},{"id":"W2141340508","doi":"10.1109/ccece.1993.332196","title":"An integrated functional tester for CMOS logic","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Disk formatting; Computer science; Computer hardware; CMOS; Chip; Channel (broadcasting); Waveform; Bandwidth (computing); Embedded system; Electronic engineering; Engineering; Operating system; Telecommunications","score_opus":0.0857506959938442,"score_gpt":0.2512202771705086,"score_spread":0.16546958117666438,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141340508","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002062411,0.000019505744,0.9880644,0.0005456527,0.00014580674,0.000069058784,0.0000010038762,0.00028384247,0.008808333],"genre_scores_gemma":[0.97231287,4.3037778e-7,0.02365342,0.0019263554,0.00010334305,0.000013346234,0.0000037180027,0.0000043310815,0.001982163],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99941385,0.000013808179,0.00009979609,0.00022137414,0.000085049316,0.00016609934],"domain_scores_gemma":[0.9995533,0.000082931256,0.000023007737,0.0001991874,0.00008230002,0.000059269998],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009173469,0.000068570065,0.000061851446,0.000041715248,0.000098117445,0.000120427445,0.00028043086,0.000029668965,0.00023944704],"category_scores_gemma":[0.00004513619,0.000051110757,0.000033974004,0.00017733267,0.000013325436,0.00037624207,0.000019925474,0.000049129998,0.00011816357],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.44459e-7,0.00022236329,0.0036171817,0.0000087202525,0.0000115196435,0.000007995734,0.00023644256,0.00036392204,0.003720745,0.1427337,0.016186075,0.8328911],"study_design_scores_gemma":[0.00026062998,0.0001844655,0.0020705638,0.0000068058425,0.0000028192437,0.00003134066,0.000024436842,0.9832063,0.00037154104,0.00752082,0.006152542,0.00016776878],"about_ca_topic_score_codex":0.000008167527,"about_ca_topic_score_gemma":0.000005033454,"teacher_disagreement_score":0.9828423,"about_ca_system_score_codex":0.00001252127,"about_ca_system_score_gemma":0.000009511173,"threshold_uncertainty_score":0.2621777},"labels":[],"label_agreement":null},{"id":"W2141387606","doi":"10.1109/dftvs.2003.1250143","title":"Power-constrained embedded memory BIST architecture","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Embedded system; Built-in self-test; Memory controller; Routing (electronic design automation); Concurrency; Overhead (engineering); Memory architecture; Flexibility (engineering); Interconnection; System on a chip; Computer architecture; Architecture; Parallel computing; Distributed computing; Computer hardware; Semiconductor memory; Computer network; Operating system","score_opus":0.009356040321412976,"score_gpt":0.220501539117415,"score_spread":0.21114549879600203,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141387606","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016683128,0.000052047937,0.84160185,0.0015682044,0.00016900491,0.00006815514,7.3648494e-7,0.0005308318,0.13932604],"genre_scores_gemma":[0.9672237,6.459897e-7,0.03104768,0.0012038666,0.000052157073,0.0000025408647,8.7138756e-7,0.000006264656,0.0004622515],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9990651,0.000017344371,0.00014983567,0.0003036754,0.00017597174,0.00028804195],"domain_scores_gemma":[0.9993857,0.0000440925,0.000039306167,0.00038321456,0.000035133347,0.00011255686],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012890648,0.00011963846,0.00011515464,0.00008631579,0.000120565135,0.000119375276,0.0006072246,0.00004304066,0.000060806462],"category_scores_gemma":[0.00005281662,0.000097969445,0.00006805688,0.00032513952,0.00005539543,0.0001667552,0.00009538393,0.00014186029,0.00011840922],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.258572e-7,0.00012926834,0.00016693129,0.000018958719,0.00002936474,0.00027551153,0.003495297,0.002126793,0.02043632,0.23396672,0.000385057,0.73896945],"study_design_scores_gemma":[0.013557685,0.0017481679,0.015765678,0.0007042729,0.000058491005,0.005592961,0.0025177898,0.0316657,0.15369372,0.7566939,0.011596993,0.006404634],"about_ca_topic_score_codex":0.000034166347,"about_ca_topic_score_gemma":0.000015340034,"teacher_disagreement_score":0.9505406,"about_ca_system_score_codex":0.000024169194,"about_ca_system_score_gemma":0.00011866669,"threshold_uncertainty_score":0.3995078},"labels":[],"label_agreement":null},{"id":"W2141885375","doi":"10.1109/vlsid.2014.26","title":"Application of Test-View Modeling to Hierarchical ATPG","year":2014,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Automatic test pattern generation; Computer science; Test (biology); Design for testing; Reliability engineering; Computer engineering; Engineering; Electronic circuit","score_opus":0.01840912073787331,"score_gpt":0.24873525730656018,"score_spread":0.23032613656868686,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141885375","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0063388445,0.000010555597,0.9852554,0.00063336355,0.000021615979,0.00006335304,1.4552114e-7,0.00010897381,0.00756774],"genre_scores_gemma":[0.9572882,8.4524834e-7,0.04208317,0.00053621834,0.00004077532,0.000006635844,3.8820343e-7,0.0000030827775,0.000040680843],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993784,0.000016514017,0.00015821615,0.00019648572,0.00012617442,0.00012420908],"domain_scores_gemma":[0.99940085,0.00013586693,0.000025624036,0.0003102323,0.000054516782,0.00007289911],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025583684,0.000050746658,0.000092068054,0.000045454766,0.000039584786,0.000023536624,0.00042199725,0.000019893627,0.0000026950713],"category_scores_gemma":[0.00016667014,0.000043313434,0.000025725896,0.00024956622,0.0000073923998,0.0000886468,0.000099839424,0.000048014834,0.000064861066],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.8911927e-8,0.000024250192,0.0013557303,0.000012938548,0.000001071467,1.1958055e-7,0.000080876256,0.0054949755,0.004786653,0.13130957,0.00003101231,0.8569028],"study_design_scores_gemma":[0.00003739746,0.000032038493,0.00031975083,0.000013517199,0.000001046513,0.00000205873,0.0000016222864,0.9900439,0.00047128522,0.00853324,0.00048535745,0.000058798516],"about_ca_topic_score_codex":0.000040060884,"about_ca_topic_score_gemma":0.0000040698646,"teacher_disagreement_score":0.9845489,"about_ca_system_score_codex":0.000006457579,"about_ca_system_score_gemma":0.0000139497615,"threshold_uncertainty_score":0.17662705},"labels":[],"label_agreement":null},{"id":"W2141981731","doi":"10.1109/iscas.2000.857099","title":"Comprehensive defect analysis and testability of current-mode logic circuits","year":2000,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Testability; Digital electronics; Electronic circuit; Electronic engineering; Computer science; Logic gate; Reliability engineering; Combinational logic; Design for testing; Engineering; Electrical engineering","score_opus":0.040266149594083006,"score_gpt":0.2957068118256727,"score_spread":0.2554406622315897,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141981731","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.70832354,0.00061241636,0.2856701,0.000039671264,0.000028090106,0.00007766895,0.000003864564,0.00011801073,0.005126619],"genre_scores_gemma":[0.99913156,0.000031593398,0.0007127206,0.00007793921,0.000011636696,0.0000019982147,0.0000022402114,0.000002435007,0.000027863161],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9989428,0.00007726704,0.00023408647,0.00037980953,0.00016463936,0.00020140644],"domain_scores_gemma":[0.9990816,0.0002653421,0.000059908354,0.00040700333,0.00010265418,0.000083464336],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013276204,0.00011070188,0.00026847984,0.00012671841,0.00007488339,0.000046726243,0.00032724603,0.000029195136,0.00011421057],"category_scores_gemma":[0.00004310423,0.000092790404,0.00014525291,0.0010887749,0.000077836245,0.00020056615,0.0000665358,0.00008502655,0.000013557991],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.625993e-8,0.000068032045,0.1528787,0.000032324133,0.00006557819,0.0000022090242,0.00020847024,0.00028874082,0.0008591577,0.002316635,0.000010814014,0.8432693],"study_design_scores_gemma":[0.0004400158,0.000136804,0.831713,0.000034949488,0.0002794687,0.000022883069,0.000043159394,0.15278694,0.0014131493,0.012223488,0.00042388958,0.0004822313],"about_ca_topic_score_codex":0.00014606287,"about_ca_topic_score_gemma":0.000033776,"teacher_disagreement_score":0.842787,"about_ca_system_score_codex":0.000012000331,"about_ca_system_score_gemma":0.00002775002,"threshold_uncertainty_score":0.3783883},"labels":[],"label_agreement":null},{"id":"W2142097280","doi":"10.1109/cicc.1993.590830","title":"Built-in current mode circuits for I/sub ddq/ monitoring","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"Natural Sciences and Engineering Research Council of Canada; Australian Government; CMC Microsystems","keywords":"CMOS; Electronic circuit; Mode (computer interface); Electronic engineering; Chip; Computer science; Current (fluid); Electrical engineering; Iddq testing; Engineering","score_opus":0.0850326275403989,"score_gpt":0.30238577420059526,"score_spread":0.21735314666019634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142097280","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08701531,0.000920172,0.9056749,0.00026182007,0.00088394206,0.00019367297,0.0000012044324,0.00029456933,0.0047544604],"genre_scores_gemma":[0.9979582,0.000035678087,0.0015839438,0.000036122452,0.000220721,0.000029246896,3.6995414e-7,0.0000079812135,0.00012778085],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989244,0.000015259413,0.0001998256,0.00033224467,0.00015696087,0.00037135315],"domain_scores_gemma":[0.9994163,0.00011163138,0.00004053557,0.00030691153,0.000044395558,0.00008025955],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013508736,0.00010883455,0.00012385244,0.000105236126,0.00008809387,0.00010565429,0.00057121884,0.000031819574,0.000005913181],"category_scores_gemma":[0.00007476398,0.00010464365,0.000057927373,0.00028856812,0.000009376215,0.00034689545,0.00007986209,0.00010369382,0.00004637655],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.0175932e-8,0.00006133875,0.010536203,0.000020283747,0.0000022620175,0.000004383532,0.00029844145,0.0003505511,0.0025824765,0.004885464,0.00034353332,0.98091507],"study_design_scores_gemma":[0.000619165,0.00005396843,0.007030349,0.00014954833,0.000004223259,0.000013526472,0.00002494895,0.9720994,0.011461314,0.0064034453,0.0017198013,0.0004202653],"about_ca_topic_score_codex":0.000026742815,"about_ca_topic_score_gemma":0.000010182261,"teacher_disagreement_score":0.9804948,"about_ca_system_score_codex":0.000045746718,"about_ca_system_score_gemma":0.000013307684,"threshold_uncertainty_score":0.42672443},"labels":[],"label_agreement":null},{"id":"W2142120628","doi":"10.1109/test.1988.207817","title":"On multiple fault coverage and aliasing probability measures","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Measure (data warehouse); Interpretation (philosophy); Aliasing; Computer science; Fault (geology); Data mining; Algorithm; Artificial intelligence; Programming language","score_opus":0.03689771193471783,"score_gpt":0.23278940556616204,"score_spread":0.1958916936314442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142120628","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33431798,0.000051084044,0.6371879,0.00010916693,0.000087345186,0.00011137578,4.1080924e-7,0.00017320772,0.02796155],"genre_scores_gemma":[0.99404484,0.0000019114839,0.0054825405,0.00034726542,0.00000842073,0.00000273694,1.691344e-7,0.0000031067032,0.00010903783],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99921477,0.00007344111,0.0001055646,0.00028122202,0.00015428691,0.00017073077],"domain_scores_gemma":[0.9993392,0.00029080492,0.0000263572,0.00023889651,0.000038801987,0.00006593546],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003452367,0.00008129128,0.00008380236,0.000026728963,0.00013253724,0.00012499935,0.00014515447,0.000027075064,0.000006382904],"category_scores_gemma":[0.0010665521,0.00006497163,0.000022234344,0.00012064911,0.00002274075,0.00019134121,0.000030889965,0.00007088987,0.00001030338],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.585517e-7,0.00018854499,0.09884503,0.000035449586,0.00001539763,0.000022619419,0.0007702231,0.0010384626,0.0062052947,0.3787838,0.0003993103,0.51369536],"study_design_scores_gemma":[0.0038635025,0.00068484124,0.08703605,0.00024176491,0.000022644628,0.00027517602,0.00015065634,0.2079273,0.07885583,0.6063207,0.012507083,0.0021144464],"about_ca_topic_score_codex":0.00003261129,"about_ca_topic_score_gemma":0.000021179862,"teacher_disagreement_score":0.6597268,"about_ca_system_score_codex":0.000018825272,"about_ca_system_score_gemma":0.000025680552,"threshold_uncertainty_score":0.2649466},"labels":[],"label_agreement":null},{"id":"W2142165998","doi":"10.5555/832284.835390","title":"Identifying Redundant Wire Replacements for Synthesis and Verification","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Redundancy (engineering); Satisfiability; Computer science; Algorithm; Identification (biology)","score_opus":0.07201646194873103,"score_gpt":0.2636899046474727,"score_spread":0.1916734426987417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142165998","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022939336,0.00014916218,0.9703598,0.00064216874,0.000106532665,0.0001263675,7.557688e-7,0.00015867047,0.00551718],"genre_scores_gemma":[0.98518175,0.00001876084,0.013718994,0.000101704616,0.000024510346,0.000021919881,3.8182523e-7,0.0000036971767,0.00092827575],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994453,0.0000122130805,0.0001101244,0.0002289441,0.00008032692,0.00012305207],"domain_scores_gemma":[0.9995865,0.00010012964,0.00004266004,0.0002077021,0.000026967802,0.00003601138],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017121072,0.000050132734,0.00005857834,0.000037940237,0.00016495139,0.0001501282,0.00017308512,0.000017620265,0.000018521887],"category_scores_gemma":[0.00013259088,0.000046319863,0.000018927061,0.00009402611,0.000011702584,0.00029667575,0.000038404272,0.000021513759,0.000015637992],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.6351325e-7,0.0000340715,0.0016584875,0.000042742322,0.000012768611,0.0000022458528,0.00057382236,0.000003988547,0.010058063,0.02188473,0.0021205498,0.9636084],"study_design_scores_gemma":[0.0004939221,0.000084210296,0.007654185,0.00016120996,0.00002750632,0.000058481382,0.00023000629,0.94689065,0.032858394,0.0054037333,0.0056642233,0.00047347453],"about_ca_topic_score_codex":0.000008242681,"about_ca_topic_score_gemma":0.0000013786989,"teacher_disagreement_score":0.9631349,"about_ca_system_score_codex":0.000012342484,"about_ca_system_score_gemma":0.0000034104776,"threshold_uncertainty_score":0.18888693},"labels":[],"label_agreement":null},{"id":"W2142608624","doi":"10.1109/mt.1993.263143","title":"An inexpensive method of detecting localised parametric defects in static RAM","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Static random-access memory; Parametric statistics; Computer science; Electronic circuit; Upgrade; Chip; Random access memory; Computer hardware; Embedded system; Engineering; Electrical engineering; Mathematics; Statistics; Telecommunications; Operating system","score_opus":0.04358207847050707,"score_gpt":0.2948301319678477,"score_spread":0.25124805349734064,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142608624","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26655814,0.00004934798,0.73184603,0.000023985698,0.000035339395,0.00008045834,1.5475156e-7,0.0000806063,0.0013259389],"genre_scores_gemma":[0.90254253,0.0000020652628,0.09720401,0.00021812231,0.000010463161,0.0000038099888,2.0675772e-7,0.0000057095313,0.000013104555],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987633,0.00019956152,0.0002904392,0.0002957782,0.0001872473,0.00026362605],"domain_scores_gemma":[0.9985286,0.0008546181,0.000112312504,0.00034335468,0.00008188634,0.000079201694],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048339795,0.00010103337,0.00020885639,0.00037191465,0.00004125634,0.000054819895,0.0004259131,0.00004053265,0.000022152113],"category_scores_gemma":[0.0007433779,0.000091570066,0.00003945757,0.0017551238,0.000017943723,0.00036100225,0.000058075588,0.00012395978,0.0000128041265],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.3543909e-7,0.00016445853,0.01345553,0.00004141964,0.0000082639035,0.000071459755,0.0019931516,0.013688521,0.008578469,0.0024975594,0.000027452395,0.9594735],"study_design_scores_gemma":[0.000308218,0.0001385589,0.0028681676,0.000028411669,0.0000030672788,0.000022369204,0.00018655456,0.98409367,0.010873433,0.0013403456,0.000004323285,0.00013288148],"about_ca_topic_score_codex":0.00024579922,"about_ca_topic_score_gemma":0.000041125415,"teacher_disagreement_score":0.97040516,"about_ca_system_score_codex":0.00002780124,"about_ca_system_score_gemma":0.000016512628,"threshold_uncertainty_score":0.3734119},"labels":[],"label_agreement":null},{"id":"W2143434775","doi":"10.1109/tcad.2005.852034","title":"Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; Royal Military College of Canada; Concordia University","funders":"","keywords":"Skew; Topology (electrical circuits); Embedding; Algorithm; Computer science; Merge (version control); Clock skew; Mathematics; Parallel computing; Clock signal; Combinatorics","score_opus":0.04773578789033503,"score_gpt":0.25578532864509124,"score_spread":0.2080495407547562,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143434775","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0047871727,0.0007860438,0.9926585,0.000099977515,0.00057129306,0.00083028263,0.000026594173,0.00018719089,0.000052928215],"genre_scores_gemma":[0.98749,0.00006275019,0.012031721,0.00010043222,0.0001131338,0.00009377296,0.000003890209,0.000022329554,0.00008197719],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978186,0.0002466945,0.00065717794,0.0006590721,0.00023398266,0.00038445927],"domain_scores_gemma":[0.9978538,0.0010111273,0.00025647297,0.000353515,0.00035213935,0.0001729017],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040344748,0.00032698465,0.000517438,0.00029620912,0.00034081555,0.00016319063,0.0003426151,0.0001929686,0.0000016666522],"category_scores_gemma":[0.000013645177,0.0002929297,0.000093728704,0.00033146216,0.00015468725,0.00030811984,0.0000040580703,0.00024922646,0.0000030639699],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000101274745,0.00015082913,0.0000017971647,0.00005860956,0.00009639485,0.000010348498,0.00069824304,0.21319921,0.0030442786,0.006998244,0.000036596735,0.7756953],"study_design_scores_gemma":[0.0008869216,0.0012466979,0.000013907554,0.00028789233,0.00004810473,0.00027900323,0.00030957727,0.9940203,0.0021713544,0.00031727558,0.00012781248,0.00029117346],"about_ca_topic_score_codex":0.00023829819,"about_ca_topic_score_gemma":0.00003537268,"teacher_disagreement_score":0.9827028,"about_ca_system_score_codex":0.00016128371,"about_ca_system_score_gemma":0.00015341488,"threshold_uncertainty_score":0.99995226},"labels":[],"label_agreement":null},{"id":"W2143580961","doi":"10.1109/asic.1993.410831","title":"Testability of ECL circuits in a BiCMOS process","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Testability; Emitter-coupled logic; Electronic circuit; CMOS; Computer science; Logic gate; Electronic engineering; BiCMOS; Digital electronics; Integrated injection logic; Fault (geology); Design for testing; Pass transistor logic; Electrical engineering; Engineering; Voltage; Reliability engineering; Transistor","score_opus":0.038011007169687853,"score_gpt":0.24272004751201473,"score_spread":0.20470904034232687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143580961","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8375248,0.00012571995,0.08752227,0.0003565367,0.000063330415,0.00016310897,7.5711637e-7,0.00020336137,0.07404013],"genre_scores_gemma":[0.9994404,0.0000014667951,0.00036421293,0.000086589665,0.000009932301,0.00000441665,9.994095e-8,0.000002638858,0.000090265086],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99917245,0.000033843353,0.00021546996,0.00023893054,0.00015243748,0.00018688032],"domain_scores_gemma":[0.9994259,0.00012799975,0.000049970913,0.00029089616,0.00006256543,0.00004266525],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026932257,0.000065738444,0.00012044293,0.000077844976,0.000030198815,0.000023247503,0.0004734394,0.000028604569,0.000069269634],"category_scores_gemma":[0.0002541172,0.000057511133,0.000026117401,0.000697595,0.000028213448,0.00027630344,0.000049386097,0.00009286815,0.000022617844],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.647534e-8,0.0003981672,0.42423043,0.00011502491,0.000003498147,0.000018203868,0.0031597791,0.00015576188,0.002685494,0.006276385,0.000082487175,0.56287473],"study_design_scores_gemma":[0.0010985407,0.0002229341,0.23180395,0.00020839149,0.000005401714,0.00006204181,0.00032007557,0.7260021,0.01761669,0.021812981,0.00015727011,0.0006896102],"about_ca_topic_score_codex":0.000049147697,"about_ca_topic_score_gemma":0.000029132294,"teacher_disagreement_score":0.72584635,"about_ca_system_score_codex":0.000015275566,"about_ca_system_score_gemma":0.000021088925,"threshold_uncertainty_score":0.2345236},"labels":[],"label_agreement":null},{"id":"W2143716962","doi":"10.1109/test.2008.4700551","title":"The Test Features of the Quad-Core AMD Opteron- Microprocessor","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Microprocessor; Computer science; Core (optical fiber); Test (biology); Operating system; Computer hardware; Parallel computing; Telecommunications; Geology","score_opus":0.023678842719764764,"score_gpt":0.2258846295042774,"score_spread":0.20220578678451265,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143716962","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.783053,0.0030970008,0.0653918,0.014044378,0.0013637464,0.00063546456,0.000008065785,0.0006561615,0.13175039],"genre_scores_gemma":[0.9956692,0.00001969472,0.0008462748,0.00044397518,0.00005063852,0.0000028920174,1.11202326e-7,0.000004120759,0.0029630954],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99927366,0.000016355043,0.00014546515,0.00016940031,0.00019929472,0.00019584598],"domain_scores_gemma":[0.99894595,0.0003683157,0.00008589943,0.000493482,0.000075700205,0.00003067389],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013401975,0.00008314657,0.00008189138,0.000015633153,0.00049910694,0.000052878382,0.0013998401,0.000028064282,0.0000034818913],"category_scores_gemma":[0.00023105642,0.0000379091,0.00006373735,0.0002659465,0.00014120605,0.00010664618,0.00019297801,0.00011882726,0.000012180837],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.46236e-7,0.00031193456,0.32825765,0.000085799205,0.000056787387,0.000044907283,0.0056625037,0.00013111209,0.087468036,0.063224,0.050078448,0.46467787],"study_design_scores_gemma":[0.00053980877,0.00016815845,0.86999357,0.00012655504,0.000014084223,0.0007037539,0.0003169336,0.0069934973,0.104049355,0.0075755357,0.009001585,0.0005171649],"about_ca_topic_score_codex":0.00011014082,"about_ca_topic_score_gemma":0.000065757646,"teacher_disagreement_score":0.54173595,"about_ca_system_score_codex":0.00000849649,"about_ca_system_score_gemma":0.000065978464,"threshold_uncertainty_score":0.38387775},"labels":[],"label_agreement":null},{"id":"W2143928863","doi":"10.1109/latw.2010.5550350","title":"On improving real-time observability for in-system post-silicon debug","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; Debugging; Computer science; Silicon; Embedded system; Software bug; Focus (optics); Reliability engineering; Digital electronics; Systems engineering; Computer architecture; Electronic circuit; Software; Computer engineering; Engineering; Electrical engineering; Operating system; Materials science","score_opus":0.01427221931238018,"score_gpt":0.23137237170861416,"score_spread":0.21710015239623398,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143928863","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95886636,0.0000021035082,0.02984727,0.00029758966,0.00031285727,0.00030338374,0.0000023839611,0.00044737346,0.009920658],"genre_scores_gemma":[0.99334353,9.413759e-8,0.0061614555,0.0001869106,0.000067017965,0.000024660874,0.0000018994525,0.00000832744,0.0002060811],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881387,0.000031506523,0.00025340423,0.0004457553,0.00013203759,0.00032345284],"domain_scores_gemma":[0.99860686,0.0005458208,0.00006830494,0.000582776,0.00011019189,0.00008604161],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00068642787,0.000119919016,0.00016386356,0.000069466376,0.000105384905,0.00011159564,0.0005895442,0.000078105375,0.000009394906],"category_scores_gemma":[0.00042288285,0.00010111092,0.00007155263,0.00018437623,0.000018282299,0.0002944434,0.00009383299,0.00015593496,0.00005305038],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000016590967,0.00009997028,0.009736847,0.00011401133,0.000004108028,0.000009281913,0.0002828915,0.00002147929,0.5390366,0.13206398,0.000081614475,0.31854755],"study_design_scores_gemma":[0.0011389506,0.0004889642,0.13146769,0.00009652085,0.0000073296987,0.000037953112,0.00010575441,0.8351245,0.025742209,0.0050016567,0.00012197993,0.0006664858],"about_ca_topic_score_codex":0.0007427724,"about_ca_topic_score_gemma":0.00036588332,"teacher_disagreement_score":0.83510303,"about_ca_system_score_codex":0.000047816702,"about_ca_system_score_gemma":0.000082770064,"threshold_uncertainty_score":0.41231835},"labels":[],"label_agreement":null},{"id":"W2144195689","doi":"10.1109/iccad.1990.129927","title":"Computing the error escape probability in count-based compaction schemes","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computation; Probabilistic logic; Count data; Computer science; Algorithm; Probability of error; Fault (geology); Mathematics; Artificial intelligence; Statistics","score_opus":0.06379976833910715,"score_gpt":0.255786266191888,"score_spread":0.19198649785278082,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144195689","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48230517,0.000105727115,0.5003886,0.0038504312,0.00020011318,0.00027676806,3.8646073e-7,0.0004354764,0.01243729],"genre_scores_gemma":[0.9951858,4.101875e-7,0.0040405574,0.000686104,0.00003534156,0.0000029478592,4.7564106e-7,0.0000037035645,0.00004466644],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989555,0.00008907733,0.00021549899,0.00027448105,0.0002064615,0.00025900305],"domain_scores_gemma":[0.9992227,0.0002464962,0.00006725379,0.00036929484,0.000053590815,0.0000406934],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052961207,0.00009902092,0.00011204732,0.000052456176,0.00018545112,0.00014185719,0.00049955136,0.000032429412,0.000051071416],"category_scores_gemma":[0.00010438783,0.00006799038,0.00004263694,0.0004950448,0.00004926361,0.00023577681,0.000061341205,0.0001722035,0.00005407105],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.9374195e-7,0.00077541784,0.27614677,0.00010526347,0.000018382887,0.000024400515,0.0022698957,0.028969187,0.0021601622,0.04910683,0.0023774519,0.63804543],"study_design_scores_gemma":[0.00018997134,0.00001801118,0.01742529,0.000023955929,0.0000012033516,0.0000053904155,0.000033507506,0.9809762,0.00029830704,0.00048074423,0.00044793048,0.000099459176],"about_ca_topic_score_codex":0.00011904743,"about_ca_topic_score_gemma":0.000089914705,"teacher_disagreement_score":0.95200706,"about_ca_system_score_codex":0.00006257184,"about_ca_system_score_gemma":0.000025468724,"threshold_uncertainty_score":0.27725676},"labels":[],"label_agreement":null},{"id":"W2144275718","doi":"10.5555/1266366.1266420","title":"A symbolic methodology for the verification of analog and mixed signal designs","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Correctness; Symbolic computation; Symbolic trajectory evaluation; Computer science; Representation (politics); Set (abstract data type); Computation; Mixed-signal integrated circuit; Symbolic data analysis; SIGNAL (programming language); Theoretical computer science; Algebra over a field; Algorithm; Programming language; Mathematics; Integrated circuit; Model checking","score_opus":0.17863400367325752,"score_gpt":0.33655251643372125,"score_spread":0.15791851276046373,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144275718","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023473768,0.00013756347,0.9755383,0.00022242506,0.00004916614,0.00010283578,3.7890297e-7,0.00003055203,0.00044500135],"genre_scores_gemma":[0.90913177,0.0000038856338,0.090669125,0.00013115487,0.000027682689,0.000004415733,4.059259e-7,0.0000020762611,0.000029477907],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99946284,0.000057402063,0.00014479923,0.00013946905,0.000059432194,0.00013604705],"domain_scores_gemma":[0.99755895,0.0021262935,0.000062412066,0.00016281455,0.00006163901,0.000027890597],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016798734,0.00004575896,0.00008789342,0.000050365674,0.00008513562,0.0000180929,0.00025402175,0.000029094035,0.0000028142538],"category_scores_gemma":[0.00016621489,0.000030214658,0.000027779653,0.00017709528,0.000047374404,0.0000680634,0.000030645308,0.00003408815,7.421953e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.327617e-7,0.000015047832,0.0022826558,0.000011263763,0.000016252141,6.738389e-7,0.00050188304,0.00003388429,0.0790058,0.19236313,0.00007469031,0.72569376],"study_design_scores_gemma":[0.0010113324,0.0005654396,0.2723415,0.00002892268,0.000078869496,0.00010479892,0.00080871093,0.27347273,0.38090894,0.06915802,0.0011047582,0.0004160019],"about_ca_topic_score_codex":0.000039753737,"about_ca_topic_score_gemma":0.000018303195,"teacher_disagreement_score":0.885658,"about_ca_system_score_codex":0.000004731982,"about_ca_system_score_gemma":0.000021113405,"threshold_uncertainty_score":0.1232118},"labels":[],"label_agreement":null},{"id":"W2144786221","doi":"10.1109/ets.2009.35","title":"Resource-Efficient Programmable Trigger Units for Post-Silicon Validation","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Silicon; Resource (disambiguation); Computer science; Materials science; Optoelectronics","score_opus":0.03123063512015596,"score_gpt":0.25609034604382225,"score_spread":0.2248597109236663,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144786221","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08838284,0.00006260079,0.8921936,0.003322671,0.00009766907,0.0005664411,0.0000017943739,0.0006323898,0.014739958],"genre_scores_gemma":[0.99289554,4.699473e-7,0.0043694293,0.0008899563,0.00007387408,0.000015348633,0.000014769531,0.00000538182,0.001735201],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99903244,0.000027175145,0.00017991234,0.00028862344,0.0001664274,0.0003053977],"domain_scores_gemma":[0.9992625,0.00009299805,0.000060342063,0.00028310093,0.00022395405,0.00007707223],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003618416,0.00009589665,0.00010052289,0.000090828486,0.00017553418,0.00021098007,0.00037555303,0.000041141135,0.000006193175],"category_scores_gemma":[0.00016919461,0.000080571495,0.000045637797,0.0005482521,0.000010609078,0.00016875997,0.000029636169,0.000055136963,0.000022052629],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.9048774e-7,0.00011201221,0.00008069255,0.000008423682,0.0000043459677,0.000002657307,0.00035040948,0.0013196531,0.004566261,0.060965378,0.0013583442,0.9312309],"study_design_scores_gemma":[0.0016744189,0.0013980679,0.0029817407,0.00007729352,0.000024321076,0.000049117836,0.00019238298,0.84208816,0.050538562,0.0050768843,0.09513744,0.0007616246],"about_ca_topic_score_codex":0.0000114351415,"about_ca_topic_score_gemma":0.0000010354311,"teacher_disagreement_score":0.93046933,"about_ca_system_score_codex":0.000023911516,"about_ca_system_score_gemma":0.00006089172,"threshold_uncertainty_score":0.32856104},"labels":[],"label_agreement":null},{"id":"W2144978704","doi":"10.1109/ccece.1995.528090","title":"On the design of a resistive bridging fault testable two-rail checker","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Bridging (networking); Resistive touchscreen; Computer science; CMOS; Model checking; Embedded system; Electronic engineering; Electrical engineering; Engineering; Operating system; Programming language; Computer network","score_opus":0.06293520346363156,"score_gpt":0.235978435287743,"score_spread":0.17304323182411147,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144978704","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004760973,0.000057194145,0.92405033,0.00081314595,0.000043490465,0.00010816737,5.2214006e-7,0.00011481662,0.070051365],"genre_scores_gemma":[0.9893006,0.0000026928835,0.0074752676,0.00073939667,0.00003364505,0.0000062094105,1.07302476e-7,0.000005593339,0.002436476],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990861,0.00008161881,0.0001562116,0.00022788557,0.00021789942,0.00023032115],"domain_scores_gemma":[0.99875194,0.0006822911,0.00007382678,0.00037990068,0.000072607676,0.000039429826],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041462938,0.0000929259,0.0001086771,0.000048788697,0.00015556977,0.000075445445,0.00055369904,0.000019465384,0.000117242365],"category_scores_gemma":[0.00044380352,0.000058934264,0.00003965508,0.00038710493,0.000042086922,0.00016149049,0.00007914139,0.00010518875,0.00011169993],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012109999,0.0003291974,0.0013247523,0.000026933607,0.000061003135,0.00006450281,0.0031268867,0.013124428,0.01985467,0.683159,0.048719168,0.23020826],"study_design_scores_gemma":[0.00020392028,0.000081659775,0.0005778792,0.00007097362,0.0000048102697,0.000011472118,0.000050489096,0.985458,0.009675087,0.0035295421,0.00018675003,0.00014941645],"about_ca_topic_score_codex":0.000075520395,"about_ca_topic_score_gemma":0.0000028436195,"teacher_disagreement_score":0.9845396,"about_ca_system_score_codex":0.00001982821,"about_ca_system_score_gemma":0.000018340777,"threshold_uncertainty_score":0.24032696},"labels":[],"label_agreement":null},{"id":"W2145194000","doi":"10.1109/isqed.2004.1283706","title":"A versatile high speed bit error rate testing scheme","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Bit error rate; Additive white Gaussian noise; Computer science; Scheme (mathematics); Electronic engineering; Channel (broadcasting); Embedded system; Computer hardware; Engineering; Telecommunications; Mathematics","score_opus":0.04709990072810524,"score_gpt":0.24673328083030335,"score_spread":0.1996333801021981,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145194000","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4776151,0.00003145533,0.48468596,0.0017988929,0.00033314165,0.00014064468,0.00000103862,0.0011881172,0.034205653],"genre_scores_gemma":[0.9193156,2.7467507e-7,0.07957538,0.00066028093,0.00008785517,0.000001531118,9.720144e-7,0.0000078397925,0.0003503048],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989693,0.000019381912,0.00017775776,0.00033572342,0.000161663,0.00033616865],"domain_scores_gemma":[0.9992876,0.00012654394,0.00006470212,0.0003362719,0.000083047424,0.000101849444],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024013658,0.000120553384,0.00012236627,0.00007496334,0.00016256468,0.00016206401,0.0005412042,0.000036059162,0.00003380432],"category_scores_gemma":[0.00032393614,0.00010715135,0.00003767802,0.00065030024,0.00002711535,0.00043007734,0.00015571636,0.000113735994,0.00037758605],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.968393e-7,0.0003822836,0.022850484,0.000089905545,0.00007893224,0.00066092086,0.0020475858,0.012065675,0.29603338,0.41888553,0.0012883266,0.24561599],"study_design_scores_gemma":[0.0069190874,0.0008082901,0.083671406,0.0006541131,0.0000402086,0.00038961563,0.00039954,0.6802138,0.10070975,0.121372454,0.0019628252,0.0028588902],"about_ca_topic_score_codex":0.0004722703,"about_ca_topic_score_gemma":0.000015050006,"teacher_disagreement_score":0.66814816,"about_ca_system_score_codex":0.00004926004,"about_ca_system_score_gemma":0.00011963264,"threshold_uncertainty_score":0.48532307},"labels":[],"label_agreement":null},{"id":"W2145325199","doi":"10.1109/glsv.1996.497628","title":"A high speed, real-to-quadrature converter with filtering and decimation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada","funders":"","keywords":"Application-specific integrated circuit; Decimation; Electronic engineering; Narrowband; CMOS; Very-large-scale integration; Computer science; Boundary scan; Chip; Quadrature (astronomy); Engineering; Integrated circuit; Electrical engineering; Filter (signal processing)","score_opus":0.0166685641736419,"score_gpt":0.1996053636496328,"score_spread":0.1829367994759909,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145325199","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18043822,0.000024605806,0.80218214,0.0013517287,0.00007194268,0.000097189004,5.717372e-7,0.0002315642,0.01560207],"genre_scores_gemma":[0.9788892,0.000005885872,0.019769827,0.0005988933,0.000037040732,0.0000015155262,5.3320383e-7,0.0000045126576,0.0006925448],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994354,0.000010034238,0.00008118004,0.00021484564,0.000110799825,0.00014771093],"domain_scores_gemma":[0.9996513,0.00003177732,0.000023935609,0.00018404698,0.000032757038,0.000076168166],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005120547,0.00007632379,0.0000798525,0.0000516369,0.0000678692,0.00017148214,0.00015875697,0.000024107629,0.000052441977],"category_scores_gemma":[0.00001083088,0.00005615686,0.000009033734,0.00019756758,0.000010797856,0.00032293878,0.000055005232,0.00005235044,0.00005815852],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013847301,0.00007791786,0.010365562,0.00007227803,0.000034922083,0.00018137885,0.005621204,0.00036133284,0.02617353,0.07580073,0.008580847,0.8727289],"study_design_scores_gemma":[0.0012936244,0.00048529543,0.037306342,0.00026590534,0.000016119866,0.0005189144,0.00014451018,0.950288,0.0053578024,0.001871942,0.0015715511,0.0008800013],"about_ca_topic_score_codex":0.00008430962,"about_ca_topic_score_gemma":0.000022300952,"teacher_disagreement_score":0.9499267,"about_ca_system_score_codex":0.000009110588,"about_ca_system_score_gemma":0.000004046218,"threshold_uncertainty_score":0.22900103},"labels":[],"label_agreement":null},{"id":"W2145400799","doi":"10.1109/vtest.2003.1197671","title":"Layered approach to designing system test interfaces","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"InfiniBand; Computer science; Reuse; Overhead (engineering); Interface (matter); Computer architecture; System testing; Systems design; Extensibility; Embedded system; Network interface; Distributed computing; Operating system; Software engineering; Engineering; Software","score_opus":0.03148815792544911,"score_gpt":0.22077366678290264,"score_spread":0.18928550885745354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145400799","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026001078,0.000026452519,0.76700544,0.000026471229,0.00007944465,0.000079441445,1.4294973e-7,0.0003431889,0.2298393],"genre_scores_gemma":[0.89088666,1.2275879e-7,0.1084326,0.0001477215,0.000018014453,0.000009675588,1.3675344e-7,0.0000055942232,0.0004994516],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99908584,0.000050998493,0.00015563898,0.00031389904,0.00013762202,0.00025596833],"domain_scores_gemma":[0.99938273,0.00013639248,0.000033399574,0.000293675,0.00004477642,0.000109050896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035354326,0.000098617886,0.00011569066,0.00007236989,0.00011738928,0.00021032694,0.0005132395,0.000027418928,0.0000029930143],"category_scores_gemma":[0.00019272642,0.00008187382,0.00002451438,0.00040722144,0.0000075289586,0.00020448751,0.00007014757,0.00006395613,0.00014550549],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.063e-7,0.00031695206,0.016573247,0.00021158991,0.000038219376,0.00004203008,0.0038367766,0.0050300853,0.067003824,0.80695695,0.0038834803,0.09610663],"study_design_scores_gemma":[0.001279649,0.0005922426,0.0028381632,0.00064275565,0.000025073163,0.001017793,0.0070946156,0.6801052,0.29791287,0.0013959113,0.0047559175,0.0023398194],"about_ca_topic_score_codex":0.00001765054,"about_ca_topic_score_gemma":0.0000010832746,"teacher_disagreement_score":0.8882866,"about_ca_system_score_codex":0.000035881476,"about_ca_system_score_gemma":0.000031874028,"threshold_uncertainty_score":0.33387175},"labels":[],"label_agreement":null},{"id":"W2145515320","doi":"10.1109/test.1988.207790","title":"Testing and diagnosis of interconnects using boundary scan architecture","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":142,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Test vector; Boundary scan; Built-in self-test; Computer science; Automatic test pattern generation; Interconnection; Architecture; Test (biology); Scan chain; Embedded system; Engineering; Artificial intelligence; Test set; Integrated circuit; Electrical engineering; Telecommunications; Electronic circuit","score_opus":0.0359491927124583,"score_gpt":0.2463296707293581,"score_spread":0.2103804780168998,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145515320","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.72087985,0.00023838466,0.2703786,0.00005323982,0.00006855695,0.000048433783,3.7344935e-7,0.00007352284,0.008259004],"genre_scores_gemma":[0.92528653,0.000001343217,0.07454542,0.00013649679,0.000014425188,0.0000015020119,6.33949e-8,0.000004587726,0.000009628626],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99932617,0.000046621357,0.00014604074,0.00021278416,0.000093298935,0.00017509812],"domain_scores_gemma":[0.9992227,0.000430152,0.00006097228,0.00017668377,0.000048305097,0.00006120516],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019989874,0.00008367706,0.00011874492,0.00008356189,0.000109313085,0.00008724344,0.00018759615,0.000024940397,0.000007230595],"category_scores_gemma":[0.000741888,0.00007252833,0.000022788012,0.00033294514,0.000052828957,0.0001626327,0.000083022904,0.00007908926,7.210052e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.2314905e-8,0.00004254874,0.33605272,0.000069594884,0.000015254419,0.000021727641,0.0008301673,0.0003110374,0.015345344,0.014831608,0.000028908524,0.632451],"study_design_scores_gemma":[0.0027522305,0.0012342095,0.1605276,0.0030607546,0.00012072476,0.0034292594,0.0010877748,0.3435583,0.26391193,0.21434058,0.0028571426,0.00311946],"about_ca_topic_score_codex":0.00012881747,"about_ca_topic_score_gemma":0.00001694773,"teacher_disagreement_score":0.6293315,"about_ca_system_score_codex":0.000012008234,"about_ca_system_score_gemma":0.00006227817,"threshold_uncertainty_score":0.29576194},"labels":[],"label_agreement":null},{"id":"W2145521711","doi":"10.1109/tvlsi.2005.848811","title":"Wrapper design for multifrequency IP cores","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Southampton","keywords":"Overhead (engineering); Design for testing; Computer science; Testability; Bandwidth (computing); Embedded system; Scan chain; Multi-core processor; Electronic engineering; Computer hardware; Engineering; Integrated circuit; Parallel computing; Reliability engineering","score_opus":0.03763017163313324,"score_gpt":0.2634575557925895,"score_spread":0.22582738415945627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145521711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028655247,0.00017581154,0.9925636,0.00033120243,0.0020623985,0.0008941815,0.00007159327,0.0005283353,0.0005073406],"genre_scores_gemma":[0.98433304,0.000018861856,0.013018556,0.0002445345,0.00030668444,0.00041071884,0.000009820092,0.000032995253,0.0016248183],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975886,0.00020792267,0.00063713646,0.000630021,0.00041058013,0.0005257433],"domain_scores_gemma":[0.99834025,0.00039943407,0.00017680819,0.0005955543,0.00032247975,0.00016545101],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007445052,0.00031596882,0.00033147796,0.00031258533,0.00062395545,0.00037951383,0.0005982236,0.00019395754,0.000030692856],"category_scores_gemma":[0.00002979821,0.00028201976,0.00025132156,0.00047643046,0.000044204564,0.0011562024,0.0000020446732,0.0003042894,0.00022784856],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003410775,0.0017675087,0.00012431368,0.00021595311,0.00023352019,0.0000186245,0.006736659,0.3044004,0.051347837,0.009549916,0.008601049,0.6169701],"study_design_scores_gemma":[0.0009016552,0.00024544855,0.000042731335,0.00024983851,0.000032566848,0.000053256335,0.0003964405,0.9556474,0.03790389,0.00015049444,0.0039307987,0.0004454417],"about_ca_topic_score_codex":0.00009540176,"about_ca_topic_score_gemma":0.00021847313,"teacher_disagreement_score":0.9814675,"about_ca_system_score_codex":0.00021000448,"about_ca_system_score_gemma":0.00012568591,"threshold_uncertainty_score":0.9999632},"labels":[],"label_agreement":null},{"id":"W2145643756","doi":"10.1145/503048.503069","title":"FPGA test time reduction through a novel interconnect testing scheme","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Field-programmable gate array; Interconnection; Reduction (mathematics); Computer science; Embedded system; Shift register; Scheme (mathematics); Cost reduction; Built-in self-test; Test (biology); Computer hardware; Telecommunications; Chip","score_opus":0.07455184307737298,"score_gpt":0.2387510496534092,"score_spread":0.16419920657603623,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145643756","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022877991,0.00011170515,0.7790799,0.0022558407,0.00034657415,0.000169678,0.0000018397828,0.0017206841,0.19343579],"genre_scores_gemma":[0.8795113,0.0000021036433,0.11657845,0.0004929346,0.0002240607,0.000006018352,7.5326494e-7,0.000012200202,0.0031721634],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987893,0.000015227325,0.00024221043,0.00043927087,0.0001854366,0.00032856417],"domain_scores_gemma":[0.99903554,0.0003178695,0.00008614608,0.00039112216,0.000104765175,0.00006457362],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00018535135,0.0001456109,0.00014036168,0.00006251801,0.00019049531,0.00019890768,0.0005467705,0.000050445557,0.00016047762],"category_scores_gemma":[0.00090872607,0.00013305833,0.000052219373,0.0006661553,0.000037084108,0.00096705474,0.00016564548,0.00015793965,0.00086696626],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.0392526e-7,0.00032344085,0.0007789788,0.000020793786,0.000018494804,0.000021516886,0.001215825,0.00006852846,0.5340651,0.008976644,0.0039314264,0.45057914],"study_design_scores_gemma":[0.0004491874,0.00019733603,0.00046676333,0.00013940719,0.0000074126906,0.0007928483,0.000064263775,0.9701643,0.024185255,0.0012346628,0.0017949879,0.0005035488],"about_ca_topic_score_codex":0.000062489344,"about_ca_topic_score_gemma":0.0000010626328,"teacher_disagreement_score":0.9700958,"about_ca_system_score_codex":0.00004073532,"about_ca_system_score_gemma":0.000015970707,"threshold_uncertainty_score":0.99991095},"labels":[],"label_agreement":null},{"id":"W2146047176","doi":"10.1109/tvlsi.2004.840780","title":"Design of wireless on-wafer submicron characterization system","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Very-large-scale integration; Electronic engineering; Wafer; Wireless; Wafer-scale integration; Computer science; Wafer testing; Engineering; Electrical engineering; Telecommunications","score_opus":0.018967678278819265,"score_gpt":0.22039141040825053,"score_spread":0.20142373212943127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146047176","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038505763,0.00002694994,0.958187,0.000112247995,0.0017433467,0.0005894067,0.000067490444,0.00042074482,0.0003470565],"genre_scores_gemma":[0.99824685,0.000014147553,0.00067835144,0.00009249056,0.00019635483,0.00011262799,0.00002190686,0.00003266309,0.000604633],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972646,0.00038755682,0.000822822,0.0005693969,0.00055455684,0.00040103498],"domain_scores_gemma":[0.99836093,0.00019208918,0.00035567718,0.0006523625,0.00031327037,0.00012565308],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007131887,0.00032135742,0.00043030808,0.00041764227,0.00035232297,0.0002287322,0.00053291913,0.00020640042,0.000014702807],"category_scores_gemma":[0.000007153116,0.000293803,0.00016205433,0.00064936146,0.00003777928,0.0009399045,0.0000028070906,0.00032106822,0.00019689754],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004503851,0.0014552613,0.000107045744,0.00045350762,0.00016587312,0.00001942327,0.0047016526,0.21328522,0.57898647,0.007728061,0.00026270634,0.19278976],"study_design_scores_gemma":[0.0005442345,0.00021589335,0.00010351108,0.00078472565,0.00002671398,0.000052738975,0.00038340717,0.8418927,0.15540446,0.0000037905872,0.00025752746,0.00033028802],"about_ca_topic_score_codex":0.000049203725,"about_ca_topic_score_gemma":0.000030339383,"teacher_disagreement_score":0.95974106,"about_ca_system_score_codex":0.00033170878,"about_ca_system_score_gemma":0.00010618566,"threshold_uncertainty_score":0.9999514},"labels":[],"label_agreement":null},{"id":"W2146427428","doi":"10.1109/vtest.1995.512671","title":"Retiming, resynthesis, and partitioning for the pseudo-exhaustive testing of sequential circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Retiming; Computer science; Sequential logic; Algorithm; Benchmark (surveying); Netlist; Electronic circuit; Segmentation; Logic gate; Parallel computing; Artificial intelligence; Computer hardware; Engineering","score_opus":0.10074107882983344,"score_gpt":0.2590555429247089,"score_spread":0.15831446409487546,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146427428","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03286485,0.00050043303,0.95632315,0.0007948749,0.00012722115,0.00025372254,0.0000028219963,0.00016803727,0.008964899],"genre_scores_gemma":[0.99051005,0.000010192884,0.009064932,0.00012955075,0.00008087767,0.000017003698,2.610111e-7,0.0000061562114,0.00018098831],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991817,0.000022102698,0.00020424306,0.00023970308,0.00013390333,0.00021834618],"domain_scores_gemma":[0.9984055,0.0011016325,0.00011284282,0.00022023862,0.00011652875,0.00004323109],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037034557,0.000085869135,0.00011309953,0.00004151757,0.00032941383,0.000102228325,0.00030472767,0.00003159963,0.000020562202],"category_scores_gemma":[0.0006917484,0.000063088344,0.000037968493,0.00022772861,0.00007789022,0.00022559431,0.00008490657,0.00006834187,0.0000031145014],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.0108844e-7,0.000051429357,0.017757213,0.00007782193,0.000050127448,0.000007697435,0.0019299539,0.00042455224,0.012980534,0.030835269,0.0009003916,0.9349848],"study_design_scores_gemma":[0.00035967043,0.00014506117,0.010157056,0.00020385912,0.00004942796,0.00008567339,0.00023067073,0.9672967,0.017159246,0.0035374851,0.00049432844,0.0002808137],"about_ca_topic_score_codex":0.000033376244,"about_ca_topic_score_gemma":0.0000055453784,"teacher_disagreement_score":0.96687216,"about_ca_system_score_codex":0.000010413906,"about_ca_system_score_gemma":0.000014097023,"threshold_uncertainty_score":0.2572668},"labels":[],"label_agreement":null},{"id":"W2146816098","doi":"10.1109/test.1990.114032","title":"Testability preserving transformations in multi-level logic synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Cube (algebra); Testability; Simple (philosophy); Factorization; Set (abstract data type); Computer science; Algebraic expression; Simplicity; Representation (politics); Decomposition; Mathematics; Algorithm; Theoretical computer science; Duality (order theory); Algebraic number; Discrete mathematics; Algebra over a field; Combinatorics; Pure mathematics; Programming language","score_opus":0.19497500288606745,"score_gpt":0.2761554089616707,"score_spread":0.08118040607560323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146816098","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014276329,0.000067366345,0.9556408,0.0012787804,0.000035433626,0.00011647952,0.000002267884,0.00023262654,0.02834994],"genre_scores_gemma":[0.96898687,0.000006912199,0.030655043,0.00014667693,0.0000065075033,0.000018915047,2.0499681e-7,0.0000028436723,0.00017601345],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99914765,0.000055185927,0.00022493489,0.00021551005,0.000120023295,0.00023666285],"domain_scores_gemma":[0.99920416,0.00036072385,0.000026418678,0.00032101088,0.000033930315,0.000053727777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029056353,0.00008090167,0.00010248973,0.000088236266,0.00009688801,0.000080271566,0.0005637719,0.000035564022,0.00019826116],"category_scores_gemma":[0.00043293982,0.00006966897,0.000039672228,0.00043419033,0.000018531744,0.0007002053,0.000059339196,0.000095544456,0.00007722195],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.2078166e-8,0.0006459194,0.06943712,0.00008121244,0.000007856794,0.000019926212,0.0039177528,0.0011847345,0.0011691375,0.017036157,0.00030655187,0.90619355],"study_design_scores_gemma":[0.000128818,0.000008804891,0.08520369,0.000027463042,0.0000016655359,0.000007870888,0.000058508238,0.9124468,0.0005417195,0.0013798905,0.000053382297,0.00014140081],"about_ca_topic_score_codex":0.00010948726,"about_ca_topic_score_gemma":0.00024742703,"teacher_disagreement_score":0.95471054,"about_ca_system_score_codex":0.000031984444,"about_ca_system_score_gemma":0.000010345987,"threshold_uncertainty_score":0.2841018},"labels":[],"label_agreement":null},{"id":"W2147083788","doi":"10.1109/tcad.2008.2009166","title":"Deviation-Based LFSR Reseeding for Test-Data Compression","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Metric (unit); Benchmark (surveying); Algorithm; Computer science; Cube (algebra); Mathematics; Data mining; Engineering; Combinatorics","score_opus":0.09581163215904408,"score_gpt":0.2845699873334522,"score_spread":0.1887583551744081,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147083788","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010534928,0.0002032511,0.9965473,0.0001552291,0.00080603006,0.000786028,0.00009185272,0.00029685887,0.00005998794],"genre_scores_gemma":[0.98601735,0.00001585712,0.013579662,0.00017686561,0.00010413311,0.000031821048,0.000020199746,0.000018741319,0.000035398327],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99748766,0.0002064101,0.000767995,0.0007624119,0.00038764288,0.000387854],"domain_scores_gemma":[0.99624807,0.0018986738,0.00033089786,0.00086562283,0.00048847415,0.0001682601],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009697129,0.0003196462,0.0005166624,0.00041837385,0.00041200625,0.0003575267,0.0011083732,0.00016636749,0.0000020932937],"category_scores_gemma":[0.00006856347,0.00027406524,0.00009743622,0.0006670497,0.000048995178,0.0005485372,0.0000043640835,0.00026882312,0.0000033742813],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009080638,0.00054344523,0.000071767055,0.0001798045,0.000077538985,0.00001406724,0.0002934673,0.2930246,0.042741284,0.0012649741,0.0010269684,0.660753],"study_design_scores_gemma":[0.0008614485,0.0009874512,0.00009503654,0.00087132875,0.00003123111,0.000034976307,0.00003720108,0.98970085,0.0067726956,0.00020525443,0.00010707404,0.00029545254],"about_ca_topic_score_codex":0.000092743045,"about_ca_topic_score_gemma":0.0000024566943,"teacher_disagreement_score":0.98496383,"about_ca_system_score_codex":0.00007319546,"about_ca_system_score_gemma":0.00022542743,"threshold_uncertainty_score":0.99997115},"labels":[],"label_agreement":null},{"id":"W2147419146","doi":"10.1109/cicc.2001.929724","title":"Programmable logic IP cores in SoC design: opportunities and challenges","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":62,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Programmable logic device; Simple programmable logic device; Programmable Array Logic; Logic synthesis; Computer science; Programmable logic array; Complex programmable logic device; Computer architecture; Logic family; Logic gate; Erasable programmable logic device; Mainstream; System on a chip; Macrocell array; Embedded system","score_opus":0.3906517160995529,"score_gpt":0.26608235752664894,"score_spread":0.12456935857290397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147419146","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014399457,0.057520036,0.6970924,0.03595158,0.00028631603,0.00079580303,8.145384e-7,0.001659228,0.19229437],"genre_scores_gemma":[0.9840453,0.0041960883,0.010372576,0.00033991723,0.00002599486,0.000016399603,1.9741567e-7,0.000004922401,0.000998602],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99928653,0.000047444537,0.00011512421,0.00021412654,0.000097150274,0.0002396176],"domain_scores_gemma":[0.9996295,0.00010765483,0.000028605726,0.00015200162,0.000021634387,0.000060584865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024177926,0.00008331635,0.00010373249,0.00007519234,0.00006578415,0.00011650782,0.00023966614,0.00003358762,0.00002893366],"category_scores_gemma":[0.000029848414,0.00006875558,0.00001391224,0.00010161775,0.000045172972,0.0002998754,0.000081355516,0.000059373713,0.000012897971],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.6411497e-8,0.00003889409,0.00044938817,0.000019944075,0.00000251496,0.000069323316,0.0006935143,0.000016295593,0.000017957964,0.09257874,0.0001864456,0.90592694],"study_design_scores_gemma":[0.0013820023,0.0009902562,0.011876149,0.00025505005,0.00001226478,0.00038542756,0.0033196718,0.8635765,0.000619324,0.09930795,0.016967475,0.0013079398],"about_ca_topic_score_codex":0.000025360188,"about_ca_topic_score_gemma":0.000024658933,"teacher_disagreement_score":0.96964586,"about_ca_system_score_codex":0.000008394329,"about_ca_system_score_gemma":0.000010660664,"threshold_uncertainty_score":0.28037712},"labels":[],"label_agreement":null},{"id":"W2147833146","doi":"10.1109/test.1988.207865","title":"An algorithmic branch and bound method for PLA test pattern generation","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Backtracking; Heuristics; Computer science; Branch and bound; Algorithm; Monotonic function; Heuristic; Set (abstract data type); Benchmark (surveying); Test set; Mathematics; Artificial intelligence; Programming language","score_opus":0.0335414820340071,"score_gpt":0.2963730149451067,"score_spread":0.2628315329110996,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147833146","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015258967,0.000045360353,0.98368996,0.000114642295,0.00010074217,0.000109757035,0.0000018559575,0.00008168268,0.0005970486],"genre_scores_gemma":[0.81131965,0.0000018867388,0.1877806,0.0006249905,0.000119232325,0.000013521537,0.0000029497896,0.0000059843824,0.00013118128],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993225,0.00004426663,0.00012230783,0.00027664244,0.00007335044,0.00016097151],"domain_scores_gemma":[0.9995051,0.00016866934,0.000033096865,0.00018488408,0.000044512995,0.000063751264],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040771754,0.000074599404,0.00007843556,0.000036289002,0.00016668974,0.00025725854,0.0001458202,0.000031759046,0.000006125114],"category_scores_gemma":[0.0000870362,0.000066580666,0.000017623683,0.00009092485,0.000009113101,0.00034755777,0.000012635957,0.000037266724,0.0000029409337],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.5914874e-9,0.000025658446,0.002692364,0.000005848444,0.0000025665631,0.0000013154033,0.00014644326,0.000043156946,0.030832136,0.003502789,0.00012483199,0.9626229],"study_design_scores_gemma":[0.00026489526,0.00011294424,0.0012905599,0.0000041278486,0.000003850496,0.000043455468,0.000010988132,0.9815712,0.013643116,0.0021523887,0.0007555497,0.00014693389],"about_ca_topic_score_codex":0.000038434337,"about_ca_topic_score_gemma":0.00004250785,"teacher_disagreement_score":0.98152804,"about_ca_system_score_codex":0.000008911008,"about_ca_system_score_gemma":0.000028239398,"threshold_uncertainty_score":0.27150807},"labels":[],"label_agreement":null},{"id":"W2148218783","doi":"10.5555/882452.874385","title":"Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression","year":2002,"lang":"en","type":"article","venue":"ePrints Soton (University of Southampton)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":126,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Compression ratio; Computer science; Huffman coding; Test compression; Data compression; Data compression ratio; Lossless compression; Golomb coding; Overhead (engineering); Test data; System on a chip; Algorithm; Computer hardware; Embedded system; Automatic test pattern generation; Image compression; Electronic circuit; Engineering; Artificial intelligence; Image processing","score_opus":0.03391430186975637,"score_gpt":0.2163484797465334,"score_spread":0.18243417787677702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148218783","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1338966,0.0000900596,0.8614982,0.00030124682,0.00012879565,0.0009744567,0.00023255173,0.0004216751,0.0024564064],"genre_scores_gemma":[0.9923502,0.000008563738,0.0070048487,0.00003505436,0.0000490825,0.0000026153618,0.00007487305,0.000014919803,0.00045980417],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998178,0.0000573267,0.0002532658,0.0008761762,0.0003284662,0.00030675408],"domain_scores_gemma":[0.9969153,0.0010650503,0.00041982526,0.0012930954,0.00012947951,0.00017725142],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003534782,0.00022733302,0.0003411715,0.00015962544,0.00071068003,0.00008944682,0.0015352216,0.00012793689,0.00006730313],"category_scores_gemma":[0.00022566125,0.00024065957,0.00006909161,0.00021804316,0.00011661258,0.0007265467,0.0010910508,0.00019473948,0.00011260952],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003238491,0.0018774003,0.07649131,0.0013565561,0.00010170591,0.00004674655,0.007132576,0.0008659246,0.31168544,0.004416474,0.00820987,0.58778363],"study_design_scores_gemma":[0.0011138758,0.00010346715,0.008282586,0.00049355644,0.00002372972,0.000014470586,0.0004820456,0.98713017,0.0011790585,0.00008754673,0.00079598295,0.00029351364],"about_ca_topic_score_codex":0.00014163554,"about_ca_topic_score_gemma":0.000006938782,"teacher_disagreement_score":0.9862642,"about_ca_system_score_codex":0.000055974655,"about_ca_system_score_gemma":0.000025749485,"threshold_uncertainty_score":0.9813813},"labels":[],"label_agreement":null},{"id":"W2148347268","doi":"10.1109/iwrsp.1994.315913","title":"Using an FPGA based computer as a hardware emulator for built-in self-test structures","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"Natural Sciences and Engineering Research Council of Canada; Australian Government; Council for Science and Technology Policy; CMC Microsystems","keywords":"Emulation; Field-programmable gate array; Control reconfiguration; Hardware emulation; Computer science; Embedded system; Computer hardware; Built-in self-test; Computer architecture","score_opus":0.06791810002245667,"score_gpt":0.28826687365023007,"score_spread":0.2203487736277734,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148347268","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1258513,0.00003416063,0.8726308,0.0001720532,0.00017388759,0.00022906621,0.0000031371,0.00041057874,0.00049504166],"genre_scores_gemma":[0.80149865,2.797045e-7,0.19732945,0.0009622387,0.00015859123,0.0000051793795,0.0000019923305,0.000013291555,0.000030345705],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99866956,0.000036296085,0.00023620785,0.0004768715,0.00018690832,0.00039414567],"domain_scores_gemma":[0.99904877,0.00022154096,0.000066400964,0.00044834224,0.000081124424,0.00013384165],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013893601,0.00017289796,0.00018941208,0.00014234325,0.00016389327,0.00026735212,0.0006569409,0.000068855115,0.000060758844],"category_scores_gemma":[0.00006110084,0.00015693612,0.00007408843,0.00030297457,0.00001544813,0.00048473745,0.000082062594,0.00009587825,0.000012964336],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000022850265,0.0021389644,0.10113458,0.00040671774,0.00008200695,0.0004079609,0.0045462707,0.096907966,0.01143057,0.039694004,0.0037448548,0.7395038],"study_design_scores_gemma":[0.00052566075,0.00013552257,0.0022193522,0.000026047739,0.0000049640616,0.000025358902,0.000009076099,0.99342495,0.0013634814,0.0016782074,0.00035187372,0.00023552848],"about_ca_topic_score_codex":0.000095952804,"about_ca_topic_score_gemma":0.000043272597,"teacher_disagreement_score":0.896517,"about_ca_system_score_codex":0.00005159,"about_ca_system_score_gemma":0.000045366807,"threshold_uncertainty_score":0.6399669},"labels":[],"label_agreement":null},{"id":"W2148740222","doi":"10.1109/mwsym.1981.1129821","title":"An Interactive Optimal Postproduction Tuning Technique Utilizing Simulated Sensitivities and Response Measurements","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Exploit; Linear programming; Fine-tuning; Control theory (sociology); Algorithm; Artificial intelligence; Control (management)","score_opus":0.03958337282543786,"score_gpt":0.2890923370958378,"score_spread":0.24950896427039995,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148740222","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5894083,0.000018532968,0.409172,0.00027273942,0.000040883595,0.00010107279,2.8912007e-7,0.0003496628,0.0006365659],"genre_scores_gemma":[0.97031116,9.760333e-7,0.029393788,0.00016637486,0.00006372788,0.0000024890198,0.0000010237122,0.0000082600045,0.000052172225],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988681,0.00022809119,0.00015608463,0.00037175513,0.00016824763,0.00020770622],"domain_scores_gemma":[0.99935704,0.00012598881,0.000060031423,0.00025065918,0.00013468112,0.00007160415],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000983874,0.0001191,0.000107052845,0.0001589884,0.00019887363,0.00018778343,0.0001556758,0.000041112085,0.0000040295513],"category_scores_gemma":[0.00018243429,0.000115688956,0.000019906238,0.00019667581,0.000033174212,0.001536705,0.000081395614,0.000136799,0.000004153529],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016713748,0.000053185093,0.0008320194,0.0000045704946,0.000014962048,0.000015442169,0.0032321687,0.0037011132,0.81542003,0.00016016459,0.000011477543,0.17653817],"study_design_scores_gemma":[0.00028184135,0.0002760392,0.0041197683,0.000102824284,0.000008012649,0.0002954334,0.0011790558,0.57657725,0.41663998,0.000088199195,0.00009963078,0.00033199266],"about_ca_topic_score_codex":0.000043854176,"about_ca_topic_score_gemma":0.0000066475664,"teacher_disagreement_score":0.5728761,"about_ca_system_score_codex":0.000072123505,"about_ca_system_score_gemma":0.00003924005,"threshold_uncertainty_score":0.47176588},"labels":[],"label_agreement":null},{"id":"W2148789044","doi":"10.1109/mwscas.1990.140721","title":"Passing gate stuck-open fault testing in MOS combinational circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Multiplexer; Combinational logic; Computer science; Context (archaeology); Logic gate; Automatic test pattern generation; Fault (geology); AND gate; Electronic circuit; Algorithm; Engineering; Electrical engineering; Multiplexing; Telecommunications","score_opus":0.11200350625585558,"score_gpt":0.27241891891550507,"score_spread":0.16041541265964948,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148789044","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09642016,0.00015971356,0.34889352,0.0031894972,0.00037834267,0.0005309394,0.000001957991,0.00068333204,0.5497425],"genre_scores_gemma":[0.99529594,0.0000011578211,0.0030267045,0.00065325387,0.00003602951,0.000012054427,0.0000010970874,0.000008392928,0.00096538255],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99859464,0.00006440914,0.0002979808,0.00040081114,0.0002813157,0.0003608515],"domain_scores_gemma":[0.9990949,0.0003481216,0.000092053364,0.00027415386,0.00010693337,0.00008382666],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004098332,0.00012652193,0.00015764323,0.00013286782,0.00021515763,0.0005907385,0.0012098241,0.000042250027,0.00008095878],"category_scores_gemma":[0.00038387766,0.00012322403,0.000025349675,0.00090476114,0.000025400841,0.001045569,0.00037679414,0.0001711362,0.00012936222],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.7360646e-9,0.00013266483,0.029415686,0.000007909838,0.0000041402272,0.000058635476,0.0004112315,0.00086845696,0.0008190655,0.016792847,0.00041408208,0.95107526],"study_design_scores_gemma":[0.0006332925,0.00003989768,0.04939055,0.00010534479,0.0000018050666,0.000055440712,0.000039894912,0.9434543,0.00014797374,0.005595582,0.00025209197,0.00028379707],"about_ca_topic_score_codex":0.00016195388,"about_ca_topic_score_gemma":0.000032184027,"teacher_disagreement_score":0.9507915,"about_ca_system_score_codex":0.00006485272,"about_ca_system_score_gemma":0.000038837443,"threshold_uncertainty_score":0.5696505},"labels":[],"label_agreement":null},{"id":"W2148866533","doi":"10.1109/mtdt.2003.1222360","title":"Reducing test time of embedded SRAMs","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Fault coverage; Redundancy (engineering); Automatic test pattern generation; Reliability engineering; Static random-access memory; Computer science; Fault (geology); Fault model; Stuck-at fault; Embedded system; Fault detection and isolation; Engineering; Computer hardware; Electronic circuit; Artificial intelligence","score_opus":0.013562801213279319,"score_gpt":0.22492347624108053,"score_spread":0.2113606750278012,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148866533","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23482566,0.00003827634,0.68719184,0.0009267637,0.00013484836,0.000097359254,9.913645e-7,0.0005140134,0.07627027],"genre_scores_gemma":[0.9833208,5.284519e-7,0.015899083,0.00018880039,0.00003165737,7.4584517e-7,3.790733e-7,0.0000033843248,0.00055466196],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99939674,0.00000660192,0.000149448,0.00017152449,0.00012613801,0.0001495347],"domain_scores_gemma":[0.9995036,0.00008071725,0.000050439357,0.00027735668,0.000042452604,0.000045440367],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001352107,0.000057531186,0.00009365032,0.000042211388,0.000044419536,0.00003490995,0.00038545253,0.00002240724,0.000021948737],"category_scores_gemma":[0.00013850891,0.00004971268,0.000035304973,0.00025301854,0.000020713398,0.0001978905,0.00007505382,0.00004830772,0.00014369721],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.655758e-7,0.0003142443,0.0017355292,0.000040207433,0.000019680074,0.00005133743,0.0033059313,0.004583063,0.5859831,0.07223483,0.0006202179,0.3311117],"study_design_scores_gemma":[0.001556244,0.0004946988,0.009065488,0.0003913297,0.000016290209,0.00021460408,0.00015880253,0.1374226,0.81983125,0.02981732,0.00021438794,0.00081698276],"about_ca_topic_score_codex":0.00006891559,"about_ca_topic_score_gemma":0.0000010996838,"teacher_disagreement_score":0.7484951,"about_ca_system_score_codex":0.000015496526,"about_ca_system_score_gemma":0.000056870977,"threshold_uncertainty_score":0.20272242},"labels":[],"label_agreement":null},{"id":"W2149287920","doi":"10.1109/mdt.2006.23","title":"Source-synchronous testing of multilane PCI Express and HyperTransport buses","year":2006,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"IBM (Canada)","funders":"Georgia Institute of Technology","keywords":"Jitter; PCI Express; Modular design; Computer science; Embedded system; PCI configuration space; Conventional PCI; Differential (mechanical device); Computer hardware; Gigabit; Electronic engineering; Engineering; Operating system; Field-programmable gate array","score_opus":0.028955385651755886,"score_gpt":0.20999959175611352,"score_spread":0.18104420610435762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149287920","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24663928,0.0002697342,0.7525146,0.000020975738,0.00012918837,0.00012899893,0.0000028489924,0.00016385653,0.00013053851],"genre_scores_gemma":[0.84483516,0.000005213311,0.15499394,0.00004421336,0.00009087647,0.000003955106,0.0000012468712,0.000015644448,0.000009735671],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983966,0.00005586834,0.00051360566,0.00040551534,0.00028941195,0.00033903352],"domain_scores_gemma":[0.9973598,0.0017052992,0.00029965438,0.0003832633,0.00016846707,0.000083498904],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029468723,0.00022141334,0.00039249385,0.00015439554,0.00009558029,0.000054617663,0.0006372425,0.000065584674,9.76367e-7],"category_scores_gemma":[0.000086238244,0.00021985972,0.00006497967,0.00037094977,0.00015943097,0.00026503572,0.00005484975,0.00010910852,0.0000018429986],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000030015055,0.0005146042,0.1111692,0.00031064934,0.000042700693,0.00009900814,0.0008998565,0.096329294,0.38540855,0.00027487703,0.00061069045,0.40433756],"study_design_scores_gemma":[0.0014707072,0.0007845614,0.0456026,0.00083362847,0.000054857548,0.00033564653,0.000028892327,0.8132644,0.13585,0.0007550795,0.0002399916,0.0007795779],"about_ca_topic_score_codex":0.00037167408,"about_ca_topic_score_gemma":0.0000029595435,"teacher_disagreement_score":0.71693516,"about_ca_system_score_codex":0.00001638277,"about_ca_system_score_gemma":0.00008279063,"threshold_uncertainty_score":0.8965619},"labels":[],"label_agreement":null},{"id":"W2149339590","doi":"10.1109/cicc.1993.590578","title":"Advantages of heterogeneous logic block architecture for FPGAs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Benchmark (surveying); Programmable logic array; Logic block; Logic synthesis; Programmable logic device; Parallel computing; Logic gate; Homogeneous; Programmable Array Logic; Block (permutation group theory); Table (database); Logic optimization; Logic family; Reduction (mathematics); Computer architecture; Computer hardware; Algorithm; Mathematics","score_opus":0.0313940714795737,"score_gpt":0.24570797958171878,"score_spread":0.21431390810214507,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149339590","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01981552,0.0004257295,0.9706077,0.00065108674,0.000089657406,0.00014157964,0.0000027463825,0.00017557261,0.008090418],"genre_scores_gemma":[0.9759692,0.000007078576,0.023097813,0.00038925526,0.000040114417,0.0000055645523,3.916617e-7,0.0000047628096,0.00048581508],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993538,0.000013654521,0.00013943242,0.00020426164,0.00009608263,0.00019271587],"domain_scores_gemma":[0.9994849,0.00012695785,0.000051762592,0.0002496956,0.000041640586,0.000045061166],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000061448896,0.00008076003,0.00011674897,0.000051007817,0.000053700292,0.00002473669,0.00041390286,0.00002917702,0.000025978428],"category_scores_gemma":[0.000048944952,0.00006269555,0.00007663371,0.000120446646,0.000020905545,0.000055649394,0.00006120323,0.00004389884,0.000011156255],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.3788993e-7,0.0001672819,0.0011619816,0.00010681431,0.000033725348,0.000035107947,0.00069404964,0.010850818,0.014788889,0.030764965,0.0013471962,0.9400488],"study_design_scores_gemma":[0.001776524,0.0012232076,0.0007696242,0.00015318723,0.000041495892,0.0011302391,0.00006046319,0.7674087,0.12319988,0.085226245,0.017790902,0.0012195061],"about_ca_topic_score_codex":0.000004350354,"about_ca_topic_score_gemma":0.000004380434,"teacher_disagreement_score":0.9561537,"about_ca_system_score_codex":0.000005026772,"about_ca_system_score_gemma":0.0000044560825,"threshold_uncertainty_score":0.25566503},"labels":[],"label_agreement":null},{"id":"W2149471166","doi":"10.1109/hldvt.2009.5340167","title":"A versatile scheme for the validation, testing and debugging of High Speed Serial Interfaces","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Debugging; Computer science; Jitter; Scheme (mathematics); Embedded system; Field-programmable gate array; Interface (matter); Computer hardware; Operating system","score_opus":0.03737077575908539,"score_gpt":0.25502923092395174,"score_spread":0.21765845516486637,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149471166","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47132516,0.000047476875,0.52642566,0.0010427955,0.00011125291,0.00014843616,8.6006054e-7,0.00012403946,0.0007743267],"genre_scores_gemma":[0.9553694,6.547384e-7,0.044418063,0.00011405317,0.000060237366,0.0000010752245,3.7410314e-7,0.0000019777167,0.000034123346],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99952173,0.000010700625,0.00013610498,0.00013917295,0.00007627698,0.00011599634],"domain_scores_gemma":[0.9991471,0.0005440763,0.000070788505,0.0001339955,0.000083594685,0.000020415855],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023155761,0.00005620111,0.00007890336,0.000027295458,0.00012246401,0.00009959818,0.0002500549,0.00001551198,0.0000037003438],"category_scores_gemma":[0.0004332013,0.000038628492,0.000014719704,0.00015967156,0.000019427565,0.00022898207,0.00004825317,0.000031550164,8.1766063e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019244064,0.00004019666,0.005870409,0.000033403838,0.000029818344,0.0000011930588,0.0013393511,0.0010281949,0.12570396,0.031769507,0.0005240709,0.833658],"study_design_scores_gemma":[0.00087534316,0.0003116798,0.018543374,0.00010488089,0.00002222858,0.000021046315,0.00017913448,0.8329072,0.12516701,0.021553125,0.00008069383,0.00023426887],"about_ca_topic_score_codex":0.00007614381,"about_ca_topic_score_gemma":0.0000029333062,"teacher_disagreement_score":0.8334237,"about_ca_system_score_codex":0.0000056510767,"about_ca_system_score_gemma":0.000024412966,"threshold_uncertainty_score":0.15752243},"labels":[],"label_agreement":null},{"id":"W2149715677","doi":"10.1109/test.1989.82379","title":"Design-for-testability using test design yield and decision theory","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Design for testing; Testability; Computer science; Very-large-scale integration; Test (biology); Reliability engineering; Extension (predicate logic); Set (abstract data type); Test set; Test design; Mathematical optimization; Mathematics; Machine learning; Test method; Statistics; Engineering; Embedded system; Programming language","score_opus":0.10520499148188654,"score_gpt":0.27994195334051053,"score_spread":0.17473696185862397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149715677","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01605326,0.00014066385,0.9826649,0.000016684658,0.00007254577,0.00023689697,3.017124e-7,0.00012038651,0.0006943747],"genre_scores_gemma":[0.5677487,0.0000021497553,0.43210188,0.00011009142,0.00001005415,0.000003681994,4.870789e-8,0.000004758173,0.000018638442],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99894667,0.000098000004,0.00018903581,0.00037912987,0.00012344561,0.00026370064],"domain_scores_gemma":[0.99112016,0.008317166,0.000049250855,0.0003374238,0.000082468396,0.00009352653],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0022448548,0.00011937636,0.0001296413,0.000054431563,0.00024678215,0.00016322658,0.0002639747,0.000053324977,0.000017033202],"category_scores_gemma":[0.0034239797,0.00009763673,0.000031579006,0.00023003959,0.000044882017,0.00032530457,0.0000535158,0.00006757769,0.0000042308116],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000028698014,0.000184364,0.014212576,0.000031720112,0.000013353093,0.0000151772965,0.00048682338,0.0047783274,0.052347887,0.10789418,0.00019649044,0.8198362],"study_design_scores_gemma":[0.0003767372,0.00024214828,0.0011719721,0.00007391302,0.000014610002,0.000104805906,0.0000657765,0.47566184,0.027821844,0.49402234,0.00005451466,0.00038950256],"about_ca_topic_score_codex":0.0000066537496,"about_ca_topic_score_gemma":0.0000011017369,"teacher_disagreement_score":0.81944674,"about_ca_system_score_codex":0.000025682528,"about_ca_system_score_gemma":0.00009694972,"threshold_uncertainty_score":0.4099071},"labels":[],"label_agreement":null},{"id":"W2149744863","doi":"10.1109/glocom.1996.594448","title":"Specification transformations and design for testability","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Testability; Computer science; Design for testing; Reliability engineering; Programming language; Computer architecture; Engineering","score_opus":0.1085303925611524,"score_gpt":0.24450186879801966,"score_spread":0.13597147623686726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149744863","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001020464,0.000044329023,0.99177593,0.0010371477,0.000018150307,0.00015658389,5.950956e-7,0.00010245605,0.0058443192],"genre_scores_gemma":[0.9195766,0.000008197395,0.080209754,0.00007227783,0.0000132997875,0.000015261465,3.9118112e-7,0.0000013375983,0.00010291669],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99967504,0.00001186066,0.00008651244,0.00010729784,0.000040075953,0.00007922553],"domain_scores_gemma":[0.999633,0.00017440678,0.00001395486,0.000117777534,0.000031716358,0.000029127046],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015761858,0.000032547425,0.000035321173,0.000021491314,0.000104340616,0.00006219443,0.00010636176,0.000012534098,0.000015727615],"category_scores_gemma":[0.000046676454,0.00002818857,0.000012868332,0.000096216245,0.000011967826,0.00032856656,0.0000053338917,0.000018090424,0.0000093154185],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.2460216e-8,0.000047240257,0.0005167048,0.000014807667,0.0000021181804,1.4299017e-7,0.0011419933,0.00006766039,0.0013732275,0.09297476,0.0011062699,0.902755],"study_design_scores_gemma":[0.00015348062,0.000042645475,0.0032532015,0.000003318606,0.0000022082513,0.0000070652673,0.000026217118,0.9791485,0.0014634033,0.014251019,0.001564227,0.00008472775],"about_ca_topic_score_codex":0.0000016620412,"about_ca_topic_score_gemma":0.0000010686042,"teacher_disagreement_score":0.9790808,"about_ca_system_score_codex":0.0000068008812,"about_ca_system_score_gemma":0.0000036503475,"threshold_uncertainty_score":0.11494965},"labels":[],"label_agreement":null},{"id":"W2149787624","doi":"10.1109/test.2002.1041876","title":"Dedicated autonomous scan-based testing (DAST) for embedded cores","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Embedded system; Hierarchy; Scheme (mathematics); Test data; Core (optical fiber); System on a chip; Integration testing; Computer architecture; Computer hardware; Software; Operating system; Software engineering","score_opus":0.04989098382891512,"score_gpt":0.2615058126581024,"score_spread":0.2116148288291873,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149787624","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008166462,0.00003251829,0.957564,0.00023309546,0.00012784086,0.00017794168,0.0000011094739,0.0006475082,0.033049535],"genre_scores_gemma":[0.8638145,1.1912577e-7,0.13433117,0.0013720987,0.000023181667,0.000025415791,0.0000025420372,0.000011425386,0.00041956786],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998838,0.000052595355,0.0002243571,0.0003612574,0.00014710218,0.0003766966],"domain_scores_gemma":[0.9985938,0.0007392923,0.000090810485,0.00031289973,0.00014476305,0.00011840839],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004792241,0.00013305078,0.00014173596,0.00009123519,0.00019677279,0.00016272737,0.0004472651,0.00004478561,0.000016146992],"category_scores_gemma":[0.0012766756,0.00011908523,0.000056756322,0.00048241898,0.000031474414,0.0001853259,0.000028315004,0.000083046856,0.00002932244],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011201365,0.00039090728,0.03868077,0.00012020755,0.000050646355,0.000056929348,0.0005426881,0.011382965,0.03030402,0.46546325,0.005438743,0.44756776],"study_design_scores_gemma":[0.00073762645,0.0001482334,0.0019078465,0.00004381159,0.000008500326,0.00002707197,0.000020603271,0.976159,0.015141273,0.003971051,0.0015121618,0.0003228484],"about_ca_topic_score_codex":0.000027314536,"about_ca_topic_score_gemma":0.000010758573,"teacher_disagreement_score":0.964776,"about_ca_system_score_codex":0.000036522157,"about_ca_system_score_gemma":0.00040842002,"threshold_uncertainty_score":0.48561546},"labels":[],"label_agreement":null},{"id":"W2150695873","doi":"10.1145/378239.378496","title":"Fault characterizations and design-for-testability technique for detecting $I_{DDQ}$ faults in CMOS/BiCMOS circuits","year":2001,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor; Toronto Metropolitan University","funders":"","keywords":"Testability; BiCMOS; Iddq testing; CMOS; Bridging (networking); Design for testing; Electronic engineering; Computer science; Electronic circuit; Logic gate; Fault (geology); Fault detection and isolation; Engineering; Embedded system; Reliability engineering; Transistor; Electrical engineering; Voltage","score_opus":0.05368677284604176,"score_gpt":0.27723610817780053,"score_spread":0.22354933533175878,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150695873","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07056604,0.000021129494,0.9271743,0.00029585895,0.00006181463,0.0013435427,0.00000527112,0.0002681071,0.00026393175],"genre_scores_gemma":[0.95569545,0.0000071621616,0.043517694,0.00018026822,0.000053576747,0.00045954622,0.0000053110703,0.000015621505,0.00006537448],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99840546,0.000068705405,0.00038315332,0.0005725807,0.00011624988,0.00045384618],"domain_scores_gemma":[0.9983992,0.0008851015,0.00010917391,0.00034329182,0.00016222848,0.00010101224],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010052338,0.0001780306,0.00022047047,0.00015343289,0.00029834118,0.00013199965,0.0003940593,0.000107257576,0.0000036986464],"category_scores_gemma":[0.0009815231,0.00017485458,0.000054187843,0.0005839782,0.000036099234,0.00057401875,0.00008750192,0.00012704534,0.0000015922711],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000017625075,0.00017019526,0.052995455,0.0001481178,0.0000124001235,0.000013149743,0.0010109055,0.00033979004,0.33006695,0.0036940123,0.000020565882,0.61152667],"study_design_scores_gemma":[0.0025698023,0.0008260497,0.079237245,0.00038446597,0.000027638343,0.0003825622,0.00029817733,0.77515465,0.11563755,0.022863245,0.0010153481,0.0016032816],"about_ca_topic_score_codex":0.000047752066,"about_ca_topic_score_gemma":0.00006314485,"teacher_disagreement_score":0.8851294,"about_ca_system_score_codex":0.000059446862,"about_ca_system_score_gemma":0.000081640734,"threshold_uncertainty_score":0.71303624},"labels":[],"label_agreement":null},{"id":"W2150848872","doi":"10.1109/test.1996.556944","title":"BIST fault diagnosis in scan-based VLSI environments","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Very-large-scale integration; Benchmark (surveying); Built-in self-test; Fault coverage; Computer science; Fault (geology); Scheme (mathematics); Electronic circuit; Sequence (biology); Automatic test pattern generation; Signature (topology); Stuck-at fault; Fault detection and isolation; Computer engineering; Algorithm; Embedded system; Engineering; Artificial intelligence; Mathematics; Electrical engineering","score_opus":0.02912415065550949,"score_gpt":0.214409014039662,"score_spread":0.1852848633841525,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150848872","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15208803,0.00075331377,0.759525,0.004188806,0.00034882335,0.00032899692,0.0000034101333,0.00048079353,0.082282834],"genre_scores_gemma":[0.99503183,0.000019948202,0.0030714814,0.0010370255,0.000020658139,0.000021152428,6.8931433e-7,0.0000051852235,0.00079200673],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990962,0.000029690844,0.00015432986,0.00028318816,0.00018419164,0.00025236898],"domain_scores_gemma":[0.99949104,0.00010664843,0.000032759912,0.00029382095,0.0000043279474,0.000071379276],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009951121,0.00009233479,0.000093564995,0.000096928365,0.00006113679,0.00007118402,0.0004628297,0.000033824777,0.0002404369],"category_scores_gemma":[0.000036324713,0.00008521182,0.00003573516,0.0002991907,0.000024865885,0.0001973237,0.000057054738,0.00007929528,0.0004885973],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.129846e-8,0.00024043367,0.1948179,0.0000055812843,0.0000030850474,0.000061023893,0.00014707645,0.00095862657,0.00036367573,0.0008315689,0.0019261002,0.8006449],"study_design_scores_gemma":[0.00072632625,0.00007173894,0.06300732,0.000055836386,0.0000031896732,0.0000055136666,0.000015367752,0.91858363,0.0047640055,0.00033321147,0.0120354295,0.00039844846],"about_ca_topic_score_codex":0.00010377579,"about_ca_topic_score_gemma":0.00004836449,"teacher_disagreement_score":0.917625,"about_ca_system_score_codex":0.000049841736,"about_ca_system_score_gemma":0.000006811833,"threshold_uncertainty_score":0.62800926},"labels":[],"label_agreement":null},{"id":"W2151126835","doi":"10.1145/1403375.1403435","title":"Built-in clock skew system for on-line debug and repair","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Skew; Timing failure; Clock skew; Debugging; Digital clock manager; Overhead (engineering); Computer science; Clock domain crossing; Embedded system; Static timing analysis; Electronic engineering; Margin (machine learning); Engineering; Real-time computing; Clock signal; Synchronous circuit; Jitter; Telecommunications","score_opus":0.054988163650314455,"score_gpt":0.265898093926787,"score_spread":0.21090993027647253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151126835","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2150578,0.00027991153,0.77246165,0.0005714996,0.00023046696,0.0002884477,0.0000014075351,0.0009654125,0.010143422],"genre_scores_gemma":[0.9890645,0.0000063108632,0.010033569,0.00026102876,0.00006726638,0.000011567099,4.85506e-7,0.0000050375843,0.00055020594],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999252,0.000016866628,0.00016469149,0.00027782057,0.00009298308,0.0001955965],"domain_scores_gemma":[0.9994588,0.00016261419,0.000030561787,0.00025707172,0.000031759926,0.000059218946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018534873,0.00007837599,0.00012464153,0.000063494124,0.00011040752,0.0000231943,0.00021788088,0.000031687876,8.518477e-7],"category_scores_gemma":[0.00006595924,0.00006428355,0.000040721796,0.00016071182,0.000015425474,0.00010780779,0.000056496167,0.000049638413,0.000010813149],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004496342,0.00035092127,0.09790243,0.0007272203,0.000049478433,0.0006954275,0.0017101981,0.0012993832,0.0011736416,0.6733747,0.011414977,0.21129714],"study_design_scores_gemma":[0.0011780031,0.0004195432,0.012364473,0.0002362875,0.0000049906253,0.00045398527,0.0000617677,0.9785977,0.001630463,0.0014564366,0.0032100654,0.0003862716],"about_ca_topic_score_codex":0.000086395645,"about_ca_topic_score_gemma":0.00003567559,"teacher_disagreement_score":0.9772983,"about_ca_system_score_codex":0.00002424357,"about_ca_system_score_gemma":0.00003203302,"threshold_uncertainty_score":0.2621407},"labels":[],"label_agreement":null},{"id":"W2151815468","doi":"10.1109/test.1993.470638","title":"Analog circuit testing based on sensitivity computation and new circuit modeling","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":80,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Sensitivity (control systems); Computer science; Computation; Fault (geology); Circuit extraction; Analogue electronics; Equivalent circuit; Electronic engineering; Electronic circuit; Algorithm; Reliability engineering; Engineering; Electrical engineering; Voltage","score_opus":0.14089904961254113,"score_gpt":0.2466705602292986,"score_spread":0.10577151061675746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151815468","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018985946,0.00003444667,0.9560678,0.00033414763,0.000077693694,0.000092393,6.7665917e-7,0.00046025196,0.023946637],"genre_scores_gemma":[0.9861227,0.000001033271,0.012490247,0.0011856263,0.00010392894,0.0000012774339,0.0000017105838,0.00001208954,0.000081361606],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99845415,0.00008913321,0.0002461648,0.0005523124,0.00030615582,0.00035205315],"domain_scores_gemma":[0.9987255,0.00060837547,0.00008032382,0.0002798858,0.00010216311,0.00020375218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041105176,0.00018559815,0.00019289216,0.0001761664,0.00027419606,0.0002796118,0.00018071369,0.00006204545,0.000012214952],"category_scores_gemma":[0.00034729028,0.00018579424,0.000044285967,0.0005900603,0.00002230558,0.00038947837,0.00006145425,0.0001829666,0.000041803978],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.903565e-8,0.00005006377,0.003801492,0.000015590218,0.0000058110677,0.00006161574,0.00022378148,0.2927897,0.0012465023,0.0046547316,0.0001313552,0.6970193],"study_design_scores_gemma":[0.00028113366,0.00006388584,0.001349073,0.00006251709,0.000005898966,0.00005130474,0.000010034821,0.9936351,0.000052784657,0.004250596,0.000005283643,0.00023234953],"about_ca_topic_score_codex":0.00024895748,"about_ca_topic_score_gemma":0.000016955204,"teacher_disagreement_score":0.9671368,"about_ca_system_score_codex":0.00004393876,"about_ca_system_score_gemma":0.00004496498,"threshold_uncertainty_score":0.7576469},"labels":[],"label_agreement":null},{"id":"W2152456874","doi":"10.1109/icvd.2004.1260969","title":"Open defects detection within 6T SRAM cells using a No Write Recovery Test Mode","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"CMC Microsystems","keywords":"Static random-access memory; Computer science; Fault detection and isolation; Automatic test pattern generation; Embedded system; Power (physics); Fault (geology); Design for testing; Mode (computer interface); Fault coverage; Reliability engineering; Real-time computing; Computer hardware; Electronic circuit; Engineering; Electrical engineering; Artificial intelligence; Operating system","score_opus":0.031167442562012038,"score_gpt":0.2612909587571824,"score_spread":0.23012351619517035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152456874","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17210887,0.000013441186,0.8172861,0.000034294506,0.0003972788,0.00018662754,0.0000010240688,0.00023083274,0.009741556],"genre_scores_gemma":[0.9444128,0.0000011219215,0.05463871,0.00050005375,0.00009286522,0.0000049701493,5.590778e-7,0.0000123834725,0.0003364862],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988311,0.00003092707,0.00022667956,0.00043884024,0.00017671697,0.00029572705],"domain_scores_gemma":[0.99919796,0.00010782729,0.00010905691,0.00039285226,0.000089814144,0.000102467915],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029197126,0.0001426353,0.00015043926,0.00009053015,0.00026113575,0.0006879551,0.0008851638,0.00006504712,0.000007554525],"category_scores_gemma":[0.00014118048,0.0001330564,0.000056090877,0.00045338098,0.000019005302,0.001314178,0.00039891218,0.00015010302,0.00018499773],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001371324,0.00023322908,0.0011395506,0.00004188677,0.00001984778,0.00008142917,0.0005515522,0.2995228,0.63442767,0.002383655,0.000058687743,0.061538324],"study_design_scores_gemma":[0.0005932734,0.00025923693,0.00027564974,0.00015964745,0.000011325047,0.00011209906,0.000024784835,0.8331728,0.15677759,0.008111609,0.000081841645,0.00042013574],"about_ca_topic_score_codex":0.0020923999,"about_ca_topic_score_gemma":0.00048478032,"teacher_disagreement_score":0.772304,"about_ca_system_score_codex":0.00013133546,"about_ca_system_score_gemma":0.00015614783,"threshold_uncertainty_score":0.6633967},"labels":[],"label_agreement":null},{"id":"W2152711265","doi":"10.1109/mnrc.2008.4683396","title":"Use of structural tests in RTL verification","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Functional verification; Bottleneck; Intelligent verification; Computer science; High-level verification; Formal verification; Verification; Runtime verification; Software verification; Process (computing); Automatic test pattern generation; Design flow; Reliability engineering; Embedded system; Electronic circuit; Algorithm; Software; Programming language; Engineering","score_opus":0.09165336609814137,"score_gpt":0.2581854940753433,"score_spread":0.16653212797720193,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152711265","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9623111,0.000012597947,0.036699016,0.000059999522,0.000037635054,0.00002719857,1.9375868e-7,0.000043946813,0.00080832286],"genre_scores_gemma":[0.99280846,0.0000015551964,0.007052102,0.00004751974,0.000007727903,5.99118e-7,5.050009e-7,0.0000012369962,0.00008029177],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9996262,0.000012077223,0.00010707493,0.00010267501,0.00007532604,0.00007663594],"domain_scores_gemma":[0.9997046,0.000050803304,0.000031654494,0.00016790476,0.00002773968,0.000017272547],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000036839654,0.000032201897,0.000050591134,0.000048486254,0.000024818793,0.0000118261805,0.00017136626,0.000014339359,0.0000048029724],"category_scores_gemma":[0.00006486163,0.000027735327,0.0000121164685,0.00022986949,0.000017382677,0.00034507574,0.000025605126,0.0000317058,0.00000549114],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3170443e-7,0.000025112384,0.81536573,0.000008217901,0.0000023676405,0.000021745234,0.0010082183,0.00054391153,0.02565774,0.030476704,0.00016311865,0.12672701],"study_design_scores_gemma":[0.000058715323,0.000012095714,0.93398356,0.0000062858458,2.6508633e-7,0.0000230099,0.0000037157417,0.062088374,0.0033037567,0.00043377574,0.000037601963,0.000048842747],"about_ca_topic_score_codex":0.00018034677,"about_ca_topic_score_gemma":0.000022617245,"teacher_disagreement_score":0.12667818,"about_ca_system_score_codex":0.000008684742,"about_ca_system_score_gemma":0.000022447293,"threshold_uncertainty_score":0.113101386},"labels":[],"label_agreement":null},{"id":"W2153721856","doi":"10.1109/test.2008.4700687","title":"Platform Independent Test Access Port Architecture","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University; Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Modular design; Embedded system; Port (circuit theory); Architecture; System on a chip; Boundary scan; Computer architecture; Test (biology); Computer hardware; Engineering; Operating system; Integrated circuit; Electronic engineering","score_opus":0.04685055853400837,"score_gpt":0.2601394201837585,"score_spread":0.21328886164975014,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153721856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09596969,0.000035296365,0.784924,0.00051192864,0.00017316139,0.00009416262,9.2713566e-7,0.00052740803,0.11776343],"genre_scores_gemma":[0.99571115,0.0000047132094,0.0020601768,0.00084893074,0.00009235574,0.0000037184332,0.0000013888763,0.0000057554557,0.0012718125],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9989964,0.000005219369,0.0001569607,0.0002859647,0.0002840066,0.00027149668],"domain_scores_gemma":[0.9993389,0.00010346802,0.000049307528,0.000357822,0.000041197443,0.00010929815],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010234268,0.00010766039,0.00010628939,0.00008865035,0.00020147498,0.00011976349,0.0011325064,0.00004467596,0.000052954612],"category_scores_gemma":[0.000073537165,0.00008421529,0.000047999984,0.0003160307,0.00002927274,0.0005422727,0.00031156212,0.00017257576,0.00007802448],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.494756e-7,0.0002434307,0.45011777,0.000021781183,0.000022772669,0.001072559,0.0013407702,0.0007367336,0.0015645331,0.0132126445,0.00506421,0.5266025],"study_design_scores_gemma":[0.0015387415,0.00037906168,0.886123,0.000092638096,0.000013961533,0.0084359925,0.00007535442,0.04342241,0.015560353,0.028791396,0.013751505,0.0018155908],"about_ca_topic_score_codex":0.000075728494,"about_ca_topic_score_gemma":0.00002886239,"teacher_disagreement_score":0.8997415,"about_ca_system_score_codex":0.00001923763,"about_ca_system_score_gemma":0.00009165358,"threshold_uncertainty_score":0.34341997},"labels":[],"label_agreement":null},{"id":"W2153804673","doi":"10.1109/icc.1991.162393","title":"Selecting a switching fabric: a knowledge based system prototype","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Selection (genetic algorithm); Computer science; Throughput; Broadband; Artificial intelligence; Operating system; Telecommunications","score_opus":0.03407089638946009,"score_gpt":0.23376164542884495,"score_spread":0.19969074903938486,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153804673","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0049608983,0.00009992168,0.88175064,0.000103096434,0.000103553044,0.00025642183,8.452539e-8,0.0011064209,0.11161894],"genre_scores_gemma":[0.98947394,1.8717998e-7,0.009939676,0.00012210579,0.00009689822,0.00003656028,1.3996322e-7,0.000010288778,0.00032019036],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988653,0.00006643116,0.00021056656,0.00035356835,0.00015575066,0.00034838013],"domain_scores_gemma":[0.9992949,0.00014159532,0.0000686035,0.00031498322,0.0000862247,0.0000937369],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032797243,0.00012750452,0.00014748763,0.00011520367,0.0002784273,0.00022510914,0.0005257446,0.00004077156,0.000030556817],"category_scores_gemma":[0.00008524498,0.00010899698,0.000058679037,0.0007395502,0.0000057069747,0.00029396728,0.00007909425,0.0001504788,0.0003182959],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.603702e-7,0.00018594641,0.009186738,0.00037380718,0.000022166745,0.00007838001,0.0017278065,0.00017518384,0.005633416,0.03468957,0.00070701266,0.9472197],"study_design_scores_gemma":[0.00017908365,0.000057412,0.00017379702,0.00013162145,0.0000030724789,0.00004783632,0.000045410885,0.99763966,0.00095382286,0.000048982736,0.00054522423,0.0001740905],"about_ca_topic_score_codex":0.00003358293,"about_ca_topic_score_gemma":0.0000066789153,"teacher_disagreement_score":0.9974645,"about_ca_system_score_codex":0.000080342106,"about_ca_system_score_gemma":0.000037206722,"threshold_uncertainty_score":0.44447678},"labels":[],"label_agreement":null},{"id":"W2153908591","doi":"10.1109/mwscas.2005.1594450","title":"Implicit cube-distance error modeling for functional testing and simulation","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Cube (algebra); Redundancy (engineering); Computer science; Algorithm; Mathematics","score_opus":0.08661817315517382,"score_gpt":0.2908127923214705,"score_spread":0.20419461916629666,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153908591","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036641456,0.000057240075,0.9612776,0.00029666044,0.000043837106,0.00008834031,8.6777e-7,0.00018990134,0.0014040731],"genre_scores_gemma":[0.9017711,2.6191705e-7,0.09763177,0.0002995869,0.00017140197,0.000007638459,0.0000011136154,0.000005110196,0.000112019596],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993059,0.0000062322997,0.00015419755,0.00025619022,0.00009827651,0.00017919645],"domain_scores_gemma":[0.99934286,0.00033437548,0.00003826393,0.000119553406,0.000116493415,0.000048435842],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016276824,0.00007497191,0.00007159114,0.000039181785,0.00021793535,0.00010022471,0.00011488613,0.000025443102,0.0000028027944],"category_scores_gemma":[0.00020098733,0.00007044521,0.000021868136,0.000141105,0.000007838778,0.00047354793,0.000041806154,0.00004453077,0.0000042302313],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.90414e-7,0.0000070772694,0.0011028962,0.0000063599873,0.0000019005372,1.6176674e-7,0.000041114898,0.77809274,0.0007553574,0.007420719,0.000018012399,0.21255344],"study_design_scores_gemma":[0.00016164794,0.000016011752,0.00074049237,0.000011918828,0.0000023662178,0.0000061122955,0.000008081451,0.99439776,0.00003770413,0.0043410114,0.00017907785,0.00009780054],"about_ca_topic_score_codex":0.0000120427285,"about_ca_topic_score_gemma":0.000011536885,"teacher_disagreement_score":0.86512965,"about_ca_system_score_codex":0.000022330745,"about_ca_system_score_gemma":0.00002425977,"threshold_uncertainty_score":0.2872672},"labels":[],"label_agreement":null},{"id":"W2154254843","doi":"10.1109/imtc.2005.1604095","title":"Space Compactor Design in VLSI Circuits Based on Graph Theoretic Concepts","year":2006,"lang":"en","type":"article","venue":"2005 IEEE Instrumentationand Measurement Technology Conference Proceedings","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Very-large-scale integration; Computer science; Shift register; Aliasing; Combinational logic; Algorithm; Automatic test pattern generation; Graph; Electronic circuit; Built-in self-test; Computer engineering; Parallel computing; Theoretical computer science; Chip; Embedded system; Engineering; Logic gate","score_opus":0.04168729086511122,"score_gpt":0.2525395509636955,"score_spread":0.2108522600985843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154254843","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2577698,0.00012912122,0.724493,0.005030338,0.00042691838,0.0012268249,0.0000050484387,0.0010416033,0.009877338],"genre_scores_gemma":[0.9949245,0.000011928908,0.0045190467,0.00030312888,0.000040849267,0.00014910736,0.0000034045017,0.000017869263,0.000030162535],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99715424,0.00003993586,0.0005047612,0.0007343444,0.0008630562,0.0007036565],"domain_scores_gemma":[0.9988097,0.000069755646,0.00028556347,0.00025283513,0.00048703532,0.00009508575],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00088903226,0.00035166985,0.00032783518,0.0009456675,0.00022103761,0.00022629439,0.0009149896,0.00021349384,0.000028323237],"category_scores_gemma":[0.00015358966,0.00034520504,0.000060461214,0.001154272,0.00028023272,0.0005059411,0.00004016236,0.00036670905,0.000032120708],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012124646,0.00086267653,0.1255999,0.00011762153,0.000042766245,0.000032785385,0.00064564764,0.0015577237,0.20969027,0.5768707,0.002007162,0.082560614],"study_design_scores_gemma":[0.0101404805,0.0013030986,0.042386808,0.0018986878,0.000071802744,0.00008947587,0.0011791385,0.19927463,0.49929142,0.24120468,0.00076049764,0.0023992728],"about_ca_topic_score_codex":0.000034063596,"about_ca_topic_score_gemma":0.000028806391,"teacher_disagreement_score":0.7371547,"about_ca_system_score_codex":0.00035051833,"about_ca_system_score_gemma":0.0003689936,"threshold_uncertainty_score":0.9999},"labels":[],"label_agreement":null},{"id":"W2154561813","doi":"10.1109/ftcs.1988.5334","title":"GEMINI-a logic system for fault diagnosis based on set functions","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Set (abstract data type); Fault (geology); Inverse; Algorithm; Logic gate; Value (mathematics); Computer science; Image (mathematics); Artificial intelligence; Mathematics; Theoretical computer science; Programming language; Machine learning","score_opus":0.052884141136291245,"score_gpt":0.25998337458937265,"score_spread":0.2070992334530814,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154561813","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009588112,0.000016454283,0.9491117,0.000344127,0.00039216247,0.00017658177,0.0000070523515,0.0003779445,0.04861514],"genre_scores_gemma":[0.99119085,4.3819995e-7,0.006903873,0.0010492455,0.000044302655,0.00014732436,0.000004033949,0.000006448296,0.00065347954],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99912304,0.00004394349,0.00014883972,0.0003094803,0.00013505301,0.00023966636],"domain_scores_gemma":[0.99890816,0.0005540281,0.000045895977,0.00034653815,0.000069243986,0.00007611141],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027000802,0.000102233724,0.000111468646,0.000075046235,0.00021779414,0.00010245915,0.00026654053,0.000044329896,0.000027855698],"category_scores_gemma":[0.00022603384,0.000082216655,0.00007983195,0.0002787498,0.000010649236,0.00010872838,0.000015042373,0.000055989578,0.0001418619],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.644595e-7,0.00037567233,0.019761465,0.00025279997,0.00003804468,0.00003947442,0.00019333414,0.021075506,0.0002783909,0.78434145,0.052590277,0.12105272],"study_design_scores_gemma":[0.0012279446,0.000607954,0.0010103041,0.00019275362,0.000032268188,0.00003528667,0.00038268187,0.9492609,0.004322163,0.0018086729,0.04046807,0.00065098173],"about_ca_topic_score_codex":0.000010148682,"about_ca_topic_score_gemma":0.000004101341,"teacher_disagreement_score":0.99023205,"about_ca_system_score_codex":0.00004756152,"about_ca_system_score_gemma":0.00004798497,"threshold_uncertainty_score":0.33526978},"labels":[],"label_agreement":null},{"id":"W2154856108","doi":"10.1109/tvlsi.2005.859585","title":"Modular and rapid testing of SOCs with unwrapped logic blocks","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Modular design; Computer science; Logic gate; Embedded system; Logic synthesis; Programmable logic device; System on a chip; Computer architecture; Control logic; Logic family; Electronic engineering; Computer hardware; Engineering; Algorithm; Programming language","score_opus":0.021799543613287228,"score_gpt":0.2246470161445134,"score_spread":0.20284747253122618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154856108","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07636229,0.0002022848,0.92153376,0.00014141621,0.00032069575,0.00030125905,0.000022308888,0.00025262218,0.00086338195],"genre_scores_gemma":[0.992474,0.000015791999,0.0069630262,0.00010030667,0.00009717645,0.000044171356,0.0000029826945,0.000018937157,0.00028357902],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99806327,0.0001404108,0.0005298044,0.0005036231,0.0004125634,0.00035034082],"domain_scores_gemma":[0.9986693,0.00022521365,0.00023129869,0.00045877878,0.0002912039,0.00012418958],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050167664,0.0002612477,0.0003505025,0.0002681733,0.00035915404,0.00017504772,0.0003285623,0.00013232778,0.000012289934],"category_scores_gemma":[0.000017831242,0.00021214518,0.00008748564,0.0006957223,0.000076666314,0.0006748938,0.0000034611874,0.00031171786,0.000014502057],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023098197,0.0013688904,0.0014953429,0.00033209033,0.00025380988,0.000038949078,0.004982938,0.295545,0.08963706,0.003315568,0.00020685421,0.60280037],"study_design_scores_gemma":[0.0008072849,0.0004210451,0.0002048682,0.00049526873,0.000042196378,0.00017372929,0.0006775775,0.9694979,0.026939625,0.00007036752,0.000312369,0.0003577499],"about_ca_topic_score_codex":0.000109048146,"about_ca_topic_score_gemma":0.0001497933,"teacher_disagreement_score":0.9161117,"about_ca_system_score_codex":0.00007659051,"about_ca_system_score_gemma":0.000086447515,"threshold_uncertainty_score":0.86510295},"labels":[],"label_agreement":null},{"id":"W2154880680","doi":"10.5555/789083.1022811","title":"Test Data Compression: The System Integrator's Perspective","year":2003,"lang":"en","type":"article","venue":"ePrints Soton (University of Southampton)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Integrator; Computer science; Overhead (engineering); System on a chip; Test data; Bandwidth (computing); Embedded system; Perspective (graphical); Dissipation; Data compression; Telecommunications","score_opus":0.0348896075019095,"score_gpt":0.22041938029261274,"score_spread":0.18552977279070323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154880680","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08624424,0.00016217263,0.81555486,0.0008584179,0.0004422887,0.0004050038,0.000041611278,0.0004921565,0.09579924],"genre_scores_gemma":[0.99621755,0.0000051238094,0.003287049,0.0000221717,0.00002078625,1.9225406e-7,0.0000034141099,0.0000055773417,0.000438145],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"qualitative","domain_scores_codex":[0.99873614,0.0001539256,0.000114949435,0.0005020592,0.0002711594,0.00022176404],"domain_scores_gemma":[0.9980031,0.0002659997,0.00016756568,0.0012818603,0.0001869975,0.000094466566],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00053333194,0.00013124305,0.00019122422,0.00007218911,0.00054799253,0.000054867734,0.0025587908,0.00005972481,0.0000797054],"category_scores_gemma":[0.00023183155,0.00011383594,0.00007213316,0.0003928174,0.0001765602,0.000445393,0.0008236395,0.0002775066,0.00016913046],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000044170315,0.0005215079,0.12679277,0.00015628767,0.00024173963,0.00027911106,0.044905182,0.00014270806,0.0027144616,0.78907704,0.0027504507,0.032414313],"study_design_scores_gemma":[0.0045876843,0.00039310136,0.08474687,0.0016361629,0.00024225302,0.00052858534,0.5899266,0.24930508,0.003756637,0.011932301,0.05052955,0.0024151425],"about_ca_topic_score_codex":0.0005273439,"about_ca_topic_score_gemma":0.00004103677,"teacher_disagreement_score":0.9099733,"about_ca_system_score_codex":0.00008783517,"about_ca_system_score_gemma":0.000108268236,"threshold_uncertainty_score":0.47549126},"labels":[],"label_agreement":null},{"id":"W2155043146","doi":"10.1109/imtc.2004.1351351","title":"Hardware and software co-design in space compaction of cores-based digital circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Benchmark (surveying); Digital electronics; Embedded system; Design for testing; Computer architecture; Testability; Software; Combinational logic; Electronic circuit; Computer engineering; Computer hardware; Reliability engineering; Logic gate; Engineering; Operating system","score_opus":0.033042463762916426,"score_gpt":0.2517927299806317,"score_spread":0.21875026621771526,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155043146","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053240176,0.000040751213,0.9451448,0.00014873588,0.000032426684,0.00009981061,0.0000030225697,0.00013135563,0.00115894],"genre_scores_gemma":[0.99611354,0.0000010934551,0.003759703,0.000079752004,0.000010128775,0.0000017634925,0.0000030542296,0.000005271128,0.000025677577],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9992542,0.00002008909,0.00016021346,0.00022486286,0.00016624418,0.00017438007],"domain_scores_gemma":[0.9994761,0.00016285667,0.00006623241,0.0001818098,0.00004675118,0.00006624653],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012897621,0.000094618415,0.00014572249,0.000121200836,0.00004597886,0.0001138784,0.00020361599,0.000036971054,0.0000039919178],"category_scores_gemma":[0.000121575344,0.000088369416,0.000027083257,0.00028151163,0.000044208555,0.00048477555,0.000026489419,0.000078267665,0.000007879549],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002367897,0.0005072758,0.32717,0.0001951402,0.00002579895,0.00017507761,0.0016135407,0.06290509,0.0077982196,0.018471979,0.00042801525,0.5807075],"study_design_scores_gemma":[0.012225855,0.0020354802,0.59935796,0.0017782373,0.00002896365,0.0003384487,0.0006275929,0.21860845,0.1188772,0.04326234,0.00045948254,0.0023999857],"about_ca_topic_score_codex":0.00009516765,"about_ca_topic_score_gemma":0.0000129880955,"teacher_disagreement_score":0.94287336,"about_ca_system_score_codex":0.000044816818,"about_ca_system_score_gemma":0.000111006826,"threshold_uncertainty_score":0.36036003},"labels":[],"label_agreement":null},{"id":"W2155112990","doi":"10.1109/dftvs.1994.630014","title":"Augmenting scan path SRLs with an XOR network to enhance delay fault testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Heuristic; Control reconfiguration; Computer science; Path (computing); Fault (geology); Dependency (UML); Automatic test pattern generation; Embedded system; Computer network; Electronic circuit; Engineering; Artificial intelligence","score_opus":0.028741156378891967,"score_gpt":0.2450725827101403,"score_spread":0.21633142633124833,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155112990","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13663559,0.00007154095,0.8270688,0.00027827898,0.000115377494,0.00016266466,4.3625533e-7,0.0006446866,0.035022598],"genre_scores_gemma":[0.8275052,7.453987e-7,0.17010778,0.0013097071,0.00025742638,0.000011751794,5.638542e-7,0.000014698901,0.0007921705],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980896,0.000050648534,0.0002577555,0.0006038884,0.00030579892,0.0006923171],"domain_scores_gemma":[0.9988184,0.00016761644,0.00010552226,0.0005144646,0.00013120183,0.0002627746],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037693387,0.00019016034,0.00017425088,0.000057868227,0.00041465912,0.00036671554,0.0007615031,0.000036845748,0.00003752924],"category_scores_gemma":[0.00012017969,0.00015526333,0.000027089605,0.001074633,0.00002021524,0.0006440279,0.00016680677,0.0001467379,0.00010724651],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.6229088e-7,0.000071105096,0.015833128,0.000011375551,0.000012101657,0.00009324914,0.00078105234,0.012751717,0.0015092696,0.0017071282,0.0013459469,0.9658837],"study_design_scores_gemma":[0.00019258795,0.00059288595,0.0033119193,0.00030530657,0.000010835551,0.00014257347,0.00007359867,0.9919648,0.0012232274,0.0004431581,0.0010517641,0.0006872986],"about_ca_topic_score_codex":0.00012753796,"about_ca_topic_score_gemma":0.00009564375,"teacher_disagreement_score":0.9792131,"about_ca_system_score_codex":0.000035558405,"about_ca_system_score_gemma":0.000027207743,"threshold_uncertainty_score":0.6331455},"labels":[],"label_agreement":null},{"id":"W2155244786","doi":"10.1109/gaas.1990.175468","title":"A 7 K gate self-testable scalar-product processor for high definition video transmission applications","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Chip; Transmission gate; Computer science; Very-large-scale integration; Embedded system; Computer hardware; Signal processing; Electrical engineering; Engineering; Digital signal processing; Telecommunications; Transistor","score_opus":0.03290112090110288,"score_gpt":0.22402909501629478,"score_spread":0.1911279741151919,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155244786","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00086656347,0.0003244751,0.9900928,0.0019529418,0.00003363645,0.0005337632,0.0000029858077,0.00071592396,0.0054769143],"genre_scores_gemma":[0.8351237,0.00005313819,0.16318344,0.00035244075,0.00011449699,0.0004348421,0.000009066567,0.000013991698,0.0007148941],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988407,0.000016770642,0.00021413858,0.00046375665,0.00016163377,0.00030301663],"domain_scores_gemma":[0.99926746,0.00011099394,0.000066860935,0.00032588554,0.0001308488,0.00009797222],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018706331,0.00012148572,0.000121783494,0.000071376824,0.00033514207,0.00014303393,0.00040305356,0.000039381044,0.00004296384],"category_scores_gemma":[0.000032788354,0.000106504434,0.00005117611,0.0004991179,0.000014489051,0.00050164066,0.000027669103,0.00007088756,0.000079699246],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.1063595e-7,0.00031055976,0.00016100715,0.00019757345,0.000012451675,0.0000016080136,0.0003529163,0.0000690629,0.005779932,0.086642936,0.0012100568,0.9052616],"study_design_scores_gemma":[0.0021325196,0.0003673517,0.0008841818,0.00023323655,0.000090978094,0.00012011248,0.0000447366,0.6928889,0.056806948,0.18148406,0.06367294,0.0012740128],"about_ca_topic_score_codex":0.000013845702,"about_ca_topic_score_gemma":0.0000018509323,"teacher_disagreement_score":0.9039876,"about_ca_system_score_codex":0.000024737103,"about_ca_system_score_gemma":0.000027323447,"threshold_uncertainty_score":0.43431246},"labels":[],"label_agreement":null},{"id":"W2155278891","doi":"10.1109/dftvs.1994.630037","title":"Test generation for stuck-at and gate-delay faults in sequential circuits: a mixed functional/structural method","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Automatic test pattern generation; Generator (circuit theory); Digital pattern generator; Computer science; Algorithm; Sequential logic; Electronic circuit; State (computer science); Graph; Logic gate; Finite-state machine; Fault coverage; Built-in self-test; Theoretical computer science; Engineering; Embedded system; Electrical engineering","score_opus":0.0754272441232278,"score_gpt":0.27701087799576707,"score_spread":0.20158363387253928,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155278891","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15506399,0.000113458955,0.8429938,0.0004299594,0.00028779823,0.00030651607,0.0000060745674,0.0001271671,0.00067123736],"genre_scores_gemma":[0.9805406,0.0000028969296,0.018130088,0.0003186888,0.00019527906,0.000045696215,0.000012421581,0.000008434854,0.00074592076],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99882585,0.00005686879,0.0002481092,0.0004443719,0.00016477807,0.0002600495],"domain_scores_gemma":[0.99932003,0.00028394526,0.000066156215,0.0001800193,0.0000771329,0.00007271319],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002874458,0.00013244375,0.00014187678,0.00010729026,0.00020568934,0.000114245384,0.00017411739,0.00006271551,0.000052868007],"category_scores_gemma":[0.00016042008,0.000117686126,0.000042220134,0.00024451088,0.000020382438,0.00041984164,0.000082058454,0.00007505245,0.000012044149],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018389047,0.000116864394,0.015531932,0.00006545712,0.000042714695,0.000056917524,0.0017547717,0.004723957,0.16493875,0.014883743,0.004995422,0.7928876],"study_design_scores_gemma":[0.00079743407,0.00007985446,0.005769407,0.000010340069,0.000005908076,0.00017848729,0.000018389837,0.98907137,0.002756063,0.0008824356,0.00023639231,0.00019393698],"about_ca_topic_score_codex":0.00006107441,"about_ca_topic_score_gemma":0.00026888598,"teacher_disagreement_score":0.9843474,"about_ca_system_score_codex":0.00006702259,"about_ca_system_score_gemma":0.000016130452,"threshold_uncertainty_score":0.4799101},"labels":[],"label_agreement":null},{"id":"W2156305400","doi":"10.1109/vtest.1993.313332","title":"Controllability and observability measures for functional-level testability evaluation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Observability; Controllability; Testability; Path (computing); Binary decision diagram; Computer science; Design for testing; Function (biology); Benchmark (surveying); Representation (politics); Algorithm; Mathematics; Programming language; Statistics; Applied mathematics","score_opus":0.2709626359674821,"score_gpt":0.28288839424624945,"score_spread":0.011925758278767351,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156305400","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18680975,0.00030351654,0.8077418,0.0018196284,0.00017317575,0.0007666061,0.000008682262,0.00020565305,0.002171202],"genre_scores_gemma":[0.9938506,0.0000019306144,0.005648088,0.0002458734,0.00005229502,0.000098305885,0.0000022835814,0.0000037877892,0.00009683324],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99841905,0.0001596924,0.00027521185,0.0005427699,0.00038173614,0.00022157056],"domain_scores_gemma":[0.9976859,0.0010005216,0.00006356328,0.00048722388,0.0006695776,0.00009322348],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0027598294,0.00011876116,0.00016959828,0.000029053575,0.00023174242,0.00011512078,0.00020911849,0.000052825017,0.00008217259],"category_scores_gemma":[0.003568511,0.000100014855,0.0000680058,0.00018858477,0.00007519275,0.00045654914,0.000060835147,0.00006639897,0.0000067192777],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012813662,0.00017701979,0.14145328,0.000038144157,0.000014253744,1.3605897e-7,0.00024602888,0.00013807225,0.0011431084,0.0060560764,0.00044420653,0.8502884],"study_design_scores_gemma":[0.00065923645,0.000052192725,0.43428043,0.0000034389743,0.0000129200125,0.0000032069063,0.000015640546,0.54046583,0.0001499724,0.024002654,0.0002335405,0.00012097275],"about_ca_topic_score_codex":0.000048083988,"about_ca_topic_score_gemma":0.000095414354,"teacher_disagreement_score":0.8501674,"about_ca_system_score_codex":0.00008478126,"about_ca_system_score_gemma":0.000050091032,"threshold_uncertainty_score":0.42720988},"labels":[],"label_agreement":null},{"id":"W2156651535","doi":"10.1109/icvd.1994.282657","title":"Multiple fault testing in analog circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Computer science; Fault (geology); Analogue electronics; Sensitivity (control systems); Computation; Reliability engineering; Design for testing; Component (thermodynamics); Task (project management); Electronic circuit; Computer engineering; Algorithm; Electronic engineering; Engineering; Electrical engineering","score_opus":0.06927108118234346,"score_gpt":0.2333233909399617,"score_spread":0.16405230975761825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156651535","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18733676,0.000311974,0.4511352,0.0006943622,0.00028914743,0.00021029517,0.0000010764606,0.001077975,0.35894322],"genre_scores_gemma":[0.9958842,0.0000019992215,0.0032102827,0.00042809758,0.000047092126,0.0000048170264,3.6492523e-7,0.0000060028847,0.00041718228],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99887234,0.000033009237,0.00022402706,0.00034076907,0.00016865664,0.00036119483],"domain_scores_gemma":[0.9991573,0.00035520206,0.000047581023,0.000308557,0.00005121439,0.00008013988],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019593394,0.00010612695,0.0001250113,0.00014611626,0.00008984762,0.000108262364,0.00056954834,0.000042069205,0.00004292295],"category_scores_gemma":[0.0006671283,0.000099633166,0.000030840645,0.0009987708,0.00001751718,0.00039953116,0.0000752283,0.00014192438,0.00020818402],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.6849555e-9,0.000057299007,0.18967958,0.000005979517,0.000002068364,0.00007544671,0.000315254,0.00042339327,0.0024192296,0.0016553807,0.00027538007,0.80509096],"study_design_scores_gemma":[0.00031160092,0.000030137408,0.048580464,0.000035987512,0.0000010237615,0.00004653781,0.00002473015,0.9494325,0.0003901635,0.0006530863,0.00027768046,0.0002160776],"about_ca_topic_score_codex":0.0001853369,"about_ca_topic_score_gemma":0.000100788646,"teacher_disagreement_score":0.9490091,"about_ca_system_score_codex":0.000030438312,"about_ca_system_score_gemma":0.000011703372,"threshold_uncertainty_score":0.40629226},"labels":[],"label_agreement":null},{"id":"W2156753706","doi":"10.1109/pacrim.1997.620326","title":"Built-in self-diagnosis for scan-based VLSI","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Built-in self-test; Very-large-scale integration; Computer science; Automatic test pattern generation; FLOPS; Test (biology); Circuit extraction; Electronic circuit; Electronic engineering; Computer hardware; Embedded system; Parallel computing; Engineering; Electrical engineering; Equivalent circuit; Voltage","score_opus":0.04094005584278122,"score_gpt":0.2472202814607571,"score_spread":0.20628022561797588,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156753706","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03462301,0.00031868706,0.9230984,0.005439843,0.00030344224,0.0004417265,0.00000272774,0.0011829183,0.03458925],"genre_scores_gemma":[0.9701827,0.0000050481035,0.028129155,0.001236061,0.00005245279,0.00007716787,5.4496616e-7,0.0000068277213,0.0003100199],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99913627,0.000018255138,0.00015521688,0.00028105534,0.00011697299,0.00029223747],"domain_scores_gemma":[0.9992475,0.00031694595,0.000032878124,0.0002978992,0.000038475027,0.00006631979],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016876568,0.000088338886,0.00010736528,0.00010413799,0.00007332636,0.00009116617,0.0005265006,0.000036170546,0.000074941585],"category_scores_gemma":[0.000090308684,0.00008138106,0.00005882066,0.00035411003,0.00000925698,0.00018255149,0.00003496422,0.000053015072,0.00009102101],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.701471e-7,0.0006214338,0.15407479,0.00007953341,0.000014715384,0.000043452557,0.00052553916,0.0011955962,0.00029490425,0.020365328,0.030991979,0.7917926],"study_design_scores_gemma":[0.00054840575,0.00007416321,0.0038357144,0.000031920226,0.0000032929754,0.0000031433478,0.0000066525217,0.98524064,0.00212326,0.0010130191,0.006917576,0.00020221328],"about_ca_topic_score_codex":0.000067211346,"about_ca_topic_score_gemma":0.00009333166,"teacher_disagreement_score":0.984045,"about_ca_system_score_codex":0.000037130638,"about_ca_system_score_gemma":0.000022054102,"threshold_uncertainty_score":0.33186236},"labels":[],"label_agreement":null},{"id":"W2157314758","doi":"10.1109/ccece.1997.608344","title":"Single bridging fault diagnosis for CMOS circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Bridging (networking); CMOS; Electronic circuit; Benchmark (surveying); Computer science; Fault (geology); Algorithm; Logic gate; Iddq testing; Electronic engineering; Computer engineering; Engineering; Electrical engineering","score_opus":0.0633434098561425,"score_gpt":0.24380997979940094,"score_spread":0.18046656994325844,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157314758","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009265765,0.00019654319,0.9615147,0.0013040053,0.00022707177,0.00015597831,0.0000016493441,0.00045999905,0.026874283],"genre_scores_gemma":[0.9944292,0.0000071128693,0.0031891367,0.0010604686,0.0001625471,0.0000483299,8.352128e-7,0.000009786574,0.0010926143],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99898726,0.00001433973,0.0001684904,0.00033154924,0.0001488216,0.00034953607],"domain_scores_gemma":[0.999249,0.00024839104,0.00004994245,0.00029635112,0.00006725704,0.0000890995],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012312704,0.00010510954,0.00011868944,0.00006568854,0.00018985654,0.0002137932,0.0005135834,0.000036165828,0.00006872337],"category_scores_gemma":[0.00019539834,0.00009993713,0.00007895399,0.0002735528,0.0000151027125,0.00040319384,0.00007134067,0.00005624585,0.000106432926],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.0886944e-9,0.00006953066,0.0020760847,0.000010831106,0.000005406718,0.000006052161,0.00021339553,0.000038623653,0.0011337623,0.003979977,0.0067544067,0.98571193],"study_design_scores_gemma":[0.00078876794,0.00023828946,0.0014437124,0.00011369308,0.000016570995,0.0000835639,0.00004661313,0.93759984,0.024251744,0.0025451207,0.032124966,0.0007471018],"about_ca_topic_score_codex":0.000019027526,"about_ca_topic_score_gemma":0.0000064971505,"teacher_disagreement_score":0.9851634,"about_ca_system_score_codex":0.000028978237,"about_ca_system_score_gemma":0.0000069117887,"threshold_uncertainty_score":0.40753183},"labels":[],"label_agreement":null},{"id":"W2157472099","doi":"10.1109/dftvs.2004.1347857","title":"Toggle-masking for test-per-scan VLSI circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Test vector; Benchmark (surveying); Electronic circuit; Very-large-scale integration; Power (physics); Computer science; Masking (illustration); Test compression; Automatic test pattern generation; Computer hardware; Electrical engineering; Embedded system; Engineering; Artificial intelligence","score_opus":0.025214743639899017,"score_gpt":0.24713335987813556,"score_spread":0.22191861623823655,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157472099","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0050304485,0.000067068686,0.97134304,0.0010552552,0.0002390991,0.00017598417,0.0000018639504,0.00047550676,0.021611743],"genre_scores_gemma":[0.9773136,0.0000021607461,0.020945162,0.0010872432,0.00019106992,0.000021682352,0.0000020891075,0.000013195558,0.00042379845],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9987369,0.0000069733624,0.00021451848,0.00041218687,0.00018664087,0.00044274173],"domain_scores_gemma":[0.9990795,0.00025038782,0.000061577455,0.00038873748,0.00009772372,0.00012206375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002187984,0.0001412451,0.00014816888,0.00008242247,0.00024446362,0.00020891096,0.0007363947,0.00005154006,0.000012137994],"category_scores_gemma":[0.00025127805,0.0001290424,0.000091302034,0.000286505,0.000023664672,0.0004323866,0.000097648364,0.00008944841,0.000074813266],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.546794e-8,0.00012766598,0.0029864,0.00003515788,0.000013969356,0.000019589404,0.00068114616,0.0011193195,0.020220092,0.1354011,0.0005934312,0.8388021],"study_design_scores_gemma":[0.014532009,0.0031947307,0.04113858,0.001272549,0.00013944703,0.0013658606,0.0011779268,0.29868123,0.21078694,0.35734174,0.062964104,0.0074049155],"about_ca_topic_score_codex":0.00006618724,"about_ca_topic_score_gemma":0.00003512779,"teacher_disagreement_score":0.9722831,"about_ca_system_score_codex":0.00007274329,"about_ca_system_score_gemma":0.00013549904,"threshold_uncertainty_score":0.5262196},"labels":[],"label_agreement":null},{"id":"W2157702209","doi":"10.1109/imtc.2006.328472","title":"A Software-Based Method for Test Vector Compression in Testing System-on-a-Chip","year":2006,"lang":"en","type":"article","venue":"Conference proceedings - IEEE Instrumentation/Measurement Technology Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Embedded system; Computer hardware; Data compression; Software; Test compression; System on a chip; Overhead (engineering); Benchmark (surveying); Test vector; Chip; Test set; Automatic test pattern generation; Electronic circuit; Engineering; Algorithm; Operating system","score_opus":0.06741454830827498,"score_gpt":0.2768563537207543,"score_spread":0.2094418054124793,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157702209","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09633077,0.00003399918,0.89712757,0.001304489,0.00037664382,0.0013990327,0.000016750033,0.0017624486,0.0016483059],"genre_scores_gemma":[0.8668004,0.0000010684801,0.13209848,0.00015156639,0.00007465847,0.0008144237,0.00000949008,0.000032617245,0.000017263326],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99569887,0.00004734894,0.0010374816,0.001363844,0.0009124899,0.0009399532],"domain_scores_gemma":[0.9960297,0.00050679955,0.00073653314,0.00045327158,0.0021463889,0.00012730656],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012773606,0.0005786804,0.00061950804,0.0010835499,0.0005334192,0.00066404237,0.0017238026,0.0003574587,0.0000065328113],"category_scores_gemma":[0.0016441545,0.0005886351,0.000096416356,0.0017698702,0.00019629985,0.00070332823,0.00013696526,0.00056083093,0.000022860804],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016708207,0.0007154915,0.18288296,0.00077131484,0.000035601868,0.000019528092,0.00030324212,0.00039726213,0.3942159,0.17674269,0.0003229011,0.24357638],"study_design_scores_gemma":[0.004871034,0.0012725474,0.016240062,0.004416074,0.00006337329,0.00007080103,0.00079672434,0.71620554,0.23018901,0.024251373,0.00013393801,0.0014894985],"about_ca_topic_score_codex":0.0001239955,"about_ca_topic_score_gemma":0.00005385214,"teacher_disagreement_score":0.77046967,"about_ca_system_score_codex":0.00061414565,"about_ca_system_score_gemma":0.00077461434,"threshold_uncertainty_score":0.9996565},"labels":[],"label_agreement":null},{"id":"W2157772336","doi":"10.1109/icedtm.1994.496097","title":"Test strategy selection for multi-chip systems","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Test (biology); Selection (genetic algorithm); System on a chip; Reliability engineering; Chip; Automatic test pattern generation; Test strategy; Test Management Approach; Sample (material); Component (thermodynamics); Embedded system; Engineering; Machine learning; Software","score_opus":0.11247164066700056,"score_gpt":0.272670817330368,"score_spread":0.16019917666336747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157772336","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0052453517,0.00009546827,0.9883519,0.00006436186,0.00012936068,0.00015529909,8.741429e-7,0.00036016983,0.005597257],"genre_scores_gemma":[0.98967224,0.000001971184,0.0062829573,0.00006152231,0.000089091795,0.000019115723,5.16945e-7,0.000005056784,0.0038675328],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99937963,0.000012337554,0.00012603377,0.00020668039,0.000077507044,0.00019780535],"domain_scores_gemma":[0.99958384,0.00012751004,0.00003881205,0.00012342936,0.00007641317,0.000050015013],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010994086,0.00006944737,0.00007474441,0.000043494598,0.00013540334,0.00019377212,0.00022127647,0.000033028984,0.000008861447],"category_scores_gemma":[0.00008861257,0.00005991576,0.000030284698,0.00020151674,0.0000066479165,0.00026454768,0.000016349124,0.000047085097,0.00006651354],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.7368535e-7,0.00084412046,0.052663088,0.00025104574,0.000044161883,0.000011284884,0.0006690655,0.015139024,0.026115509,0.13819803,0.013201986,0.7528625],"study_design_scores_gemma":[0.0001797234,0.000081445716,0.0010180594,0.000009986081,0.0000017791242,0.000025822019,0.000015340056,0.99782014,0.00029668753,0.00006812994,0.00039119727,0.000091676564],"about_ca_topic_score_codex":0.00009589671,"about_ca_topic_score_gemma":0.000026313295,"teacher_disagreement_score":0.98442686,"about_ca_system_score_codex":0.000018305716,"about_ca_system_score_gemma":0.000009611312,"threshold_uncertainty_score":0.2443294},"labels":[],"label_agreement":null},{"id":"W2158004857","doi":"10.1145/1455229.1455233","title":"SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects","year":2009,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Ministry of Science and Technology of the People's Republic of China; Research Grants Council, University Grants Committee; McMaster University","keywords":"Computer science; Interconnection; Automatic test pattern generation; Embedded system; Core (optical fiber); System on a chip; Test compression; Signal integrity; Design for testing; Multi-core processor; Parallel computing; Reliability engineering; Testability; Electronic circuit; Engineering; Electrical engineering","score_opus":0.04635780958773395,"score_gpt":0.2758682475496357,"score_spread":0.22951043796190174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158004857","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0074295844,0.00022520022,0.9910542,0.00026454104,0.000087218854,0.00074375415,0.0000069074317,0.0001537832,0.000034816887],"genre_scores_gemma":[0.96809816,0.000011547546,0.03171704,0.000061838924,0.000032265125,0.000046333742,0.0000017747245,0.000009903583,0.000021132673],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985305,0.00013176598,0.00046832795,0.000303634,0.00028455872,0.0002812187],"domain_scores_gemma":[0.9945938,0.0042963224,0.00038533227,0.00042707822,0.0002537025,0.000043768694],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007327947,0.00018133153,0.0002574696,0.00019674715,0.00024410906,0.000066551096,0.0005542384,0.000090554095,0.000003735639],"category_scores_gemma":[0.000615633,0.00013815952,0.000081431666,0.00043610355,0.00004622474,0.00020213897,0.000004526005,0.0002600841,9.120341e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012155638,0.00012863034,0.000025991989,0.00006364243,0.000038981263,5.0842624e-7,0.00053585926,0.76396155,0.01434407,0.0023922555,0.000016391254,0.21847993],"study_design_scores_gemma":[0.00049774116,0.0019347852,0.00034348713,0.0004203874,0.000036101977,0.000046520818,0.00007232031,0.979927,0.013073524,0.0035139115,0.0000027864749,0.00013142587],"about_ca_topic_score_codex":0.000028664617,"about_ca_topic_score_gemma":0.0000034831755,"teacher_disagreement_score":0.96066856,"about_ca_system_score_codex":0.00008378976,"about_ca_system_score_gemma":0.00014219442,"threshold_uncertainty_score":0.5633982},"labels":[],"label_agreement":null},{"id":"W2158218013","doi":"10.1155/2001/28741","title":"Defect Level Estimation for Pseudorandom Testing Using Stochastic Analysis","year":2000,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Pseudorandom number generator; Fault (geology); Markov chain; Algorithm; Computer science; Markov process; Pseudorandomness; Stuck-at fault; Fault detection and isolation; Mathematics; Statistics; Artificial intelligence","score_opus":0.18113956198271997,"score_gpt":0.3016059024174237,"score_spread":0.12046634043470372,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158218013","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01271227,0.000059998514,0.98639786,0.000046059664,0.00005182153,0.00030938163,0.000005062534,0.00024364368,0.00017391141],"genre_scores_gemma":[0.6357805,3.6190778e-7,0.3639873,0.00012188495,0.00003506846,0.000019016956,0.0000038307826,0.000010247557,0.000041805233],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985639,0.00010355271,0.00029796307,0.00044130228,0.00021881465,0.00037449357],"domain_scores_gemma":[0.99811774,0.0012140318,0.000114607574,0.00034555988,0.000118309086,0.00008972052],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007937902,0.00017057285,0.00027406722,0.0002652206,0.00038054094,0.00023870006,0.0004193762,0.000048859416,0.000016994913],"category_scores_gemma":[0.0005699221,0.00016654629,0.00019366149,0.0017555861,0.000024535302,0.0004225991,0.000024552155,0.00007984889,0.000026349646],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011305106,0.000023469092,0.0001723912,0.0000082598535,0.00007599295,0.0000035452947,0.00009739681,0.6707104,0.0010919152,0.0001057058,0.000040235023,0.32766956],"study_design_scores_gemma":[0.0005604263,0.000059732094,0.00040936464,0.000032884403,0.00020543044,0.000028704733,0.000003212725,0.9967815,0.00014919227,0.0015482896,0.000009996033,0.00021125932],"about_ca_topic_score_codex":0.000060030186,"about_ca_topic_score_gemma":0.000002507864,"teacher_disagreement_score":0.6230682,"about_ca_system_score_codex":0.000054930188,"about_ca_system_score_gemma":0.00009770531,"threshold_uncertainty_score":0.67915606},"labels":[],"label_agreement":null},{"id":"W2158421641","doi":"10.1109/vtest.2004.1299226","title":"On new current signatures and adaptive test technique combination","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Current (fluid); Computer science; Margin (machine learning); Resistive touchscreen; Test (biology); Test method; Test set; Engineering; Artificial intelligence; Machine learning; Mathematics; Electrical engineering; Statistics","score_opus":0.019755088699484755,"score_gpt":0.24837097330076938,"score_spread":0.22861588460128462,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158421641","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017646725,0.00015582383,0.9921006,0.0005534971,0.000065137196,0.00012492573,2.999861e-7,0.00021008482,0.0050249537],"genre_scores_gemma":[0.99314666,0.0000059793956,0.0065516527,0.00020427983,0.00002383199,0.000004941421,5.4649e-7,0.0000028568963,0.000059241815],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9995062,0.000008617907,0.00007166289,0.00019392568,0.00011253073,0.000107065156],"domain_scores_gemma":[0.9996473,0.00011321834,0.000029313105,0.00011974413,0.000029751161,0.000060657287],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000761864,0.00007075746,0.000056971916,0.00006352764,0.0000704084,0.00006448429,0.00017800575,0.000028957615,0.0000024751148],"category_scores_gemma":[0.0000869225,0.00005831491,0.000014561724,0.00016522921,0.000014464676,0.00017667035,0.00005063451,0.000119478624,0.000010485044],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.2533646e-8,0.00008204814,0.00013374053,0.0000031291881,0.0000012789045,0.000003871949,0.00011033862,0.00011702072,0.0017153495,0.70651674,0.00038763974,0.29092872],"study_design_scores_gemma":[0.0010239531,0.0009892519,0.010338319,0.00028966696,0.0000052226337,0.00003034862,0.000019133306,0.012629731,0.030569898,0.94322675,0.00044874178,0.000428982],"about_ca_topic_score_codex":0.000042675456,"about_ca_topic_score_gemma":0.000006871161,"teacher_disagreement_score":0.991382,"about_ca_system_score_codex":0.000028165941,"about_ca_system_score_gemma":0.000053894764,"threshold_uncertainty_score":0.2378013},"labels":[],"label_agreement":null},{"id":"W2158678750","doi":"10.1007/978-1-4615-0351-4_4","title":"Methodologies and Strategies for Effective Design-Reuse","year":2003,"lang":"en","type":"book-chapter","venue":"Kluwer international series in engineering and computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Reuse; Quality (philosophy); Computer science; Context (archaeology); Risk analysis (engineering); Systems engineering; Reliability engineering; Engineering; Business","score_opus":0.037542680088933515,"score_gpt":0.2678783614281702,"score_spread":0.23033568133923665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158678750","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00016766835,0.00043478818,0.9949599,0.00021629257,0.0011360275,0.00023236747,0.000004293832,0.000121513745,0.0027271323],"genre_scores_gemma":[0.05222878,0.00032012365,0.943127,0.0003730906,0.00033284217,0.000107844404,0.0000038756684,0.000044754754,0.0034617167],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985649,0.000016135587,0.00023299082,0.0006534638,0.0002598177,0.00027267443],"domain_scores_gemma":[0.9988846,0.0005338139,0.000088236324,0.0002714336,0.00014953918,0.000072332805],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008050868,0.0002684373,0.00026238125,0.00037317662,0.00011756424,0.00063447386,0.0010464942,0.000096772004,0.0000013742273],"category_scores_gemma":[0.00019050272,0.00026046205,0.000039952476,0.00010200121,0.00024748486,0.001032267,0.0005915359,0.00020449328,7.384398e-7],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000022359623,0.0000074178315,0.00002548595,0.00008435927,0.00003891451,0.000026754291,0.000940175,0.01154045,0.0003452243,0.83555603,0.0001285954,0.15130435],"study_design_scores_gemma":[0.0004617524,0.00038902374,0.0006313242,0.0005740544,0.000013898258,0.00032572367,0.000026027301,0.76720184,0.00053780514,0.21274202,0.016159318,0.000937203],"about_ca_topic_score_codex":0.0000045694533,"about_ca_topic_score_gemma":0.0000014140497,"teacher_disagreement_score":0.7556614,"about_ca_system_score_codex":0.00007456667,"about_ca_system_score_gemma":0.00008130259,"threshold_uncertainty_score":0.99998474},"labels":[],"label_agreement":null},{"id":"W2158916100","doi":"10.1109/vts.2011.5783747","title":"A distributed AXI-based platform for post-silicon validation","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Silicon; Materials science; Optoelectronics","score_opus":0.06315376816243581,"score_gpt":0.24729937244605468,"score_spread":0.18414560428361887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158916100","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.045805093,0.0000048283996,0.95029753,0.00014224918,0.00009407693,0.0001511982,0.000011875865,0.00028359855,0.003209541],"genre_scores_gemma":[0.98773926,1.2154986e-7,0.01172726,0.0003642861,0.000025543579,0.00001964645,0.000051292795,0.0000048028196,0.00006778519],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99934185,0.000007437567,0.00014361246,0.00021045703,0.000093726725,0.00020293679],"domain_scores_gemma":[0.9994228,0.00009245707,0.00005529938,0.00024332137,0.00012452179,0.000061586856],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016197788,0.00007975382,0.000080031736,0.000051428182,0.000104437415,0.00006492747,0.00035402304,0.000037584927,0.000038897197],"category_scores_gemma":[0.00010242393,0.00006775044,0.00005701681,0.00016261984,0.000012461498,0.00037196628,0.00003306847,0.000037160073,0.00003576596],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000066059597,0.00043180565,0.015976952,0.00009905502,0.00004221651,0.000016475422,0.0014264176,0.000133856,0.020220542,0.3251902,0.0019047811,0.6345511],"study_design_scores_gemma":[0.0020538562,0.00081816263,0.031730916,0.000057944566,0.000027096192,0.000021075453,0.00012167655,0.64717263,0.29035935,0.02494512,0.0019040484,0.0007881206],"about_ca_topic_score_codex":0.00007942181,"about_ca_topic_score_gemma":0.000011419833,"teacher_disagreement_score":0.94193417,"about_ca_system_score_codex":0.000020081889,"about_ca_system_score_gemma":0.000055507506,"threshold_uncertainty_score":0.2762783},"labels":[],"label_agreement":null},{"id":"W2158923166","doi":"10.1109/tcad.2002.807889","title":"Testing asics with multiple identical cores","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Application-specific integrated circuit; Testability; Design for testing; Automatic test pattern generation; Test compression; Volume (thermodynamics); Test (biology); Computer science; Integrated circuit; Test data; Embedded system; Computer hardware; Reliability engineering; Electronic circuit; Engineering; Electrical engineering","score_opus":0.0522484813425532,"score_gpt":0.2319286910252436,"score_spread":0.1796802096826904,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158923166","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019672224,0.00012498512,0.9785393,0.00001086775,0.0006935142,0.00042018888,0.00000946825,0.00026889384,0.00026054075],"genre_scores_gemma":[0.9835739,0.0000072824673,0.016236214,0.00004793218,0.000035104316,0.000030039448,9.599692e-7,0.000026564509,0.000041992054],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99746424,0.00039526375,0.00068380847,0.0006070303,0.00042559367,0.00042408868],"domain_scores_gemma":[0.99726224,0.0013325762,0.00025424128,0.0004704611,0.0004769357,0.00020354423],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006850424,0.00034475993,0.00050881633,0.00029165423,0.0003163075,0.00035075922,0.00043624695,0.0001349764,0.0000030335548],"category_scores_gemma":[0.000069753536,0.00027077913,0.00007555771,0.00095352996,0.00012180854,0.00037484264,0.0000024309415,0.00036429166,0.000008254463],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013224636,0.001068185,0.0034055032,0.00040524092,0.00052016106,0.00030447365,0.0014401712,0.41270083,0.05518473,0.017408755,0.00018937956,0.5073593],"study_design_scores_gemma":[0.0010772886,0.0012087264,0.00034515053,0.00085509167,0.000048332247,0.0007710486,0.00016973529,0.98183787,0.012928878,0.00022813311,0.00004823732,0.0004815229],"about_ca_topic_score_codex":0.00020567188,"about_ca_topic_score_gemma":0.000007881264,"teacher_disagreement_score":0.9639017,"about_ca_system_score_codex":0.00006297306,"about_ca_system_score_gemma":0.00022614471,"threshold_uncertainty_score":0.9999744},"labels":[],"label_agreement":null},{"id":"W2159067451","doi":"10.1109/test.1997.639642","title":"Signal generation using periodic single and multi-bit sigma-delta modulated streams","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Bitstream; Computer science; Delta-sigma modulation; SIGNAL (programming language); Overhead (engineering); Bit (key); Electronic engineering; Computer hardware; 16-bit; Analog signal; Algorithm; Bandwidth (computing); Digital signal processing; Telecommunications; Engineering; Decoding methods","score_opus":0.11428058785967414,"score_gpt":0.2426881042961566,"score_spread":0.12840751643648246,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159067451","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4147548,0.00013102536,0.58447796,0.00007673219,0.00004743799,0.000046461802,6.427065e-7,0.0001235896,0.00034134462],"genre_scores_gemma":[0.97427255,0.0000036604247,0.025219148,0.00015714225,0.00008347485,0.0000010677843,0.0000026614948,0.00000737806,0.00025289162],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990788,0.000036749796,0.00017075877,0.0003492768,0.00014336465,0.00022103924],"domain_scores_gemma":[0.9995798,0.000025639712,0.000051372437,0.00020093481,0.000055130015,0.0000871329],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009814214,0.00011575536,0.00010704343,0.000071145696,0.00023759845,0.0003303974,0.0001844486,0.00005044499,0.000118282194],"category_scores_gemma":[0.000023831999,0.00010723024,0.000027675262,0.00022687465,0.000032450032,0.0004706253,0.00007766837,0.000069266884,0.000019173556],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.149969e-8,0.00014181527,0.0027526035,0.000007672696,0.000012013675,0.000028076689,0.0011391827,0.00797142,0.43679333,0.00032268485,0.00012778852,0.55070335],"study_design_scores_gemma":[0.00021522088,0.000032613705,0.00021173293,0.000011271165,0.0000046751547,0.000042118434,0.000021958289,0.99410456,0.0051483586,0.000033174867,0.000025991398,0.00014831312],"about_ca_topic_score_codex":0.00012375899,"about_ca_topic_score_gemma":0.000027505965,"teacher_disagreement_score":0.98613316,"about_ca_system_score_codex":0.000031550626,"about_ca_system_score_gemma":0.000011513033,"threshold_uncertainty_score":0.43727222},"labels":[],"label_agreement":null},{"id":"W2159160613","doi":"10.1109/ats.1992.224401","title":"Accumulator-based compaction for built-in self test of data-path architectures","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Accumulator (cryptography); Hydraulic accumulator; Computer science; Adder; Overhead (engineering); Path (computing); Compaction; Scheme (mathematics); Built-in self-test; Test data; Parallel computing; Computer engineering; Computer hardware; Algorithm; Embedded system; Mathematics; Engineering; Computer network; Operating system; Programming language","score_opus":0.07408531484793794,"score_gpt":0.32145255219479124,"score_spread":0.24736723734685329,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159160613","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07186055,0.000037643575,0.9260867,0.00009252835,0.00006769563,0.00017109053,0.000009089541,0.00013928494,0.0015353683],"genre_scores_gemma":[0.9244352,3.6993922e-7,0.075389214,0.00013083576,0.000017046146,0.0000036858746,0.0000065962454,0.000004942848,0.000012105406],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991702,0.00003475368,0.00019533899,0.00028109475,0.0001263364,0.00019230471],"domain_scores_gemma":[0.9986272,0.0006060707,0.0000736132,0.00060589093,0.00004246308,0.00004476272],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000382497,0.00008517872,0.00013449178,0.00010151173,0.000047561214,0.000037902482,0.0006372554,0.00002959245,0.0000057550096],"category_scores_gemma":[0.0003499384,0.00007263491,0.000030363046,0.00027205385,0.000013903954,0.0001615176,0.000044454293,0.00006392911,0.0000023702962],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000037079813,0.0022918808,0.5076809,0.0005523445,0.00006517446,0.000025695776,0.0011147441,0.040773217,0.053894524,0.073288515,0.0035335808,0.3167757],"study_design_scores_gemma":[0.0008229498,0.00013484512,0.018576581,0.00004445526,0.0000074487475,0.00000969924,0.000019355413,0.95686686,0.01906575,0.0025190667,0.0017254025,0.00020757772],"about_ca_topic_score_codex":0.00007249108,"about_ca_topic_score_gemma":0.00006101899,"teacher_disagreement_score":0.91609365,"about_ca_system_score_codex":0.00001755235,"about_ca_system_score_gemma":0.000104485036,"threshold_uncertainty_score":0.29619655},"labels":[],"label_agreement":null},{"id":"W2159230625","doi":"10.1109/test.1991.519746","title":"FAST SIGNATURE COMPUTATION FOR LINEAR COMPACTORS","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; McGill University","funders":"","keywords":"Signature (topology); Computer science; Computation; Algorithm; Mathematics","score_opus":0.025415536879045957,"score_gpt":0.2768896053940603,"score_spread":0.25147406851501436,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159230625","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0057319435,0.000032332264,0.9889082,0.001053194,0.000106315245,0.00009692303,0.0000013626469,0.00026497297,0.003804778],"genre_scores_gemma":[0.90320027,3.990084e-7,0.09556644,0.00072182046,0.00021883138,0.000002555791,0.0000059352096,0.000004574822,0.00027920006],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99942577,0.000010808783,0.00011628684,0.0001777075,0.00010170876,0.00016770374],"domain_scores_gemma":[0.99960375,0.000117928896,0.00003998216,0.000109141416,0.00007236734,0.00005682436],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000100465084,0.00007252089,0.00008090312,0.000047075537,0.00010103069,0.0000697205,0.00025847144,0.0000373643,0.0000076889255],"category_scores_gemma":[0.000027586644,0.00006125698,0.00004641328,0.00015587425,0.000009965451,0.00029758606,0.000030487667,0.00006682021,0.000036744183],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.0275989e-7,0.000054503216,0.0006443244,0.000012645392,0.00000946847,0.000001188649,0.00047965688,0.022725042,0.0018592302,0.023818515,0.005614487,0.9447807],"study_design_scores_gemma":[0.00020171185,0.00003793837,0.0010598691,0.00000848847,0.0000020034793,0.0000046630485,0.000017082382,0.9921369,0.0013207751,0.000780551,0.004318749,0.00011125965],"about_ca_topic_score_codex":0.000005341749,"about_ca_topic_score_gemma":0.000008115674,"teacher_disagreement_score":0.96941185,"about_ca_system_score_codex":0.000018918932,"about_ca_system_score_gemma":0.000022526696,"threshold_uncertainty_score":0.2497987},"labels":[],"label_agreement":null},{"id":"W2159381165","doi":"10.1109/isqed.2011.5770739","title":"On evaluating signal selection algorithms for post-silicon debug","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Metric (unit); Computer science; TRACE (psycholinguistics); Chip; SIGNAL (programming language); Set (abstract data type); Key (lock); Selection (genetic algorithm); State (computer science); System on a chip; Algorithm; Electronic engineering; Embedded system; Computer engineering; Engineering; Telecommunications; Artificial intelligence; Operating system","score_opus":0.10697282806722477,"score_gpt":0.310420927580538,"score_spread":0.20344809951331325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159381165","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.059612177,0.000009289013,0.9309318,0.00006415521,0.00013879917,0.00017025153,6.448626e-7,0.00029910912,0.008773745],"genre_scores_gemma":[0.9510634,1.9618294e-7,0.04792262,0.000609105,0.00008867281,0.000023622042,0.0000015005551,0.000007677635,0.0002832031],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991074,0.00003416063,0.00015001683,0.00029874328,0.00016518497,0.0002444872],"domain_scores_gemma":[0.99938405,0.00018368574,0.000057549645,0.00013828118,0.00017823276,0.000058175454],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041288536,0.00009343473,0.00008491968,0.000074867596,0.00018759127,0.00006031735,0.00028924012,0.00003897849,0.00006029553],"category_scores_gemma":[0.00013449286,0.00008008993,0.00005636322,0.00018213814,0.000009511736,0.00025741992,0.0000349217,0.00007203109,0.000044018216],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011054436,0.000062809835,0.000595202,0.0000074643517,0.000009736756,0.0000013263901,0.00054976175,0.00006728747,0.015119336,0.030489791,0.00015119613,0.952945],"study_design_scores_gemma":[0.00032300598,0.0011313807,0.0029129426,0.000020470705,0.000007097668,0.000020135456,0.000032710144,0.9545909,0.028735118,0.012015588,0.000022430326,0.00018818167],"about_ca_topic_score_codex":0.00010824022,"about_ca_topic_score_gemma":0.000014549961,"teacher_disagreement_score":0.9545236,"about_ca_system_score_codex":0.000027256328,"about_ca_system_score_gemma":0.00005747931,"threshold_uncertainty_score":0.32659724},"labels":[],"label_agreement":null},{"id":"W2160258603","doi":"10.1109/glsv.1998.665244","title":"A design-for-testability technique for detecting delay faults in logic circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Testability; Computer science; Overhead (engineering); Fault detection and isolation; Node (physics); Fault (geology); Logic gate; Design for testing; Stuck-at fault; Electronic circuit; Electronic engineering; Algorithm; Engineering; Reliability engineering; Electrical engineering","score_opus":0.09349032429759559,"score_gpt":0.2784484553709442,"score_spread":0.18495813107334863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160258603","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005117195,0.00005736958,0.9919992,0.00015621602,0.000058224912,0.0011711553,0.0000011676829,0.00031471523,0.0011247573],"genre_scores_gemma":[0.8784764,0.0000013091033,0.12082699,0.00019830336,0.000031286232,0.00039963386,4.5465654e-7,0.000009697069,0.000055938206],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99847597,0.00007016863,0.0003340552,0.00052417506,0.00011621541,0.00047941113],"domain_scores_gemma":[0.9981597,0.0011991193,0.00008581697,0.00036867027,0.00011555349,0.00007115748],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012352471,0.0001516118,0.00019320205,0.00012825531,0.00017023318,0.00006995068,0.00058103533,0.00009823936,0.000010063253],"category_scores_gemma":[0.0009822174,0.00013878872,0.000079102334,0.00048406346,0.000023506027,0.00031560476,0.00006886179,0.0001254796,0.000006913286],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.586817e-7,0.00022510496,0.0044985595,0.00013369312,0.000009196742,0.000020025343,0.0009962438,0.0015735882,0.058220826,0.0069174385,0.00011263105,0.9272921],"study_design_scores_gemma":[0.00076440023,0.00038989764,0.0007207474,0.00007902782,0.0000056229833,0.00008571595,0.00004708975,0.91673297,0.044479147,0.036091425,0.00010180227,0.000502185],"about_ca_topic_score_codex":0.0000261152,"about_ca_topic_score_gemma":0.0000322062,"teacher_disagreement_score":0.92678994,"about_ca_system_score_codex":0.00008390614,"about_ca_system_score_gemma":0.000029335039,"threshold_uncertainty_score":0.565964},"labels":[],"label_agreement":null},{"id":"W2160263648","doi":"10.1109/icvd.1994.282707","title":"Data path testability evaluation via functional testability measures","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Observability; Computer science; Path (computing); Design for testing; Controllability; Context (archaeology); Data mining; Very-large-scale integration; Algorithm; Theoretical computer science; Reliability engineering; Mathematics; Engineering; Embedded system; Programming language","score_opus":0.2576645035820368,"score_gpt":0.28992834363494097,"score_spread":0.03226384005290417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160263648","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01642636,0.0002270276,0.9661762,0.00079592346,0.00029421295,0.0002599171,0.000015180436,0.00042525685,0.015379902],"genre_scores_gemma":[0.9945471,0.000002240032,0.0050170454,0.00020654978,0.00010715163,0.000012723664,0.000028551916,0.0000051071497,0.00007349638],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975573,0.00022363347,0.000302274,0.0007833227,0.00086328626,0.00027018847],"domain_scores_gemma":[0.99715656,0.0003968293,0.00007709117,0.0018771776,0.00038345554,0.00010887714],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002858125,0.0001353298,0.00012997088,0.00004639646,0.00022731021,0.00014406082,0.0010786987,0.000050045615,0.0007878059],"category_scores_gemma":[0.001957303,0.00011514007,0.000040580086,0.00043428145,0.000061628656,0.0011574458,0.00038397498,0.00014168513,0.0001644971],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.4389477e-7,0.0002489822,0.060205016,0.000010370686,0.000008187943,0.0000015245494,0.000098211174,0.00014310068,0.0010488175,0.0008928916,0.002670553,0.9346722],"study_design_scores_gemma":[0.0001802169,0.000029078,0.11614284,0.000005528326,0.000010955739,0.00001544445,0.000011432295,0.87671983,0.00008070228,0.0058209486,0.0008227793,0.00016024112],"about_ca_topic_score_codex":0.000075785705,"about_ca_topic_score_gemma":0.00008204749,"teacher_disagreement_score":0.9781208,"about_ca_system_score_codex":0.000092701266,"about_ca_system_score_gemma":0.00008218021,"threshold_uncertainty_score":0.8625922},"labels":[],"label_agreement":null},{"id":"W2160458532","doi":"10.1109/glsv.1995.516049","title":"Statistical estimation of delay fault detectabilities and fault grading","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Benchmark (surveying); Fault (geology); Computer science; Stuck-at fault; Fault coverage; Fault model; Electronic circuit; Algorithm; Fault detection and isolation; Engineering; Artificial intelligence","score_opus":0.023513744452311757,"score_gpt":0.2397631060143629,"score_spread":0.21624936156205116,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160458532","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13002977,0.00005742118,0.8662322,0.00008511064,0.00002957342,0.000036302616,0.0000014379953,0.000081959726,0.0034462109],"genre_scores_gemma":[0.94098777,0.000004282315,0.05886543,0.000038612154,0.000009019557,0.0000018909124,4.566537e-7,0.000002690497,0.000089835885],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99937403,0.000025210304,0.00016822448,0.00016488192,0.00013200799,0.00013564163],"domain_scores_gemma":[0.99942315,0.00031764107,0.00003806098,0.00013373818,0.000036914316,0.000050513536],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011762581,0.000063650914,0.00009798256,0.000050075098,0.000069605376,0.000056953857,0.00013912392,0.000024352768,0.000045695117],"category_scores_gemma":[0.00023739133,0.000054967913,0.000014308163,0.00012258427,0.000056050467,0.0002624665,0.00004771421,0.00005120135,0.000009977344],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.365411e-8,0.000029644018,0.0018434618,0.000043846583,0.000005652373,0.0000067104556,0.0011865798,0.0009639391,0.0005813608,0.10450059,0.00012289721,0.89071524],"study_design_scores_gemma":[0.000088975205,0.000048457645,0.0020082423,0.000014268075,0.0000030657243,0.000031777956,0.00004865933,0.9897142,0.0008463728,0.007097231,0.000021592205,0.000077150195],"about_ca_topic_score_codex":0.000052582884,"about_ca_topic_score_gemma":0.0000060932475,"teacher_disagreement_score":0.9887503,"about_ca_system_score_codex":0.000009822898,"about_ca_system_score_gemma":0.000006348698,"threshold_uncertainty_score":0.22415265},"labels":[],"label_agreement":null},{"id":"W2160465664","doi":"10.1109/ats.1997.643989","title":"Built-in self-test for multi-port RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Port (circuit theory); Computer science; Built-in self-test; Embedded system; Engineering; Electronic engineering","score_opus":0.06820945911421018,"score_gpt":0.27396581419991256,"score_spread":0.2057563550857024,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160465664","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007971025,0.00008824554,0.9792837,0.0005571105,0.00015063859,0.00020222404,7.940003e-7,0.00049618067,0.011250119],"genre_scores_gemma":[0.90811366,0.000005326474,0.089714535,0.0004252631,0.000054162017,0.000019322546,5.7848985e-7,0.0000068607656,0.0016602844],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99917775,0.0000080712,0.00017006125,0.0002716675,0.0000906446,0.00028179478],"domain_scores_gemma":[0.9994445,0.00014836603,0.00003507855,0.0002756037,0.000034675966,0.00006179964],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001757306,0.00008445056,0.0001035973,0.000059790946,0.000065121756,0.00007492163,0.00048016725,0.00003614773,0.00002758288],"category_scores_gemma":[0.00013035013,0.00007535322,0.000047083093,0.00023785286,0.00000831199,0.00023726274,0.000064931446,0.000059586633,0.00008918386],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.091659e-8,0.0011779354,0.20179166,0.000061186176,0.000015640433,0.00009860581,0.0015472329,0.00009586724,0.0017057192,0.023132872,0.00763536,0.7627378],"study_design_scores_gemma":[0.0005224601,0.000053069347,0.006791404,0.000012758012,0.0000019032402,0.000018119015,0.00001323163,0.9885459,0.0004127879,0.0004030985,0.003062753,0.0001625174],"about_ca_topic_score_codex":0.000042459396,"about_ca_topic_score_gemma":0.00006715581,"teacher_disagreement_score":0.98845005,"about_ca_system_score_codex":0.000021540736,"about_ca_system_score_gemma":0.000011878832,"threshold_uncertainty_score":0.30728152},"labels":[],"label_agreement":null},{"id":"W2161122532","doi":"10.1109/tvlsi.2009.2038390","title":"Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Blocking (statistics); Computer science; Embedded system; Background debug mode interface; Software bug; System on a chip; Process (computing); Computer architecture; Chip; Parallel computing; Operating system; Software; Computer network","score_opus":0.011078198836716418,"score_gpt":0.2393542895014448,"score_spread":0.22827609066472837,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161122532","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3173838,0.000019744795,0.6784443,0.00020452686,0.0027617961,0.0005259671,0.000051978244,0.0004578144,0.0001500298],"genre_scores_gemma":[0.9960905,0.0000024642454,0.0026962461,0.00010710648,0.00038471233,0.00021595896,0.000027459544,0.000044722266,0.00043086885],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99735993,0.00015940718,0.00067828357,0.00074620225,0.0004754868,0.0005806838],"domain_scores_gemma":[0.9981041,0.00031242028,0.000278418,0.0006893602,0.0004357608,0.00017995917],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006272004,0.00036937871,0.00036205855,0.00048200638,0.0010988531,0.00075175625,0.00056988624,0.00027724917,0.000018816594],"category_scores_gemma":[0.00006506181,0.00034595132,0.00028684188,0.00054483017,0.000045217384,0.0009795466,0.000004961481,0.0007467963,0.00003150191],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015364092,0.0003020149,0.00008592921,0.00017874742,0.00007103577,0.0000099740755,0.0035889626,0.024754051,0.8990323,0.0007695456,0.000057003057,0.0711351],"study_design_scores_gemma":[0.0014089998,0.00020545696,0.00029655252,0.00053076993,0.00006824676,0.00032408084,0.0009801061,0.46300146,0.53158027,0.00022547464,0.0006131102,0.00076543697],"about_ca_topic_score_codex":0.00013074587,"about_ca_topic_score_gemma":0.0006577103,"teacher_disagreement_score":0.67870665,"about_ca_system_score_codex":0.00012673577,"about_ca_system_score_gemma":0.00012094693,"threshold_uncertainty_score":0.99989927},"labels":[],"label_agreement":null},{"id":"W2161191982","doi":"10.1109/19.982974","title":"Fault tolerance in systems design in VLSI using data compression under constraints of failure probabilities","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Université Libanaise","keywords":"Overhead (engineering); Very-large-scale integration; Benchmark (surveying); Built-in self-test; Computer science; Combinational logic; Fault coverage; Electronic circuit; Algorithm; Computer engineering; Logic gate; Engineering; Embedded system","score_opus":0.17710117267628664,"score_gpt":0.29951963819717403,"score_spread":0.12241846552088739,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161191982","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18448403,0.000056289096,0.8147903,0.00007931962,0.00018097683,0.0003310616,0.00000535533,0.00002271721,0.00004995776],"genre_scores_gemma":[0.995496,0.000030064677,0.00439817,0.00004007482,0.0000063134066,0.0000190521,0.0000014426967,0.0000046654686,0.000004238771],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986044,0.00016634983,0.00038102744,0.00030542776,0.0003790886,0.00016367857],"domain_scores_gemma":[0.99946755,0.000048198486,0.00009724497,0.00026664935,0.000076070384,0.000044296692],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006159087,0.00011205532,0.00016198558,0.00019508974,0.000081844766,0.00006111866,0.00022602564,0.000043357853,0.000005272224],"category_scores_gemma":[0.000006773594,0.000109950604,0.00001573544,0.0003040281,0.000064904336,0.00052684185,0.0000035886333,0.000115739465,7.025647e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011989323,0.00041154746,0.0022530595,0.00014847834,0.000024164472,0.000007350896,0.0018524964,0.7673506,0.048183355,0.0005254173,0.000008522403,0.179223],"study_design_scores_gemma":[0.0024827686,0.00012821016,0.0025472036,0.0014137145,0.000015908166,0.000056719102,0.0029230253,0.97375524,0.016071368,0.00029373725,0.000026201726,0.00028592654],"about_ca_topic_score_codex":0.0002896291,"about_ca_topic_score_gemma":0.00031237278,"teacher_disagreement_score":0.81101197,"about_ca_system_score_codex":0.00014779861,"about_ca_system_score_gemma":0.000102751816,"threshold_uncertainty_score":0.44836557},"labels":[],"label_agreement":null},{"id":"W2161298888","doi":"10.1109/iccd.1988.25731","title":"Integrated design and test synthesis","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Test (biology); Computer science; Design for testing; Test design; Very-large-scale integration; Design methods; Test method; Reliability engineering; Embedded system; Engineering; Mathematics","score_opus":0.03210546012461962,"score_gpt":0.21413545661514002,"score_spread":0.1820299964905204,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161298888","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027756055,0.000049922113,0.9813944,0.000108200584,0.00002753045,0.000036129997,1.00700085e-7,0.00015563694,0.01545246],"genre_scores_gemma":[0.91445196,0.0000040258074,0.08507344,0.00016307717,0.000004266987,0.0000037775503,3.661806e-8,0.0000026873208,0.00029671963],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99953693,0.000048904403,0.00007088765,0.00016161062,0.000055947912,0.00012572079],"domain_scores_gemma":[0.9988155,0.00095008983,0.00001558257,0.00014053134,0.000026514397,0.00005180272],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024727374,0.000057639212,0.000061860694,0.000035941823,0.000069351045,0.00010027169,0.00015654265,0.000019652078,0.000024266104],"category_scores_gemma":[0.0012104427,0.000043832642,0.0000107694,0.00020589556,0.00001660431,0.00014958138,0.000018443357,0.00004010106,0.000029954377],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.0968918e-8,0.00007571312,0.017876476,0.000008588404,0.000010517962,0.000038447673,0.00019969727,0.00004136013,0.010504177,0.18225142,0.0015888644,0.7874047],"study_design_scores_gemma":[0.0006981363,0.0003645623,0.014297788,0.00021180855,0.000036950114,0.00076486677,0.0003583072,0.65539473,0.27395684,0.037288807,0.0150340125,0.0015931687],"about_ca_topic_score_codex":0.000012189823,"about_ca_topic_score_gemma":0.0000011232645,"teacher_disagreement_score":0.91167635,"about_ca_system_score_codex":0.000006846502,"about_ca_system_score_gemma":0.000031861255,"threshold_uncertainty_score":0.17874433},"labels":[],"label_agreement":null},{"id":"W2161383055","doi":"10.1109/dsd.2002.1115375","title":"Use of the autocorrelation function in the classification of switching functions","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Autocorrelation; Class (philosophy); Function (biology); Computer science; Diagram; Mathematics; Artificial intelligence; Pattern recognition (psychology); Algorithm; Theoretical computer science; Statistics","score_opus":0.07367850682425046,"score_gpt":0.24192523762034715,"score_spread":0.1682467307960967,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161383055","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17494766,0.000006579114,0.82043815,0.00021348892,0.0001561562,0.00011867612,1.3847821e-7,0.000018396162,0.004100738],"genre_scores_gemma":[0.99929875,4.4869014e-7,0.0005043773,0.00007536721,0.000006789978,0.0000062368026,3.9841262e-7,0.0000015373886,0.0001061108],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"observational","domain_scores_codex":[0.9993608,0.00014153443,0.00019021251,0.00009681745,0.00014663421,0.00006397563],"domain_scores_gemma":[0.9992986,0.00021363409,0.00012396883,0.0003073737,0.000049685405,0.0000067584833],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042445195,0.000038252554,0.00004590037,0.000052177034,0.00008318298,0.000028282742,0.00019075494,0.000024643972,0.000004547391],"category_scores_gemma":[0.00022212355,0.000021374639,0.00003541857,0.000603836,0.000013357251,0.00034824762,0.000014308007,0.0000864687,0.000002513579],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.0446847e-7,0.00009779751,0.20678817,0.0000098302835,0.0000060146676,1.1537092e-7,0.001268674,0.0062705847,0.027466474,0.67266536,0.00018946224,0.08523721],"study_design_scores_gemma":[0.000072705814,0.000020003272,0.83811927,0.000019114104,0.0000061627975,0.0000035762469,0.00022984859,0.1573359,0.0003500184,0.0033884866,0.000416775,0.000038112066],"about_ca_topic_score_codex":0.000074863645,"about_ca_topic_score_gemma":0.000056728768,"teacher_disagreement_score":0.8243511,"about_ca_system_score_codex":0.000012586745,"about_ca_system_score_gemma":0.000035721227,"threshold_uncertainty_score":0.08716325},"labels":[],"label_agreement":null},{"id":"W2161640389","doi":"10.5555/996070.1009951","title":"Hardware/Software Co-testing of Embedded Memories in Complex SOCs","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Embedded system; Overhead (engineering); Computer science; Scalability; System on a chip; Software; Embedded software; Design for testing; Chip; Computer hardware; Computer architecture; Reliability engineering; Engineering; Operating system","score_opus":0.07521814429602028,"score_gpt":0.2861398443099263,"score_spread":0.210921700013906,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161640389","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13254873,0.00008582775,0.79898846,0.00008406182,0.000166738,0.00015884389,0.0000031229386,0.00045179602,0.06751243],"genre_scores_gemma":[0.8911243,7.328603e-7,0.10852167,0.00016984601,0.0000143707375,0.0000029590492,0.0000020597702,0.0000066457947,0.00015742361],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.99883103,0.000075030875,0.00031876494,0.00027050727,0.00021359709,0.00029107253],"domain_scores_gemma":[0.999032,0.0003732579,0.00010188821,0.00032197862,0.0001119271,0.000058948302],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037013736,0.00011789705,0.00021950263,0.000105741005,0.00008467649,0.00006007653,0.00045255173,0.00003899684,0.00006596017],"category_scores_gemma":[0.0011003115,0.00011086706,0.00004109318,0.0006526822,0.0000529788,0.00027846382,0.000062280815,0.00010327651,0.000022071477],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.6762514e-7,0.0002715926,0.6632756,0.0002034467,0.000028649016,0.0001265973,0.004014334,0.0016042494,0.016535977,0.11320217,0.0026510728,0.19808581],"study_design_scores_gemma":[0.005980316,0.0008609854,0.36932504,0.0009401537,0.000044039607,0.0006499841,0.0037490695,0.26205206,0.24026719,0.100690864,0.011480959,0.0039593396],"about_ca_topic_score_codex":0.000057627156,"about_ca_topic_score_gemma":0.000027156142,"teacher_disagreement_score":0.75857556,"about_ca_system_score_codex":0.000023897015,"about_ca_system_score_gemma":0.000101466125,"threshold_uncertainty_score":0.45210275},"labels":[],"label_agreement":null},{"id":"W2161969300","doi":"10.1109/ftcs.1988.5309","title":"A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Fault (geology); Benchmark (surveying); Line (geometry); Tracing; Combinational logic; Algorithm; Computer science; Mathematics; Logic gate","score_opus":0.03696100882501352,"score_gpt":0.27709684762426107,"score_spread":0.24013583879924755,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161969300","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07419498,0.00002050255,0.9223299,0.000040912782,0.00011273349,0.00014035113,0.000003203658,0.000051358238,0.0031060393],"genre_scores_gemma":[0.9984637,5.234881e-7,0.0012273496,0.00006437428,0.000008295747,0.000008979476,0.000008125388,0.0000036300348,0.00021504893],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99899334,0.0000455099,0.00029047107,0.00026276166,0.00023887101,0.00016902508],"domain_scores_gemma":[0.9989393,0.00036936416,0.00013659116,0.0002329609,0.00026683445,0.000054945063],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042025256,0.00008357961,0.00017239699,0.0002338377,0.000088213375,0.000036498743,0.00022663441,0.000034429646,0.000061159364],"category_scores_gemma":[0.0002802049,0.00007774207,0.0001689811,0.0008743955,0.000013876538,0.00010484425,0.000018450428,0.000032391476,0.000006571156],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.700873e-8,0.00012293042,0.008082715,0.000012392054,0.00009876606,3.990247e-7,0.00019606076,0.92175424,0.00043570466,0.036156174,0.000016244256,0.03312434],"study_design_scores_gemma":[0.00027817083,0.00003668354,0.007986682,0.000005031281,0.000040913386,7.8677846e-7,0.000017431725,0.9893947,0.0011931509,0.00080032623,0.00014596486,0.00010012154],"about_ca_topic_score_codex":0.0000094596935,"about_ca_topic_score_gemma":0.0000042262827,"teacher_disagreement_score":0.92426866,"about_ca_system_score_codex":0.000035670768,"about_ca_system_score_gemma":0.000060421014,"threshold_uncertainty_score":0.31702298},"labels":[],"label_agreement":null},{"id":"W2162143035","doi":"10.1109/test.1995.529850","title":"Re-examining the needs of the mixed-signal test community","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Test (biology); Test equipment; Computer science; SIGNAL (programming language); Automatic test equipment; Device under test; Reliability engineering; Mixed-signal integrated circuit; Engineering; Telecommunications; Integrated circuit; Operating system","score_opus":0.07483597843633515,"score_gpt":0.23078437217589495,"score_spread":0.15594839373955982,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162143035","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43365958,0.0002154067,0.16787775,0.0043566925,0.00039240828,0.00020751072,0.0000023702303,0.0003153034,0.39297298],"genre_scores_gemma":[0.99814045,0.000001715181,0.000249707,0.0007335323,0.000034197612,0.0000017071986,1.0373669e-7,0.0000035995602,0.0008350081],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992085,0.00020891674,0.00016610556,0.00006509,0.00018253081,0.00016882899],"domain_scores_gemma":[0.9978,0.0012715185,0.00008472752,0.0007664985,0.00004876016,0.000028474627],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006103123,0.00007430806,0.0000845748,0.00003205074,0.00052191113,0.000072339324,0.0017902574,0.000025533744,0.000068196445],"category_scores_gemma":[0.00024617213,0.000037703805,0.00004742895,0.00062160706,0.000104464205,0.00013703185,0.00041326936,0.0003026127,0.000021750777],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.843955e-8,0.00041467388,0.24301031,0.000033804907,0.000035172176,0.0000037625914,0.028084198,0.00034721184,0.0076572224,0.03660108,0.015307199,0.66850525],"study_design_scores_gemma":[0.00093241234,0.00059049594,0.398999,0.000354277,0.000051400184,0.00013076671,0.021380637,0.53886217,0.025105959,0.008435168,0.0042811143,0.00087660475],"about_ca_topic_score_codex":0.00017112732,"about_ca_topic_score_gemma":0.000067932706,"teacher_disagreement_score":0.66762865,"about_ca_system_score_codex":0.000009514033,"about_ca_system_score_gemma":0.000012665366,"threshold_uncertainty_score":0.4014171},"labels":[],"label_agreement":null},{"id":"W2162203172","doi":"10.1109/tcad.2007.895791","title":"Test and Measurement of Analog and RF Cores in Mixed-Signal SoC Environment","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Chip; Waveform; Bandwidth (computing); Electronic engineering; Amplifier; CMOS; Sampling (signal processing); System on a chip; Test method; Engineering; Computer science; Electrical engineering; Voltage; Telecommunications; Detector; Embedded system","score_opus":0.042336293711384615,"score_gpt":0.22148011225798325,"score_spread":0.17914381854659864,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162203172","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050875284,0.0009160127,0.94751525,0.000019567147,0.00021594267,0.00035677335,0.000013362278,0.00004252487,0.00004529713],"genre_scores_gemma":[0.9982244,0.00014634714,0.0015510982,0.000023125498,0.000021884436,0.000011149811,7.699832e-7,0.000012587176,0.000008677284],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977985,0.00016555967,0.0007823726,0.0004933987,0.00044692354,0.0003132615],"domain_scores_gemma":[0.99855524,0.0006319741,0.00024781557,0.00025884833,0.00015188513,0.0001542426],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016428251,0.0002659329,0.00050378754,0.00045045678,0.00012128621,0.00009103086,0.00024091806,0.00012615978,0.000002278886],"category_scores_gemma":[0.000012400274,0.00023264356,0.000051904964,0.00035875096,0.00015593095,0.00019638213,0.0000054875327,0.00023850946,8.7530685e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009172716,0.00058153307,0.0024433255,0.00028032556,0.00013991882,0.00006116824,0.0011335136,0.023290826,0.116421945,0.0008729116,0.00003693654,0.8547284],"study_design_scores_gemma":[0.0027924052,0.0030734674,0.019273048,0.0022748725,0.00008113812,0.00044404555,0.0007410107,0.9007795,0.0691599,0.00043146967,0.00007320798,0.0008759524],"about_ca_topic_score_codex":0.00038355956,"about_ca_topic_score_gemma":0.000039825933,"teacher_disagreement_score":0.9473491,"about_ca_system_score_codex":0.000087533124,"about_ca_system_score_gemma":0.00007876955,"threshold_uncertainty_score":0.9486929},"labels":[],"label_agreement":null},{"id":"W2162281676","doi":"10.1109/vtest.1996.510896","title":"Oscillation-test strategy for analog and mixed-signal integrated circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":170,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Oscillation (cell signaling); Analogue electronics; Automatic test pattern generation; Electronic circuit; Electronic engineering; Computer science; Operational amplifier; Test method; Mixed-signal integrated circuit; Design for testing; Amplifier; Control theory (sociology); Engineering; Electrical engineering; Mathematics; Artificial intelligence; CMOS; Statistics","score_opus":0.05099020794584744,"score_gpt":0.24573746212947248,"score_spread":0.19474725418362504,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162281676","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07413988,0.00021747817,0.90881765,0.00036161972,0.00009308559,0.000201222,0.000009312234,0.00032839086,0.01583138],"genre_scores_gemma":[0.99781984,0.000008352641,0.0010585636,0.0001907537,0.000054331053,0.000008096512,0.000004772542,0.0000068770114,0.00084841915],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99904513,0.000020734476,0.00019957185,0.00034340998,0.00012468186,0.00026646227],"domain_scores_gemma":[0.9991482,0.00036882813,0.000054970118,0.00018101117,0.00013879218,0.000108188106],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016578607,0.00012506214,0.0001333447,0.000094985946,0.00018431233,0.00025066413,0.00028002786,0.000054086424,0.000067490764],"category_scores_gemma":[0.00013233503,0.00010688924,0.000038601633,0.00035925003,0.000036151014,0.00040519913,0.000038632395,0.00007820312,0.000028535955],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.3101746e-8,0.0000665671,0.022702077,0.000020313944,0.000014625984,0.000010006293,0.00018563532,0.00038426125,0.002302748,0.026548224,0.002956529,0.94480896],"study_design_scores_gemma":[0.00056677184,0.00029080675,0.025507612,0.000035355,0.000011174683,0.00008132994,0.00007620073,0.96450365,0.0009772943,0.0062062475,0.0013449958,0.00039858228],"about_ca_topic_score_codex":0.000036349305,"about_ca_topic_score_gemma":0.000043776057,"teacher_disagreement_score":0.9641194,"about_ca_system_score_codex":0.000017572482,"about_ca_system_score_gemma":0.000024825145,"threshold_uncertainty_score":0.43588167},"labels":[],"label_agreement":null},{"id":"W2162547993","doi":"10.1109/test.1991.519709","title":"Cube-Contained Random Patterns and their Application to the Complete Testing of Synthesized Multi-le","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Cube (algebra); Computer science; Algorithm; Combinatorics; Mathematics","score_opus":0.03305151436652429,"score_gpt":0.23417608877315563,"score_spread":0.20112457440663134,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162547993","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.077996396,0.000033018787,0.9191754,0.0019235547,0.000013190274,0.00025232125,0.0000025403333,0.00010076946,0.00050282775],"genre_scores_gemma":[0.97574097,9.657725e-7,0.023570104,0.0005751259,0.000049413735,0.000025728223,6.9382963e-7,0.0000053004355,0.000031702795],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99926513,0.000055969118,0.00021031404,0.00022616287,0.00008180081,0.00016061414],"domain_scores_gemma":[0.9987251,0.00074296194,0.00008243633,0.0003249975,0.00007131037,0.000053158336],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004264813,0.00009392132,0.00015570184,0.000038798495,0.00014997445,0.000059818474,0.0004528229,0.000018657287,0.0000020820721],"category_scores_gemma":[0.00021209671,0.00005724626,0.000030443354,0.00019284798,0.000020380832,0.00013147852,0.00012962618,0.000053220163,0.000008950903],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012340803,0.0000481584,0.009225106,0.000013213728,0.000011993815,4.121089e-7,0.0012054312,0.00057952147,0.05435506,0.0031161963,0.00002320881,0.93142045],"study_design_scores_gemma":[0.0010221605,0.000026208121,0.019708425,0.00003596803,0.000003730636,0.000013153012,0.00014549716,0.97031593,0.007929097,0.0001947915,0.00047737258,0.00012767808],"about_ca_topic_score_codex":0.00044033895,"about_ca_topic_score_gemma":0.00022274439,"teacher_disagreement_score":0.9697364,"about_ca_system_score_codex":0.000009186487,"about_ca_system_score_gemma":0.000021070195,"threshold_uncertainty_score":0.23344347},"labels":[],"label_agreement":null},{"id":"W2162571237","doi":"10.1109/icecs.2007.4510936","title":"New Analog Test Metrics Based on Probabilistic and Deterministic Combination Approaches","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Metric (unit); Parametric statistics; Probabilistic logic; Computer science; Design for testing; Fault (geology); Automatic test pattern generation; Fault detection and isolation; Algorithm; Reliability engineering; Mathematics; Engineering; Statistics; Artificial intelligence; Electronic circuit","score_opus":0.05380506355680768,"score_gpt":0.2442380959636529,"score_spread":0.19043303240684523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162571237","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0045003244,0.000018798106,0.9742378,0.0002211204,0.00006372871,0.00012422564,4.2406901e-7,0.00016230179,0.020671306],"genre_scores_gemma":[0.97686803,3.851754e-7,0.022613987,0.00029055765,0.000032563043,0.0000017807416,0.0000021606531,0.0000056025215,0.00018491456],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990092,0.000019886054,0.00018826447,0.00032282306,0.00022939683,0.00023041008],"domain_scores_gemma":[0.9981392,0.0013502857,0.00006425738,0.00025747862,0.00004210234,0.00014669346],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005790697,0.000113085385,0.00011326829,0.00025599357,0.0001116862,0.0001539813,0.00028141725,0.000045488858,0.0000044381454],"category_scores_gemma":[0.0010874233,0.00009724622,0.000024651512,0.0007704688,0.000028548246,0.00014059823,0.000047809128,0.0000907602,0.00001039387],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.4448635e-7,0.00016368135,0.021859426,0.000031999945,0.0000027637213,0.0000260817,0.0000750693,0.00021751634,0.000075842916,0.079408,0.00011675631,0.89802253],"study_design_scores_gemma":[0.00038002987,0.00034714738,0.059878856,0.000022438933,0.000009022986,0.000015115466,0.000012348928,0.9308354,0.00026424802,0.007962739,0.00008017367,0.00019246397],"about_ca_topic_score_codex":0.000027891298,"about_ca_topic_score_gemma":0.000022971177,"teacher_disagreement_score":0.9723677,"about_ca_system_score_codex":0.0000379355,"about_ca_system_score_gemma":0.000070441674,"threshold_uncertainty_score":0.39655858},"labels":[],"label_agreement":null},{"id":"W2162632189","doi":"10.1109/dbt.2005.1531296","title":"On the test quality evaluation of current testing techniques","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Current (fluid); Yield (engineering); Quality (philosophy); Computer science; Reliability engineering; Test (biology); Data mining; Engineering; Electrical engineering; Materials science","score_opus":0.2566055290372551,"score_gpt":0.40140840230724023,"score_spread":0.14480287326998514,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162632189","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27780578,0.00023175156,0.54597783,0.0030127992,0.00015052878,0.0006386271,0.0000021777767,0.0008262156,0.17135432],"genre_scores_gemma":[0.99361765,7.3006703e-7,0.0061013983,0.0001892392,0.00006178525,0.000012100144,2.0618444e-7,0.0000022367926,0.000014671842],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989346,0.0001237372,0.00021420784,0.00015866607,0.00045808035,0.000110657274],"domain_scores_gemma":[0.9974848,0.0017459649,0.00011804561,0.00033460767,0.000295718,0.000020884374],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0028696489,0.000061223174,0.00006829854,0.000036627844,0.000088544555,0.000039515406,0.00040366928,0.000015245389,0.000018923307],"category_scores_gemma":[0.0043428172,0.000037904254,0.000027085229,0.00029004406,0.000022637052,0.00014474626,0.00006378738,0.00008698342,0.000016636803],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.4173437e-8,0.000056011795,0.0031560785,0.0000033157942,7.5845804e-7,3.0822875e-8,0.00006766624,0.000057825968,0.0026263325,0.04830189,0.0001758184,0.94555426],"study_design_scores_gemma":[0.00021767721,0.00017090987,0.046037238,0.0002515599,0.000017048735,0.0000059473127,0.00004207712,0.7864485,0.09686898,0.06910871,0.0005240876,0.000307269],"about_ca_topic_score_codex":0.00002191454,"about_ca_topic_score_gemma":0.000008274038,"teacher_disagreement_score":0.945247,"about_ca_system_score_codex":0.000036542537,"about_ca_system_score_gemma":0.00007224579,"threshold_uncertainty_score":0.5199072},"labels":[],"label_agreement":null},{"id":"W2162972716","doi":"10.1109/test.2001.966702","title":"Identifying redundant gate replacements in verification by error modeling","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Redundancy (engineering); Combinational logic; Computer science; Algorithm; Fault detection and isolation; Identification (biology); Reliability engineering; Automatic test pattern generation; Electronic circuit; Computer engineering; Logic gate; Engineering; Artificial intelligence","score_opus":0.0903996351668785,"score_gpt":0.2747055919965391,"score_spread":0.1843059568296606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162972716","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.106060795,0.00016934087,0.8859973,0.00028427786,0.000115655246,0.00007178477,3.1595656e-7,0.00015786782,0.0071426374],"genre_scores_gemma":[0.9948866,0.000017878883,0.003929598,0.00015624698,0.0000133347685,0.000006376386,0.0000018593303,0.000005163145,0.0009829365],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990187,0.000029402383,0.00023862197,0.00032280543,0.00017156369,0.00021887735],"domain_scores_gemma":[0.99955666,0.000015535212,0.0000503518,0.00030787176,0.000025478352,0.000044091317],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026822084,0.000074196185,0.00007798443,0.000081775914,0.000092973634,0.00014331611,0.00036184536,0.0000266266,0.000037428068],"category_scores_gemma":[0.000040079623,0.00007436484,0.000021713518,0.0003033925,0.00000700392,0.0005304476,0.00006537253,0.00008364357,0.00009771745],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013164519,0.00075625256,0.013655543,0.00013396342,0.000046305013,0.00010451689,0.011708128,0.06379844,0.20631424,0.023201207,0.011981748,0.66829836],"study_design_scores_gemma":[0.00014479864,0.000007987702,0.00007758535,0.000030783434,9.681786e-7,0.000004732363,0.000051916762,0.99818045,0.0007330507,0.0005737264,0.000096413234,0.00009760252],"about_ca_topic_score_codex":0.00010954685,"about_ca_topic_score_gemma":0.000009097113,"teacher_disagreement_score":0.934382,"about_ca_system_score_codex":0.00004622795,"about_ca_system_score_gemma":0.0000063593966,"threshold_uncertainty_score":0.30325103},"labels":[],"label_agreement":null},{"id":"W2162979607","doi":"10.1109/date.2007.364595","title":"Low Cost Debug Architecture using Lossy Compression for Silicon Debug","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":74,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Background debug mode interface; Computer science; Lossy compression; Embedded system; Field-programmable gate array; TRACE (psycholinguistics); Computer architecture; Operating system","score_opus":0.03580331556783997,"score_gpt":0.29525375587941305,"score_spread":0.25945044031157305,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162979607","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.080403216,0.000051980194,0.91659546,0.00013595159,0.00022308083,0.00025862915,0.0000014608321,0.0002695555,0.0020606902],"genre_scores_gemma":[0.9589646,7.885643e-7,0.03989169,0.00078905607,0.00018633422,0.000003846191,0.0000033574172,0.000012681806,0.00014768924],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869,0.00002252662,0.0002389861,0.00037344845,0.00019387956,0.00048114706],"domain_scores_gemma":[0.99897677,0.0003590315,0.00008197053,0.000345683,0.0000877677,0.00014877279],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038848526,0.0001521206,0.0001602316,0.000112529844,0.000275827,0.00013086009,0.00055421545,0.000076159246,0.000009969609],"category_scores_gemma":[0.00008822389,0.00012326386,0.00008617672,0.00027189188,0.000034918325,0.00021014355,0.00013338616,0.0001366022,0.000010135892],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018228058,0.000074660704,0.0032772443,0.000047024874,0.000009391305,0.00002246883,0.00030101303,0.002288688,0.07024488,0.0038498957,0.0003165691,0.91956633],"study_design_scores_gemma":[0.0011037474,0.00011330169,0.0046354304,0.00029073603,0.000014981858,0.00018567633,0.000061502076,0.8189868,0.16382602,0.006011168,0.004102713,0.00066795025],"about_ca_topic_score_codex":0.000053999003,"about_ca_topic_score_gemma":0.00006087611,"teacher_disagreement_score":0.9188984,"about_ca_system_score_codex":0.000042458058,"about_ca_system_score_gemma":0.000047954483,"threshold_uncertainty_score":0.50265545},"labels":[],"label_agreement":null},{"id":"W2163210470","doi":"10.1109/etc.1993.246565","title":"A deductive method for simulating transistor stuck-open faults in CMOS circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"CMOS; Computer science; Transistor; Electronic circuit; Electronic engineering; Electrical engineering; Engineering","score_opus":0.09269249974085134,"score_gpt":0.33426922519591395,"score_spread":0.24157672545506262,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163210470","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0040923394,0.00006544297,0.9757081,0.00063690875,0.00010932624,0.0005786927,0.000002130577,0.00012648602,0.018680522],"genre_scores_gemma":[0.89545405,8.3188957e-7,0.103261255,0.00046893366,0.000056797086,0.000058314454,7.5755634e-7,0.000011885745,0.00068716164],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985013,0.00009902582,0.00031181253,0.00054010557,0.0001576761,0.00039009072],"domain_scores_gemma":[0.9987758,0.0006631567,0.00008068635,0.0003091967,0.00008443186,0.000086719396],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006070684,0.0001480075,0.00025361488,0.000116650874,0.00015890211,0.00015043722,0.0010435262,0.000055967677,0.000037079546],"category_scores_gemma":[0.00028072303,0.00013984289,0.000074171585,0.00051628496,0.000013656055,0.0007318426,0.00011267881,0.00012118447,0.000017490645],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.4525076e-7,0.00010844394,0.0005724671,0.000019866058,0.000013483189,0.000010725784,0.0048799296,0.00217824,0.0014064141,0.006062895,0.0001922544,0.984555],"study_design_scores_gemma":[0.0011752447,0.000092986294,0.0007278203,0.00005103514,0.000006746874,0.000016910393,0.00023268539,0.9921776,0.00075525284,0.0036835242,0.0007933082,0.00028685722],"about_ca_topic_score_codex":0.00020544851,"about_ca_topic_score_gemma":0.00013824731,"teacher_disagreement_score":0.9899994,"about_ca_system_score_codex":0.000070138194,"about_ca_system_score_gemma":0.00003064539,"threshold_uncertainty_score":0.57026273},"labels":[],"label_agreement":null},{"id":"W2163383575","doi":"10.1109/ats.1998.741610","title":"Non-intrusive testing of high-speed CML circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Electronic circuit; Computer science; Fault (geology); Spice; Synchronous optical networking; Electronic engineering; Fault coverage; Automatic test pattern generation; Logic gate; Reliability engineering; Embedded system; Engineering; Electrical engineering; Telecommunications","score_opus":0.03859716480584348,"score_gpt":0.2226265975479907,"score_spread":0.18402943274214723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163383575","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30618125,0.00011530262,0.4857864,0.0005362977,0.0004263681,0.00019695719,0.0000015459665,0.0005412812,0.20621459],"genre_scores_gemma":[0.9936704,0.0000018010975,0.0053292178,0.00025674145,0.000089102105,0.0000013459647,3.7650656e-7,0.000007745638,0.0006432766],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988568,0.000017630382,0.00027339094,0.00031356103,0.00023788857,0.00030074915],"domain_scores_gemma":[0.99896544,0.00023889155,0.00013102595,0.0004047371,0.00017133789,0.00008859001],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014906903,0.00012047793,0.00019484284,0.00010092835,0.00010172179,0.00006505891,0.00067964726,0.000044311193,0.000107099244],"category_scores_gemma":[0.00026603971,0.00010911182,0.000047934587,0.00070838374,0.00003762338,0.0003223031,0.00014762528,0.000104055114,0.00016087819],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.2716481e-8,0.00010329993,0.014570215,0.000028998043,0.000019498693,0.000054640434,0.00084733,0.00035812214,0.027489418,0.016866969,0.0012310278,0.9384305],"study_design_scores_gemma":[0.0010346362,0.00031460577,0.036384046,0.00021822385,0.000020322852,0.00017122328,0.00009657252,0.91010153,0.044299755,0.006313416,0.00027808634,0.0007675869],"about_ca_topic_score_codex":0.00018954564,"about_ca_topic_score_gemma":0.000005188311,"teacher_disagreement_score":0.9376629,"about_ca_system_score_codex":0.000019139672,"about_ca_system_score_gemma":0.000020980222,"threshold_uncertainty_score":0.44494507},"labels":[],"label_agreement":null},{"id":"W2163437963","doi":"10.1109/ccece.1999.807228","title":"A comparative analysis of high-speed digital test techniques","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Computer science; Task (project management); Computer architecture; Integrated circuit; Electronic circuit; Digital electronics; Embedded system; Electronic engineering; Engineering; Electrical engineering; Systems engineering; Operating system","score_opus":0.027094831241379812,"score_gpt":0.2670710050480893,"score_spread":0.23997617380670946,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163437963","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06719144,0.000022683367,0.7746011,0.000052014682,0.000021134303,0.000070826936,0.0000064958112,0.0002835081,0.1577508],"genre_scores_gemma":[0.99125046,6.572717e-7,0.008403376,0.000054390373,0.0000051467773,0.0000012798708,0.0000026475552,0.0000016218802,0.00028044847],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999305,0.000018694356,0.00019126147,0.00020395042,0.00014565849,0.00013542356],"domain_scores_gemma":[0.99925685,0.00023767939,0.00008098882,0.0002768534,0.000102652826,0.0000449962],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011032307,0.00008066883,0.00026492955,0.00022874771,0.00004087909,0.00009883616,0.00031475083,0.000023564333,0.00002514772],"category_scores_gemma":[0.00011362312,0.000065774446,0.000087887805,0.0016468083,0.000038398175,0.0003506125,0.000043059204,0.000045744302,0.000010356026],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.6930468e-7,0.00075704546,0.18361107,0.000015948783,0.00094400806,0.000027010716,0.0018681388,0.0004927136,0.018445754,0.70518374,0.0009972315,0.087657064],"study_design_scores_gemma":[0.0008431879,0.00096457434,0.12951642,0.00009788132,0.00073982263,0.00005230166,0.00075811334,0.23841016,0.5924561,0.0301132,0.0042254115,0.0018228351],"about_ca_topic_score_codex":0.000043986394,"about_ca_topic_score_gemma":0.000011594474,"teacher_disagreement_score":0.924059,"about_ca_system_score_codex":0.0000124296075,"about_ca_system_score_gemma":0.000028720133,"threshold_uncertainty_score":0.26822042},"labels":[],"label_agreement":null},{"id":"W2163610678","doi":"10.1109/imtc.2001.928815","title":"On using twisted-ring counters for testing embedded cores in system-on-a-chip designs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Test compression; Automatic test pattern generation; Computer science; Benchmark (surveying); Code coverage; Test set; Design for testing; Built-in self-test; Test (biology); Automatic test equipment; Embedded system; Electronic circuit; Reliability engineering; Engineering; Testability; Artificial intelligence; Software","score_opus":0.17080298124248505,"score_gpt":0.28677495057445257,"score_spread":0.11597196933196752,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163610678","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3191848,0.000029247496,0.6667119,0.000036436697,0.00026069404,0.00030253566,0.0000014678574,0.00040760936,0.013065307],"genre_scores_gemma":[0.979444,2.1631041e-7,0.020038506,0.00033260733,0.00007077101,0.000014540292,4.3880303e-7,0.00001693204,0.00008195825],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849313,0.000052010473,0.00032400785,0.00044698667,0.00023143525,0.0004524045],"domain_scores_gemma":[0.9982201,0.001184962,0.00011512879,0.00033047012,0.00006929542,0.00008003489],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039494535,0.00018106181,0.00021124973,0.00021965345,0.00021224852,0.00020007399,0.00047939864,0.00005192793,0.0000035947496],"category_scores_gemma":[0.00045459758,0.00016519813,0.000055951183,0.0004866554,0.000027243652,0.00023633539,0.000052306354,0.00012875212,0.000024372363],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009337491,0.0007729298,0.038418572,0.0011436784,0.00009193461,0.00060734263,0.009285964,0.3166127,0.043531455,0.30389652,0.0011876259,0.28444195],"study_design_scores_gemma":[0.00043534982,0.0001449829,0.0004451951,0.0006479982,0.0000039280444,0.000039349598,0.00013637212,0.9969678,0.0006146192,0.00034698093,0.0000053169792,0.00021210435],"about_ca_topic_score_codex":0.00009664967,"about_ca_topic_score_gemma":0.000012341209,"teacher_disagreement_score":0.6803551,"about_ca_system_score_codex":0.00017733617,"about_ca_system_score_gemma":0.000024927418,"threshold_uncertainty_score":0.67365843},"labels":[],"label_agreement":null},{"id":"W2163733344","doi":"10.5555/882452.874405","title":"Incremental Diagnosis and Correction of Multiple Faults and Errors","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Heuristics; Computer science; Debugging; Algorithm; Simple (philosophy); Fault (geology); Fault coverage; Computer engineering; Electronic circuit; Programming language","score_opus":0.032301530620038474,"score_gpt":0.22792174758432585,"score_spread":0.19562021696428739,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163733344","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9830359,0.00015049042,0.0131043745,0.000095723546,0.000110596986,0.000046971032,4.7492395e-7,0.000053068998,0.0034023754],"genre_scores_gemma":[0.9989134,0.00003509883,0.00089109334,0.0000609768,0.0000098049895,0.000002831755,1.6688226e-7,0.0000016182203,0.00008501953],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99963796,0.000011773232,0.000081935425,0.00012948205,0.00006536913,0.000073465686],"domain_scores_gemma":[0.99975157,0.00009904301,0.000029928016,0.00007038607,0.000014468705,0.00003459693],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000057295787,0.000042512034,0.000058118254,0.000036804617,0.000054792465,0.000017299186,0.00006525513,0.000016330827,0.000014854766],"category_scores_gemma":[0.000060514245,0.00003755672,0.000009407597,0.000094398325,0.000024232762,0.00018706021,0.00006215144,0.000029043718,0.0000025067438],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.548988e-8,0.000032544507,0.5110072,0.000006809988,0.0000035660166,0.0000016394276,0.0004999399,0.000011303499,0.0012880572,0.00013072835,0.00042450312,0.4865937],"study_design_scores_gemma":[0.00036400234,0.000106425716,0.16142109,0.000033522643,0.0000041527783,0.000027459902,0.00016039307,0.8272032,0.010301474,0.00006478666,0.00019546275,0.00011802311],"about_ca_topic_score_codex":0.00023599128,"about_ca_topic_score_gemma":0.00006350082,"teacher_disagreement_score":0.8271919,"about_ca_system_score_codex":0.0000053996823,"about_ca_system_score_gemma":0.0000014461169,"threshold_uncertainty_score":0.15315187},"labels":[],"label_agreement":null},{"id":"W2163956547","doi":"10.1109/mt.1993.263148","title":"An optimal march test for locating faults in DRAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Dram; Megabit; Fault (geology); Test (biology); Fault coverage; Computer science; Upper and lower bounds; Siemens; Algorithm; Embedded system; Computer hardware; Mathematics; Engineering; Electronic circuit; Electrical engineering; Telecommunications; Geology","score_opus":0.04028003981434004,"score_gpt":0.27348276643900266,"score_spread":0.23320272662466263,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163956547","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06997283,0.000037451966,0.9188973,0.0005652598,0.00006083125,0.00016388102,0.0000010086967,0.00021552049,0.010085933],"genre_scores_gemma":[0.9439851,9.309365e-7,0.055452805,0.00021525405,0.000060165254,0.000014072282,0.0000011407716,0.0000056327103,0.0002648764],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99914116,0.000014474387,0.00016189914,0.00028539685,0.000102802056,0.00029424488],"domain_scores_gemma":[0.999343,0.0002647604,0.000029559986,0.00025673394,0.000040432198,0.00006551469],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022525183,0.00007523587,0.0000853065,0.00006716656,0.00008879732,0.000096462965,0.0005292118,0.00003115041,0.000023838831],"category_scores_gemma":[0.00015646775,0.000069789625,0.000023818617,0.0002911946,0.0000148209665,0.00039654356,0.00005192595,0.00007501197,0.000030770418],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.941471e-8,0.0001918567,0.017083911,0.000017360913,0.0000016033473,0.00001444823,0.0009719497,0.0012911769,0.0019224074,0.0035756852,0.00023005581,0.97469944],"study_design_scores_gemma":[0.0002106088,0.00011644873,0.002533338,0.000018552942,5.771392e-7,0.000010702936,0.00007408978,0.9961073,0.00050181977,0.00018384993,0.00012758876,0.00011514004],"about_ca_topic_score_codex":0.000059585203,"about_ca_topic_score_gemma":0.000041964162,"teacher_disagreement_score":0.9948161,"about_ca_system_score_codex":0.000020301011,"about_ca_system_score_gemma":0.000011512927,"threshold_uncertainty_score":0.28459385},"labels":[],"label_agreement":null},{"id":"W2164105859","doi":"10.1109/iwv.2000.844545","title":"On-line error detection in multiplexor based FPGAs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Computer science; Multiplexer; Field-programmable gate array; Line (geometry); Fault detection and isolation; Fault (geology); Fault coverage; Error detection and correction; Stuck-at fault; Automatic test pattern generation; Computer hardware; Embedded system; Electronic engineering; Algorithm; Electronic circuit; Engineering; Electrical engineering; Multiplexing; Artificial intelligence; Mathematics","score_opus":0.06968966263047428,"score_gpt":0.25996111973854813,"score_spread":0.19027145710807386,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164105859","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07245839,0.000014211443,0.9162868,0.0006763083,0.00015472196,0.000079531,2.7186235e-7,0.00027285545,0.010056901],"genre_scores_gemma":[0.99584526,4.028307e-7,0.0028816056,0.00087348954,0.000030920575,0.00000609419,2.3872576e-7,0.0000041565077,0.0003578171],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99931073,0.000028089198,0.00013021722,0.00022988139,0.00012065938,0.00018043385],"domain_scores_gemma":[0.999539,0.00013371192,0.000027044638,0.00023360547,0.000020483712,0.000046143607],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000122488,0.00007284838,0.000071713934,0.00012257739,0.000054833385,0.00004356797,0.00024943752,0.000031069616,0.00008834885],"category_scores_gemma":[0.0001312809,0.00006367244,0.000029836261,0.00037137076,0.000009584556,0.00014843754,0.000023294002,0.00009673549,0.00021161514],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.7441467e-7,0.00026462798,0.0012255015,0.000008818096,0.000002133286,0.000048936126,0.0001793296,0.020246126,0.0054312013,0.003391146,0.00023907887,0.9689627],"study_design_scores_gemma":[0.00033047257,0.000076186705,0.0011852565,0.000013424541,4.7540252e-7,0.0000039322476,0.0000040912428,0.99214333,0.0056355917,0.00039588453,0.00012400474,0.00008733667],"about_ca_topic_score_codex":0.00007068582,"about_ca_topic_score_gemma":0.00016438699,"teacher_disagreement_score":0.97189724,"about_ca_system_score_codex":0.000029964187,"about_ca_system_score_gemma":0.0000064420096,"threshold_uncertainty_score":0.2719955},"labels":[],"label_agreement":null},{"id":"W2164135279","doi":"10.1145/2206781.2206827","title":"Lazy suspect-set computation","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; University of Toronto","funders":"","keywords":"Debugging; Computer science; Suspect; Automatic test pattern generation; Iddq testing; Test set; Set (abstract data type); Test vector; Fault detection and isolation; Computation; Software bug; Chip; Computer engineering; Algorithm; Reliability engineering; Embedded system; Software; Artificial intelligence; Programming language; Electronic circuit; Engineering; Electronic engineering; CMOS","score_opus":0.042057996257040486,"score_gpt":0.27713120051302376,"score_spread":0.23507320425598327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164135279","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019993462,0.00005926709,0.91666025,0.00026059643,0.00022910944,0.000028478142,1.6113067e-7,0.00027205452,0.062496603],"genre_scores_gemma":[0.99138814,6.080876e-7,0.007844784,0.00034154812,0.00012826388,0.0000010743371,0.0000014408271,0.0000025849017,0.0002915394],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99949217,0.000019440287,0.0000796305,0.00009833581,0.000103494946,0.00020693432],"domain_scores_gemma":[0.9997039,0.000057374815,0.000024383045,0.00011776789,0.000024632101,0.00007197569],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017178137,0.000048119804,0.00005002442,0.00003560758,0.000068538175,0.00006130624,0.00019684438,0.000016824899,0.000023710736],"category_scores_gemma":[0.000022176646,0.00004125939,0.000020801634,0.0001782932,0.000008501691,0.000480444,0.000059509253,0.000042177955,0.00031449288],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.9533266e-8,0.000079913596,0.074585445,0.000009657163,0.000009812036,0.000005647599,0.0015616091,0.00014769057,0.0012786406,0.45184022,0.00961589,0.46086544],"study_design_scores_gemma":[0.0010906663,0.00017026057,0.34529048,0.00004994067,0.000018199382,0.0003027069,0.00040418247,0.586035,0.0080728615,0.034604546,0.022610137,0.0013509908],"about_ca_topic_score_codex":0.000023124283,"about_ca_topic_score_gemma":0.0000025073243,"teacher_disagreement_score":0.9713947,"about_ca_system_score_codex":0.000013078369,"about_ca_system_score_gemma":0.0000107857395,"threshold_uncertainty_score":0.40422744},"labels":[],"label_agreement":null},{"id":"W2164251057","doi":"10.1109/ats.1994.367226","title":"Design of random pattern testable floating point adders","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Adder; Testability; Point (geometry); Design for testing; Computer science; Test (biology); Arithmetic; Engineering; Reliability engineering; Mathematics; Telecommunications","score_opus":0.044649835615354856,"score_gpt":0.21152342858259093,"score_spread":0.16687359296723608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164251057","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001092479,0.00008687618,0.98587096,0.00019307066,0.000056590183,0.000082986924,2.1125902e-7,0.00014072114,0.01247611],"genre_scores_gemma":[0.972563,0.000004847246,0.026759159,0.00029645048,0.000025290183,0.0000020950865,1.8674778e-7,0.000005278338,0.0003436777],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99915415,0.000056231842,0.00021362376,0.0001937758,0.00015954068,0.00022269606],"domain_scores_gemma":[0.99922097,0.0003418786,0.00007871915,0.00025613498,0.000051830815,0.000050494058],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003210589,0.000081055514,0.00013709745,0.000056243392,0.000074756186,0.00005650625,0.00038738037,0.000023478344,0.00022310256],"category_scores_gemma":[0.00012749385,0.000068536305,0.000038470786,0.0002381483,0.000018184064,0.00029532233,0.0000687599,0.000061563354,0.0000568947],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.3730854e-7,0.00009972464,0.00443239,0.000031664098,0.000020661975,0.000026346008,0.0019718064,0.005547113,0.014730352,0.00081449264,0.0038094274,0.9685158],"study_design_scores_gemma":[0.00066123734,0.000053418386,0.00010735402,0.000039332026,0.00000353226,0.000015117841,0.000067501336,0.9918181,0.0065978174,0.00047296163,0.00003630676,0.00012735251],"about_ca_topic_score_codex":0.00008552854,"about_ca_topic_score_gemma":0.0000018336183,"teacher_disagreement_score":0.98627096,"about_ca_system_score_codex":0.000009133256,"about_ca_system_score_gemma":0.000011300388,"threshold_uncertainty_score":0.27948293},"labels":[],"label_agreement":null},{"id":"W2164475427","doi":"10.1109/ccece.1999.807263","title":"On testing of static neighborhood pattern sensitive faults","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science","score_opus":0.025946520587235372,"score_gpt":0.2353595404767464,"score_spread":0.20941301988951103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164475427","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07437966,0.0000038046683,0.8549945,0.00005954036,0.00006888654,0.000054826578,0.0000010598795,0.000099606994,0.07033815],"genre_scores_gemma":[0.9923837,1.906164e-7,0.006970784,0.0005591235,0.000009433159,0.0000010445312,3.6420082e-7,0.0000050914746,0.000070239395],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991595,0.00006479309,0.00017631553,0.00022395414,0.00017587842,0.00019955248],"domain_scores_gemma":[0.99886864,0.0006547218,0.000084883206,0.00023637287,0.00010138102,0.000054017386],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018735511,0.0000904456,0.00011947454,0.000057808105,0.000054924887,0.000023879535,0.0001781456,0.00002077204,0.00000892083],"category_scores_gemma":[0.0006327736,0.000076285345,0.000028268243,0.00031869087,0.000016329623,0.00012871825,0.000030523108,0.00007620108,0.00003637979],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.7226675e-7,0.00019024838,0.029839864,0.000046275403,0.000027212322,0.00011727703,0.001417429,0.0010552407,0.006738657,0.17693967,0.00015198541,0.783476],"study_design_scores_gemma":[0.0016518029,0.0011850395,0.03808224,0.0005984472,0.000024106905,0.00026748207,0.00065864285,0.81440645,0.080606796,0.061391983,0.00006316832,0.0010638207],"about_ca_topic_score_codex":0.000041725056,"about_ca_topic_score_gemma":0.0000033786037,"teacher_disagreement_score":0.91800404,"about_ca_system_score_codex":0.00001331632,"about_ca_system_score_gemma":0.000045129498,"threshold_uncertainty_score":0.3110826},"labels":[],"label_agreement":null},{"id":"W2164533451","doi":"10.1109/test.2001.966723","title":"Shadow write and read for at-speed BIST of TDM SRAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Static random-access memory; Computer science; Embedded system; Computer hardware; Engineering","score_opus":0.0492268083468164,"score_gpt":0.23032014841616485,"score_spread":0.18109334006934846,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164533451","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12800705,0.0015993643,0.7087594,0.0029334433,0.0002954405,0.0004723166,0.000012587944,0.00047616873,0.15744421],"genre_scores_gemma":[0.9845873,0.00001614915,0.009990007,0.0002717925,0.00003687718,0.0000020147909,9.15953e-7,0.0000046127675,0.0050902995],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994161,0.000008099528,0.00013632017,0.00019739116,0.0000874678,0.0001546104],"domain_scores_gemma":[0.9995479,0.00010660899,0.000048207366,0.00019906394,0.000045395933,0.000052828982],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000112162525,0.00006308226,0.00010536288,0.00003841951,0.00007908202,0.000042072257,0.00022538846,0.00002686765,0.000044488275],"category_scores_gemma":[0.00004169532,0.0000534239,0.000033257704,0.00013399101,0.00003322033,0.00013906603,0.00009095717,0.000027968408,0.000014284621],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.4567137e-7,0.00005227387,0.005205614,0.00005099063,0.000010937761,0.00000512496,0.00048639224,0.000007950104,0.00621957,0.037207145,0.003242842,0.9475109],"study_design_scores_gemma":[0.0008760682,0.0002493068,0.005615238,0.00006906015,0.000011380396,0.00006338918,0.000042771317,0.97452193,0.003965332,0.0042398507,0.010010105,0.00033556548],"about_ca_topic_score_codex":0.000050513798,"about_ca_topic_score_gemma":0.00002231215,"teacher_disagreement_score":0.974514,"about_ca_system_score_codex":0.000008391012,"about_ca_system_score_gemma":0.0000037921577,"threshold_uncertainty_score":0.21785635},"labels":[],"label_agreement":null},{"id":"W2164564825","doi":"10.1109/ftcs.1991.146656","title":"Multiple fault analysis using a fault dropping technique","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Benchmark (surveying); Fault (geology); Set (abstract data type); Combinational logic; Stuck-at fault; Computer science; Automatic test pattern generation; Algorithm; Speedup; Electronic circuit; Fault coverage; Parallel computing; Fault detection and isolation; Logic gate; Engineering; Artificial intelligence; Electrical engineering","score_opus":0.04839260053106336,"score_gpt":0.25941214695175835,"score_spread":0.21101954642069498,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164564825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019848298,0.0000635624,0.9716427,0.00010427398,0.000043474163,0.000105289604,7.17989e-7,0.00049973786,0.0076919883],"genre_scores_gemma":[0.91825044,0.0000033988194,0.08109707,0.0002547196,0.000041540545,0.000008412384,8.4799365e-7,0.000007278664,0.00033629237],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99867564,0.00004773142,0.00025718522,0.00042959495,0.0002362766,0.0003535806],"domain_scores_gemma":[0.99910647,0.00010673061,0.00008821642,0.0005121312,0.00008549931,0.0001009783],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022265992,0.000143458,0.00021908243,0.00036895205,0.00023614833,0.00019494601,0.000630852,0.000067678986,0.00009220868],"category_scores_gemma":[0.00012295254,0.00013028791,0.00017140424,0.0021933794,0.000025333578,0.00044371447,0.00016443607,0.00013788186,0.00004910296],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.5965954e-7,0.00045306457,0.10845052,0.00006385073,0.0008560407,0.00032335432,0.0032182927,0.04847509,0.24039063,0.010647521,0.000819695,0.5863017],"study_design_scores_gemma":[0.000088925226,0.00001127375,0.0004153807,0.00001496158,0.00004198292,0.000028317836,0.00003002848,0.99564457,0.003140254,0.00015511744,0.00022735729,0.00020182076],"about_ca_topic_score_codex":0.00026119672,"about_ca_topic_score_gemma":0.000039974522,"teacher_disagreement_score":0.9471695,"about_ca_system_score_codex":0.000049980386,"about_ca_system_score_gemma":0.000011712695,"threshold_uncertainty_score":0.5312987},"labels":[],"label_agreement":null},{"id":"W2164937564","doi":"10.1109/ccece.2005.1557272","title":"HDL2GDS: a fully automated ASIC digital design flow","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Alberta","funders":"CMC Microsystems","keywords":"Application-specific integrated circuit; Computer science; Design flow; Floorplan; Embedded system; Standard cell; Compiler; Verilog; Netlist; Computer hardware; Design layout record; Electronic design automation; Physical design; IC layout editor; Place and route; Routing (electronic design automation); Integrated circuit layout; Toolchain; Computer architecture; Integrated circuit; Field-programmable gate array; Circuit design; Software; Operating system; Engineering; Circuit extraction; Electrical engineering","score_opus":0.014727668879677578,"score_gpt":0.20522710234388486,"score_spread":0.19049943346420728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164937564","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0042524724,0.000034667293,0.95949477,0.00016827331,0.000094091374,0.00007011412,9.2639164e-7,0.0027908233,0.03309384],"genre_scores_gemma":[0.96205354,2.3157777e-7,0.036553945,0.00015800771,0.0000803055,0.000004588512,0.0000033267943,0.0000076114857,0.0011384294],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990345,0.000022832017,0.00017621946,0.00028182892,0.00018591274,0.00029869628],"domain_scores_gemma":[0.99946636,0.0001013126,0.000040121784,0.00028218288,0.000051420848,0.000058580117],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012660673,0.00011355768,0.00010439627,0.00006959994,0.00010344421,0.00053204584,0.0004958787,0.000037668022,0.000018580857],"category_scores_gemma":[0.00004245444,0.000096421085,0.00004778478,0.00038718776,0.000020790325,0.0007127693,0.00008457174,0.000058165366,0.00033917138],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.8460385e-7,0.00030343598,0.004856956,0.000021594262,0.000027316144,0.000355342,0.0003108321,0.015828982,0.0043360284,0.032878317,0.058898367,0.88218236],"study_design_scores_gemma":[0.0001611841,0.00003860443,0.0024372928,0.000013198122,0.0000019331558,0.000058789017,0.0000055864334,0.99142504,0.00071643776,0.0042632185,0.0006956773,0.00018304998],"about_ca_topic_score_codex":0.00003641297,"about_ca_topic_score_gemma":0.0000026502732,"teacher_disagreement_score":0.9755961,"about_ca_system_score_codex":0.000022728027,"about_ca_system_score_gemma":0.00006142894,"threshold_uncertainty_score":0.513053},"labels":[],"label_agreement":null},{"id":"W2165139922","doi":"10.1109/tc.2010.122","title":"On Using Lossy Compression for Repeatable Experiments during Silicon Debug","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Background debug mode interface; Lossy compression; Computer science; Embedded system; Field-programmable gate array; Window (computing); Computer hardware; Artificial intelligence; Operating system","score_opus":0.03219631837285147,"score_gpt":0.2810674653508984,"score_spread":0.2488711469780469,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165139922","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34809557,0.0000047989893,0.64951694,0.000042145602,0.0018481534,0.00017471892,0.0000041249223,0.00022519112,0.000088374436],"genre_scores_gemma":[0.97790164,0.0000011994887,0.02167049,0.00022235405,0.00009887788,0.000023786208,0.0000012088975,0.00002207296,0.000058359245],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985398,0.000035133522,0.00025328583,0.00055206835,0.0002353016,0.0003844125],"domain_scores_gemma":[0.9988735,0.00024440652,0.00008955926,0.00058933225,0.000060084374,0.00014314488],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001221632,0.00021294178,0.00019220912,0.00020293359,0.0006674214,0.00018126854,0.0005568512,0.000087373715,0.000008441783],"category_scores_gemma":[0.0000057621237,0.00021246109,0.00013986748,0.00022872938,0.000037722584,0.00040744536,0.000006115159,0.00031824343,0.000016331984],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014935241,0.0005399845,0.000050850547,0.00005326816,0.00005726413,0.000025312092,0.0006730369,0.20325571,0.67764705,0.00081193546,0.00013587007,0.11673475],"study_design_scores_gemma":[0.00092916307,0.00014394322,0.00010695371,0.00017154738,0.000010375766,0.000046949634,0.000012111733,0.63854617,0.3594338,0.00022648454,0.000069318376,0.00030318534],"about_ca_topic_score_codex":0.000041299936,"about_ca_topic_score_gemma":0.0000061239116,"teacher_disagreement_score":0.6298061,"about_ca_system_score_codex":0.000062973755,"about_ca_system_score_gemma":0.000040450333,"threshold_uncertainty_score":0.8663912},"labels":[],"label_agreement":null},{"id":"W2166163625","doi":"10.1109/tcad.2004.829797","title":"Scan Architecture With Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":194,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Engineering and Physical Sciences Research Council","keywords":"Reduction (mathematics); Architecture; Power (physics); Computer science; History; Mathematics; Physics; Geometry","score_opus":0.021146672964793136,"score_gpt":0.21950877927494936,"score_spread":0.19836210631015622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166163625","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03562073,0.00009842531,0.9623052,0.00021287812,0.00047378812,0.0010578635,0.000017643035,0.00016778074,0.00004573182],"genre_scores_gemma":[0.9911919,0.000012298678,0.008502321,0.000076608245,0.00005985792,0.00009557301,0.000005210232,0.000027749253,0.000028452709],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980592,0.00014959768,0.00047947513,0.00066225894,0.0003145279,0.00033494193],"domain_scores_gemma":[0.9987422,0.00021702812,0.00027870396,0.00034077058,0.00025456422,0.00016669762],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00033159312,0.000350588,0.00043489443,0.00038567412,0.0003703769,0.00027036638,0.0002756933,0.00015483354,0.0000012138618],"category_scores_gemma":[0.000005664643,0.00027610644,0.00007347422,0.0005027263,0.00011129484,0.00038448125,0.0000030200422,0.00029407314,5.649613e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000402211,0.00031740667,0.000010476522,0.00019275623,0.0002901692,0.0000131840825,0.0072169043,0.69823706,0.05796641,0.0044968403,0.000026907155,0.23119165],"study_design_scores_gemma":[0.013245922,0.014758405,0.0008389167,0.008653636,0.00038585236,0.003026225,0.0043943413,0.7076844,0.23719613,0.006316366,0.0001980737,0.003301724],"about_ca_topic_score_codex":0.0003589586,"about_ca_topic_score_gemma":0.000015341475,"teacher_disagreement_score":0.9555712,"about_ca_system_score_codex":0.00014566066,"about_ca_system_score_gemma":0.00025112406,"threshold_uncertainty_score":0.9999691},"labels":[],"label_agreement":null},{"id":"W2166352417","doi":"10.1109/mwscas.2005.1594306","title":"LUT error modeling based on implicit cube-distance errors","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Redundancy (engineering); Emulation; Lookup table; Cube (algebra); Field-programmable gate array; Software; Algorithm; Computer engineering; Parallel computing; Embedded system; Programming language; Mathematics; Operating system","score_opus":0.032721772923473065,"score_gpt":0.2664006001612135,"score_spread":0.23367882723774042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166352417","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01317263,0.000036935086,0.9442532,0.0020935514,0.00009142896,0.00007045763,9.789362e-7,0.000456686,0.039824136],"genre_scores_gemma":[0.9720306,5.452111e-7,0.024124678,0.0032542744,0.00011500123,0.0000065515737,0.0000012005227,0.000011269072,0.00045589928],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99864954,0.000024697483,0.00022570978,0.00043887034,0.00027417793,0.00038700772],"domain_scores_gemma":[0.99916255,0.00006775185,0.000048555932,0.0005468387,0.00005533357,0.0001189815],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002165382,0.00015261072,0.00013770492,0.000096226,0.00017697028,0.0001079675,0.00070066255,0.000045821824,0.00003991659],"category_scores_gemma":[0.000045864905,0.00013412615,0.000075403885,0.00031359354,0.000014115483,0.00035199124,0.00006110642,0.00014514272,0.00019028554],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.936305e-7,0.00009692036,0.0008029275,0.000010988843,0.000004980573,0.000012936109,0.00018030174,0.7925753,0.00088263117,0.06582457,0.0006295401,0.13897832],"study_design_scores_gemma":[0.00018125866,0.000029721537,0.00009749025,0.000030220766,0.0000019301804,0.0000042180827,0.000014186438,0.9974783,0.00034079395,0.00069089956,0.000939588,0.00019138686],"about_ca_topic_score_codex":0.000042956708,"about_ca_topic_score_gemma":0.000053063643,"teacher_disagreement_score":0.95885795,"about_ca_system_score_codex":0.0000637104,"about_ca_system_score_gemma":0.00006261542,"threshold_uncertainty_score":0.5469506},"labels":[],"label_agreement":null},{"id":"W2166376289","doi":"10.1109/hldvt.2009.5340159","title":"Design-for-debug for post-silicon validation: Can high-level descriptions help?","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; Computer science; Controllability; Design flow; Embedded system; Register-transfer level; Background debug mode interface; Computer architecture; Software bug; Logic synthesis; Computer engineering; Software engineering; Logic gate; Software; Programming language","score_opus":0.10184407083213767,"score_gpt":0.2757146356338883,"score_spread":0.17387056480175064,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166376289","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005228048,0.00002164026,0.9868626,0.0064467085,0.00021895007,0.00043755322,0.000014706731,0.00032955714,0.00044020996],"genre_scores_gemma":[0.8259032,0.0000017302718,0.17060952,0.002038993,0.00014743519,0.000047585545,0.000024189343,0.0000074786826,0.0012198614],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99895245,0.000028432229,0.00021678151,0.0003414367,0.00013022967,0.0003306785],"domain_scores_gemma":[0.9990219,0.00021861237,0.00006337386,0.00032084767,0.000275356,0.00009992108],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029231442,0.00012907344,0.00013605482,0.000093503615,0.00033136827,0.00022028213,0.00049072155,0.000053790867,0.000011232821],"category_scores_gemma":[0.00013453355,0.0001184855,0.000076487406,0.00022624464,0.0000141693545,0.00037680773,0.000025251395,0.0000502493,0.000012865877],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021022634,0.00015388592,0.00017133851,0.000022539802,0.000024467976,0.000003684101,0.0007039178,0.0014173168,0.086003974,0.3238206,0.008889716,0.5787865],"study_design_scores_gemma":[0.0043917648,0.0033989972,0.027359692,0.00016641444,0.00011827272,0.00015101077,0.00033053965,0.46497887,0.20275518,0.28884956,0.005195397,0.002304284],"about_ca_topic_score_codex":0.00007604063,"about_ca_topic_score_gemma":0.00002624426,"teacher_disagreement_score":0.82067513,"about_ca_system_score_codex":0.000045355144,"about_ca_system_score_gemma":0.00012153475,"threshold_uncertainty_score":0.48316985},"labels":[],"label_agreement":null},{"id":"W2166789195","doi":"10.5555/968878.969064","title":"Wrapper design for testing IP cores with multiple clock domains","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Computer science; Overhead (engineering); Design for testing; Clock rate; Embedded system; System on a chip; Dissipation; Chip; Computer hardware; Engineering; Reliability engineering","score_opus":0.060267965686032175,"score_gpt":0.24314043937520616,"score_spread":0.18287247368917398,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166789195","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019762404,0.000028823535,0.9777533,0.00022319045,0.00005046035,0.00026516797,7.492375e-7,0.00039068403,0.0015252493],"genre_scores_gemma":[0.61464125,2.6132818e-7,0.3849452,0.0002632094,0.000046777044,0.000020791127,5.132129e-7,0.000008017769,0.00007397417],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99900365,0.000015704443,0.00014578234,0.0003311411,0.00015201377,0.00035168114],"domain_scores_gemma":[0.9988939,0.0005763192,0.00005781143,0.00026871383,0.0001154228,0.00008778767],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021944933,0.00012740662,0.00012043485,0.000054261927,0.00026331242,0.0001395203,0.000433879,0.00003324652,0.0000016785199],"category_scores_gemma":[0.00027603246,0.00009276398,0.00003422247,0.00034018353,0.000035013472,0.00028510776,0.00005436024,0.00006603825,0.00001542646],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010325308,0.00040626153,0.109601125,0.00013494745,0.00012099849,0.00019349028,0.0027781809,0.15259252,0.040722277,0.25458652,0.0015765915,0.43727675],"study_design_scores_gemma":[0.008312693,0.002425174,0.02508801,0.0004737553,0.000044943823,0.00046836492,0.00032105795,0.85637516,0.048730277,0.054592572,0.0014352291,0.0017327451],"about_ca_topic_score_codex":0.00010408588,"about_ca_topic_score_gemma":0.00003876978,"teacher_disagreement_score":0.7037827,"about_ca_system_score_codex":0.00003185407,"about_ca_system_score_gemma":0.00012567897,"threshold_uncertainty_score":0.37828052},"labels":[],"label_agreement":null},{"id":"W2167138995","doi":"10.1109/test.1990.113997","title":"A method to calculate necessary assignments in algorithmic test pattern generation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":80,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Test (biology); Reliability engineering; Engineering; Geology","score_opus":0.05087255836574261,"score_gpt":0.2814902490136559,"score_spread":0.23061769064791326,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167138995","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0075896177,0.000022954127,0.98867255,0.00093728397,0.000071244605,0.00010625902,7.8443e-7,0.00009601098,0.0025033096],"genre_scores_gemma":[0.92838717,0.0000017024923,0.06892939,0.0019650075,0.00009973806,0.000016270778,0.0000013184003,0.000006641022,0.00059274846],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989516,0.00006811688,0.00021626554,0.00033640285,0.0001834376,0.00024414732],"domain_scores_gemma":[0.99954134,0.00008484389,0.000035760193,0.00022704466,0.000023159231,0.00008782281],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003023168,0.00009650328,0.000105215215,0.00012038077,0.000060946702,0.00012544058,0.00035024455,0.000035253073,0.0000647662],"category_scores_gemma":[0.000038177237,0.000088325236,0.00002483926,0.00042537836,0.000003805221,0.00029908965,0.00010457743,0.00008007505,0.00018851936],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.101424e-9,0.00005033093,0.009474312,0.0000019582214,0.0000018779114,0.000036438167,0.00024687778,0.0006595671,0.009921334,0.000055456032,0.00056570466,0.97898614],"study_design_scores_gemma":[0.00015700872,0.000036882182,0.0063577904,0.000013571467,0.0000012372211,0.00001695834,0.0000065536865,0.9906223,0.0023238312,0.00006963007,0.00025661354,0.00013765098],"about_ca_topic_score_codex":0.00020621844,"about_ca_topic_score_gemma":0.00004457252,"teacher_disagreement_score":0.9899627,"about_ca_system_score_codex":0.000048063514,"about_ca_system_score_gemma":0.00000782293,"threshold_uncertainty_score":0.36017987},"labels":[],"label_agreement":null},{"id":"W2167504993","doi":"10.1109/pccc.1995.472505","title":"Recognizing nonseries-parallel structures in multilevel logic minimization","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Literal (mathematical logic); Computer science; Minification; Factorization; Series (stratigraphy); Reduction (mathematics); Logic synthesis; Function (biology); Theoretical computer science; Logic gate; Algorithm; Artificial intelligence; Parallel computing; Arithmetic; Mathematics; Programming language","score_opus":0.07034774578179535,"score_gpt":0.24823004612571584,"score_spread":0.1778823003439205,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167504993","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017352588,0.00013635882,0.9594351,0.00066373125,0.00017811579,0.00010599389,5.7536437e-7,0.0002531859,0.021874331],"genre_scores_gemma":[0.91068834,0.000013029186,0.08817001,0.00059489417,0.000031754793,0.000004131498,0.0000012138,0.0000048408247,0.0004917818],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991631,0.000037085403,0.0001916921,0.00027098015,0.00011332414,0.00022382513],"domain_scores_gemma":[0.99958414,0.000088370536,0.000049476806,0.00019984292,0.000034212964,0.00004398551],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000859708,0.000095228796,0.000104294406,0.000111989815,0.00007643538,0.00009669159,0.00035223935,0.000047411504,0.00014941274],"category_scores_gemma":[0.00014577778,0.000083496445,0.0000260283,0.00030241764,0.000016871483,0.00038760068,0.00007136912,0.000088971196,0.000057510548],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.8859833e-7,0.000072751245,0.014451042,0.000016666867,0.0000064167193,0.00005765804,0.0018367695,0.0046234294,0.00078481203,0.034738906,0.0014670236,0.94194424],"study_design_scores_gemma":[0.0003549771,0.000027980675,0.021477923,0.000021269376,0.0000013846841,0.000029380277,0.000051076193,0.9673279,0.0002232444,0.009965204,0.00029796627,0.00022170995],"about_ca_topic_score_codex":0.00005143437,"about_ca_topic_score_gemma":0.00004570472,"teacher_disagreement_score":0.9627045,"about_ca_system_score_codex":0.000020822072,"about_ca_system_score_gemma":0.00000939215,"threshold_uncertainty_score":0.3404886},"labels":[],"label_agreement":null},{"id":"W2167899625","doi":"10.1109/dftvs.2003.1250102","title":"3DSDM: A 3 data-source diagnostic method","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Bridging (networking); Probabilistic logic; Computer science; Process (computing); Fault (geology); Algorithm; Reliability engineering; Fault coverage; Data mining; Test data; Artificial intelligence; Electronic circuit; Engineering; Electrical engineering","score_opus":0.05264227359103899,"score_gpt":0.30646706982030913,"score_spread":0.2538247962292701,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167899625","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00073661277,0.00008861816,0.98790467,0.0011716002,0.000107395696,0.000051954165,0.0000011467389,0.00038729285,0.009550693],"genre_scores_gemma":[0.62807363,0.0000062706163,0.36933777,0.0018855679,0.00013376324,0.000004734644,0.000006756335,0.000009277252,0.00054220523],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990075,0.000035949262,0.00013695199,0.00040823277,0.00017047771,0.00024084792],"domain_scores_gemma":[0.99821,0.00063271367,0.000036101806,0.0010009626,0.000028294478,0.00009190956],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040092148,0.00008765685,0.00010176184,0.00004754584,0.0001028789,0.00014296282,0.0016019922,0.000027669976,0.000019736919],"category_scores_gemma":[0.0008278537,0.00007339805,0.000024519779,0.00032369615,0.000014754812,0.0005221639,0.0005584636,0.00009331558,0.00027170382],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.3730355e-8,0.00007063397,0.0010351825,0.00000961603,0.000013001356,0.0000753993,0.00036680655,0.0024173337,0.0004943318,0.08593051,0.001278057,0.9083091],"study_design_scores_gemma":[0.00340161,0.00039847285,0.021760693,0.00036269578,0.00009167607,0.0014043376,0.00028592855,0.6802847,0.0075554037,0.15382731,0.12817214,0.0024550643],"about_ca_topic_score_codex":0.00027100378,"about_ca_topic_score_gemma":0.000026765134,"teacher_disagreement_score":0.90585405,"about_ca_system_score_codex":0.000019622325,"about_ca_system_score_gemma":0.00007089646,"threshold_uncertainty_score":0.34922937},"labels":[],"label_agreement":null},{"id":"W2168197708","doi":"10.1109/tcsii.2005.852531","title":"System-level test and yield improvement for optoelectronic-VLSI chips","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Very-large-scale integration; Yield (engineering); Optoelectronics; Test (biology); Materials science; Computer science; Embedded system; Composite material; Geology","score_opus":0.032081332939690455,"score_gpt":0.23095887523590905,"score_spread":0.1988775422962186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168197708","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02914229,0.002091643,0.96681124,0.000121471996,0.00009578831,0.00037242382,0.00005134856,0.00018056032,0.0011332477],"genre_scores_gemma":[0.9991848,0.000030108651,0.000077936216,0.00009665818,0.00015317427,0.000060751794,0.0000025602228,0.000020396985,0.00037361906],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99817455,0.000015395068,0.0004532323,0.0006335896,0.00024411539,0.00047909177],"domain_scores_gemma":[0.9990588,0.00027578505,0.00015420043,0.00015479878,0.00011802385,0.00023840946],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00031369418,0.00029106197,0.00035407295,0.00016794384,0.001198019,0.0013208902,0.000186444,0.000112214795,7.3472086e-7],"category_scores_gemma":[0.000013339087,0.00025394704,0.000066797234,0.00022181745,0.00007640242,0.0011800325,0.000007635349,0.0001978312,0.0000012571375],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012861691,0.00011395238,0.00009768118,0.00045615545,0.000030513525,0.0000034170632,0.00036630538,0.00047212854,0.003801161,0.0008946667,0.00001166464,0.99375105],"study_design_scores_gemma":[0.0020797981,0.0028045457,0.0003052386,0.0021354533,0.00013855204,0.0009974717,0.001310066,0.9825835,0.004672871,0.00043659433,0.0011234237,0.001412483],"about_ca_topic_score_codex":0.000035570556,"about_ca_topic_score_gemma":0.000019645988,"teacher_disagreement_score":0.9923386,"about_ca_system_score_codex":0.00006710624,"about_ca_system_score_gemma":0.000099557685,"threshold_uncertainty_score":0.9999913},"labels":[],"label_agreement":null},{"id":"W2168644860","doi":"10.32920/21493938.v1","title":"Signature Testing of Analog-To-Digital Converters","year":2024,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Converters; Signature (topology); Computer science; Electronic engineering; Analog-to-digital converter; Electrical engineering; Engineering; Mathematics; Voltage","score_opus":0.02910308491445521,"score_gpt":0.24820324476141867,"score_spread":0.21910015984696346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168644860","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02502681,0.00065926864,0.8423696,0.0012945075,0.0020712873,0.00043939005,0.00005943546,0.0015705627,0.12650914],"genre_scores_gemma":[0.98683125,7.675703e-7,0.012052182,0.00039245345,0.00012723569,0.0000071836953,0.000008049342,0.000018649196,0.0005622495],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981866,0.000018934548,0.00039154832,0.00076257566,0.00033068462,0.0003096429],"domain_scores_gemma":[0.9985927,0.00025764309,0.00013300049,0.0006735923,0.00019446794,0.00014862142],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020236122,0.0002676747,0.00035778712,0.00029830448,0.000037355396,0.0005099102,0.001476138,0.00020070268,0.000009026669],"category_scores_gemma":[0.00032624265,0.00023504849,0.00015699546,0.00070598366,0.000035501616,0.00013321583,0.0031879703,0.0007395263,0.00011721693],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.4286783e-7,0.000061132174,0.0034375766,0.0009963576,0.00016185989,0.00024512046,0.001182839,0.003341679,0.004497716,0.02158913,0.0059451647,0.95854115],"study_design_scores_gemma":[0.00021799131,0.000251327,0.0018162773,0.0033350282,0.000074657495,0.00011237898,0.00013058152,0.85481155,0.004215179,0.13265112,0.0007601698,0.0016237263],"about_ca_topic_score_codex":0.000060892075,"about_ca_topic_score_gemma":0.000002873984,"teacher_disagreement_score":0.96180445,"about_ca_system_score_codex":0.000043469576,"about_ca_system_score_gemma":0.00026685727,"threshold_uncertainty_score":0.9584999},"labels":[],"label_agreement":null},{"id":"W2168874986","doi":"10.1145/2347655.2347667","title":"Analysis of post-placement length estimation","year":2012,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Routing (electronic design automation); Placement; Equal-cost multi-path routing; Static routing; Multipath routing; Grid; Link-state routing protocol; Distributed computing; Dynamic Source Routing; Mathematical optimization; Computer network; Routing protocol; Mathematics; Physical design; Circuit design; Embedded system","score_opus":0.02116709243553384,"score_gpt":0.2626615688600442,"score_spread":0.24149447642451038,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168874986","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.108467124,0.000034080553,0.8844306,0.000100731995,0.00005059206,0.000024294037,5.901517e-7,0.000054761644,0.006837223],"genre_scores_gemma":[0.98870224,6.678503e-7,0.011044257,0.00012922598,0.000011539422,0.0000011691741,0.0000042564398,0.0000012195344,0.00010544975],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99950504,0.000017043143,0.00012832838,0.00008282696,0.00013543556,0.00013131858],"domain_scores_gemma":[0.9995905,0.00005617997,0.000056201014,0.00019725507,0.000054802484,0.000045020064],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024695884,0.000041317257,0.00009214034,0.00016405605,0.000031066087,0.000017965249,0.00017999587,0.000013734757,0.000058008547],"category_scores_gemma":[0.000045826113,0.000034152636,0.000052810083,0.00064351794,0.0000071298946,0.00035101848,0.000046946232,0.000021718228,0.00002202456],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.8846687e-7,0.00023499654,0.1911461,0.000018447914,0.000489346,7.74581e-7,0.0024418598,0.015405874,0.004115241,0.11084251,0.00019532605,0.6751093],"study_design_scores_gemma":[0.00005883346,0.00002452124,0.10915286,0.0000034731036,0.00011331208,0.0000010854969,0.0000525756,0.8886039,0.0018018234,0.000058961323,0.000052091185,0.00007656112],"about_ca_topic_score_codex":0.000048853326,"about_ca_topic_score_gemma":0.00000512192,"teacher_disagreement_score":0.8802351,"about_ca_system_score_codex":0.000012227488,"about_ca_system_score_gemma":0.000010959332,"threshold_uncertainty_score":0.13927041},"labels":[],"label_agreement":null},{"id":"W2169375167","doi":"10.1109/test.1988.207853","title":"Stuck-open and transition fault testing in CMOS complex gates","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":72,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Computer science; Logic gate; Transition (genetics); Fault (geology); Embedded system; Electronic engineering; Engineering; Algorithm; Chemistry","score_opus":0.08930063950557257,"score_gpt":0.2817644205198935,"score_spread":0.1924637810143209,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169375167","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34108242,0.00010183045,0.5026322,0.0011222946,0.00007135197,0.0004172474,0.0000011357762,0.00027803823,0.15429348],"genre_scores_gemma":[0.9767903,0.0000013484447,0.022617297,0.00052025536,0.000008224577,0.0000050083418,7.819746e-7,0.0000037516536,0.000053023894],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99925184,0.000062113,0.00015443943,0.0002535485,0.00008590539,0.00019213492],"domain_scores_gemma":[0.99958223,0.0001663135,0.000029688494,0.00013489746,0.000035670026,0.00005121276],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003381897,0.00007861859,0.00011072824,0.0000543734,0.00010492836,0.0002493581,0.0003046443,0.000023071118,0.000017110564],"category_scores_gemma":[0.00013647927,0.000071335046,0.000010119479,0.00037021737,0.0000196143,0.0004670393,0.000059696802,0.00007124896,0.000009054153],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.5079332e-7,0.00024018741,0.11719634,0.000067024645,0.000013822643,0.00012152873,0.0045113657,0.0011677356,0.03326319,0.20125538,0.0004051093,0.64175785],"study_design_scores_gemma":[0.0021748848,0.00024423443,0.16296971,0.00023169545,0.0000085140555,0.00031607028,0.0009956786,0.7800001,0.0037377279,0.047262333,0.0012065853,0.00085245806],"about_ca_topic_score_codex":0.00027696343,"about_ca_topic_score_gemma":0.000088517176,"teacher_disagreement_score":0.7788324,"about_ca_system_score_codex":0.0000127161575,"about_ca_system_score_gemma":0.000027574508,"threshold_uncertainty_score":0.29089588},"labels":[],"label_agreement":null},{"id":"W2169402337","doi":"10.1155/2014/465907","title":"On the Use of an Algebraic Signature Analyzer for Mixed-Signal Systems Testing","year":2014,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Computer science; Logic analyzer; Radix (gastropod); Algebraic number; SIGNAL (programming language); Computer engineering; Cryptography; Algorithm; Coding (social sciences); Theoretical computer science; Arithmetic; Computer hardware; Mathematics","score_opus":0.10859457373587268,"score_gpt":0.24466832101335767,"score_spread":0.136073747277485,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169402337","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020383423,0.000041489107,0.97860086,0.00010370486,0.00018876043,0.00038520867,0.0000037502764,0.00014885899,0.00014392685],"genre_scores_gemma":[0.97465986,2.6979964e-7,0.024690224,0.00036518197,0.00015389828,0.000037485413,0.0000023954221,0.000018621482,0.000072055605],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99822724,0.0004322925,0.0003001897,0.00039826654,0.00030346416,0.0003385781],"domain_scores_gemma":[0.9933757,0.005485552,0.00022093081,0.0006073034,0.0002176318,0.000092851136],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013683336,0.00017875883,0.00023168992,0.00011913395,0.00025300024,0.00028578378,0.0008609213,0.00008979974,0.0000028833106],"category_scores_gemma":[0.0013293336,0.00012038565,0.000080161415,0.00053591264,0.000046080313,0.0003857456,0.000050917875,0.0001690421,0.000009105403],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000055313376,0.00025150614,0.0005867731,0.0001472108,0.00010249167,0.00001729446,0.00061311846,0.20023511,0.08367067,0.31969756,0.010449864,0.3842229],"study_design_scores_gemma":[0.0001812708,0.0004364193,0.0004742384,0.00012422791,0.000016884049,0.000013102877,0.000013373702,0.9905069,0.0028137534,0.0048208744,0.00041072417,0.0001882371],"about_ca_topic_score_codex":0.00003739034,"about_ca_topic_score_gemma":0.000001966598,"teacher_disagreement_score":0.95427644,"about_ca_system_score_codex":0.000019531415,"about_ca_system_score_gemma":0.00006203361,"threshold_uncertainty_score":0.49091843},"labels":[],"label_agreement":null},{"id":"W2169723483","doi":"10.1109/jlt.2003.822234","title":"On the design of large receiver and transmitter arrays for OE-VLSI applications","year":2003,"lang":"en","type":"article","venue":"Journal of Lightwave Technology","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Very-large-scale integration; Transmitter; Electronic engineering; Testability; Electronic circuit; Computer science; Chip; Differential (mechanical device); Engineering; Electrical engineering; Telecommunications; Channel (broadcasting)","score_opus":0.021602419787718246,"score_gpt":0.24601819442959047,"score_spread":0.22441577464187223,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169723483","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006190107,0.0003724596,0.98883474,0.0040439838,0.00004797295,0.00018321355,0.0000011790403,0.000023236136,0.0003030818],"genre_scores_gemma":[0.9602732,0.00006452812,0.039120592,0.00046851093,0.000026658348,0.000016412794,6.4656994e-8,0.0000061009932,0.000023937497],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9993053,0.000047891433,0.0002779039,0.00011736141,0.000089491914,0.00016203539],"domain_scores_gemma":[0.99889356,0.00044265203,0.0002587908,0.00022607076,0.00015086187,0.000028080503],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00062072516,0.00007665011,0.0001690172,0.00021007906,0.00010755972,0.000016617,0.0004429907,0.0000883661,0.000005024451],"category_scores_gemma":[0.00017192087,0.00004841656,0.000057095058,0.00031110036,0.00006866086,0.000084900654,0.000015486392,0.0001936526,0.0000018100749],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000017563617,0.00012345426,0.00032964197,0.000020821239,0.00004775091,0.000006187063,0.0002632835,0.00004129169,0.020478416,0.95129955,0.0015697449,0.025818102],"study_design_scores_gemma":[0.0015320941,0.0013987689,0.00024433466,0.00017294432,0.00006927708,0.0007737755,0.00022871445,0.003582285,0.14874972,0.7834083,0.059551388,0.00028840068],"about_ca_topic_score_codex":1.5406187e-7,"about_ca_topic_score_gemma":3.16175e-7,"teacher_disagreement_score":0.9540831,"about_ca_system_score_codex":0.000012439895,"about_ca_system_score_gemma":0.000043383472,"threshold_uncertainty_score":0.197437},"labels":[],"label_agreement":null},{"id":"W2170254026","doi":"10.1109/isqed.2007.122","title":"Power, Delay and Yield Analysis of BIST/BISR PLAs Using Column Redundancy","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Redundancy (engineering); Logic block; Spare part; Built-in self-test; Application-specific integrated circuit; Engineering; Logic synthesis; Embedded system; Field-programmable gate array; Logic gate; Computer science; Reliability engineering; Electronic engineering","score_opus":0.030932461454159184,"score_gpt":0.2721048720963056,"score_spread":0.2411724106421464,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170254026","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44394937,0.000147872,0.54770195,0.000026451147,0.0000542351,0.000026792086,8.547798e-7,0.000049495924,0.008042977],"genre_scores_gemma":[0.9863997,0.0000050832095,0.013285115,0.0001355664,0.000013655705,2.2503193e-7,5.289596e-7,0.000003969564,0.00015615638],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99900883,0.000014072428,0.00028518646,0.00026768562,0.00018499882,0.00023924636],"domain_scores_gemma":[0.9992012,0.00023710565,0.00011067352,0.00028040475,0.00007835803,0.00009230569],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047294478,0.00008770094,0.00021504733,0.00034401237,0.000104575665,0.00006980635,0.0002765615,0.00004979071,0.000035095654],"category_scores_gemma":[0.00008730825,0.000083159124,0.000077790384,0.0015260585,0.000048460428,0.00021189328,0.00011351311,0.00006974457,0.0000016851411],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000028148943,0.00028652264,0.5885641,0.00006310156,0.0012319161,0.00026121433,0.003196875,0.0014519957,0.07031583,0.054147113,0.00046505983,0.28001347],"study_design_scores_gemma":[0.00050284655,0.00024298999,0.22032088,0.00012244622,0.0004893392,0.00012644535,0.00041529097,0.76252526,0.012841246,0.0010960022,0.00055395655,0.000763297],"about_ca_topic_score_codex":0.0006482437,"about_ca_topic_score_gemma":0.0004089053,"teacher_disagreement_score":0.7610733,"about_ca_system_score_codex":0.000018439554,"about_ca_system_score_gemma":0.000035890454,"threshold_uncertainty_score":0.33911306},"labels":[],"label_agreement":null},{"id":"W2170319776","doi":"10.1109/pacrim.1995.519571","title":"A unified on-line and off-line BIST scheme for ROMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Scheme (mathematics); Built-in self-test; Computer science; Testability; Line (geometry); Signature (topology); Design for testing; Embedded system; Computer hardware; Reliability engineering; Engineering; Mathematics","score_opus":0.09122788927178936,"score_gpt":0.2748672787604442,"score_spread":0.18363938948865483,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170319776","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0231558,0.00041166917,0.95316553,0.004052188,0.00014756457,0.00019716634,0.000003534776,0.000345725,0.018520815],"genre_scores_gemma":[0.97132635,0.00002480937,0.022756193,0.0013451973,0.00012614873,0.000007972383,0.0000020408256,0.000007640243,0.004403673],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992872,0.000008882076,0.00013574334,0.00026892117,0.00009869637,0.00020054833],"domain_scores_gemma":[0.9994664,0.00013440142,0.000035231235,0.0002387769,0.000046087822,0.00007905611],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012828413,0.000091566995,0.00010867614,0.000056493107,0.00011184315,0.00009394841,0.0002569664,0.00003233265,0.000026794976],"category_scores_gemma":[0.00008321528,0.000074089505,0.000031290263,0.00018854458,0.00002412322,0.0001353725,0.00006132474,0.00006057781,0.000035974208],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.6478443e-7,0.000101359066,0.00021764598,0.00001831504,0.000010356765,0.00000944272,0.000120628465,0.000046273006,0.0011155154,0.08260055,0.0022763892,0.91348314],"study_design_scores_gemma":[0.0005171218,0.0002484129,0.0001357843,0.000022404762,0.0000027482467,0.000014516392,0.00000917591,0.98877656,0.0011836849,0.0015094178,0.007429898,0.00015027188],"about_ca_topic_score_codex":0.000011647252,"about_ca_topic_score_gemma":0.000009297423,"teacher_disagreement_score":0.9887303,"about_ca_system_score_codex":0.000008076919,"about_ca_system_score_gemma":0.000007755127,"threshold_uncertainty_score":0.30212823},"labels":[],"label_agreement":null},{"id":"W2170504575","doi":"10.1109/tcad.2003.818376","title":"Addressing useless test data in core-based system-on-a-chip test","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Test data; Test compression; Benchmark (surveying); Automatic test pattern generation; Test (biology); Scan chain; Partition (number theory); Algorithm; Volume (thermodynamics); Test method; System on a chip; Data structure; Parallel computing; Electronic circuit; Embedded system; Integrated circuit; Mathematics; Engineering; Statistics; Programming language","score_opus":0.14947956746633065,"score_gpt":0.2856432605805939,"score_spread":0.13616369311426327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170504575","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008217948,0.00020952948,0.98891,0.00001938386,0.0011423954,0.00069246674,0.00013720448,0.00032702717,0.00034402416],"genre_scores_gemma":[0.9970007,0.000010860948,0.0027240212,0.00008664238,0.00005232658,0.000044118882,0.000011366024,0.0000412963,0.000028670169],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9960668,0.00056694844,0.0011098246,0.0011149957,0.0005649367,0.0005764606],"domain_scores_gemma":[0.9941653,0.0034039074,0.00040642355,0.0014927797,0.00030198123,0.00022960444],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0016071425,0.00050317583,0.00081132917,0.0007325612,0.000333304,0.00046789416,0.0013202942,0.00023112961,0.0000034542943],"category_scores_gemma":[0.00013760195,0.00044174268,0.0000911004,0.0013739632,0.00011269898,0.00048109196,0.000006415345,0.0005876925,0.000015472402],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016685291,0.0040019643,0.004159637,0.0018538138,0.0002754217,0.00065166934,0.0012208595,0.6651668,0.0418595,0.009141645,0.0005814178,0.27107063],"study_design_scores_gemma":[0.0013267157,0.0007380704,0.00016809367,0.0035318916,0.000031708256,0.0002167651,0.00021236908,0.98739934,0.005814064,0.00002875898,0.00004029295,0.0004919416],"about_ca_topic_score_codex":0.0003542745,"about_ca_topic_score_gemma":0.000022252496,"teacher_disagreement_score":0.98878276,"about_ca_system_score_codex":0.00019375725,"about_ca_system_score_gemma":0.00046469097,"threshold_uncertainty_score":0.9998034},"labels":[],"label_agreement":null},{"id":"W2170645116","doi":"10.5555/1870926.1871166","title":"Enabling efficient post-silicon debug by clustering of hardware-assertions","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Debugging; Computer science; Background debug mode interface; Assertion; Embedded system; Cluster analysis; Scheduling (production processes); Energy consumption; Software bug; Computer architecture; Parallel computing; Software; Operating system; Programming language; Engineering; Electrical engineering","score_opus":0.010595063233487103,"score_gpt":0.22953792906947457,"score_spread":0.21894286583598746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170645116","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48444912,0.000032263626,0.51105225,0.00028137487,0.0002751422,0.000059063903,0.0000018694639,0.00018473982,0.0036641925],"genre_scores_gemma":[0.99492985,0.000001045551,0.004617408,0.00019780404,0.000030778,0.0000035594087,0.000002094768,0.0000064886153,0.00021098983],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990742,0.000016052181,0.0002283115,0.00025897258,0.0001758346,0.00024658174],"domain_scores_gemma":[0.9992166,0.00010274444,0.00007275025,0.00038299573,0.00013516081,0.000089747395],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023169577,0.00009439292,0.00011835989,0.000089078574,0.00013587356,0.00008920804,0.0005511625,0.0000477341,0.00003120737],"category_scores_gemma":[0.00014159792,0.000083760766,0.00005980377,0.00026189804,0.000027048398,0.0001744263,0.00017362653,0.00016125373,0.000023413202],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3476277e-7,0.00007448491,0.0013199415,0.000015097633,0.000006075983,0.0000026028779,0.00035013354,0.0007774968,0.9148706,0.0040004076,0.00013564942,0.07844734],"study_design_scores_gemma":[0.0003096108,0.000077694574,0.004045304,0.000045541612,0.00000790669,0.0000444394,0.0001273989,0.84372294,0.15015192,0.00016872038,0.0009894678,0.00030903087],"about_ca_topic_score_codex":0.0002409711,"about_ca_topic_score_gemma":0.0001145574,"teacher_disagreement_score":0.84294546,"about_ca_system_score_codex":0.000009506717,"about_ca_system_score_gemma":0.000046104724,"threshold_uncertainty_score":0.34156647},"labels":[],"label_agreement":null},{"id":"W2170690076","doi":"10.1109/imtc.2007.379056","title":"Promising Complex ASIC Design Verification Methodology","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Application-specific integrated circuit; Computer science; Functional verification; Reuse; Process (computing); Formal verification; Embedded system; Integrated circuit design; Intelligent verification; Computer architecture; Verification; Property (philosophy); Reliability engineering; Programming language; Engineering; Software; Software construction","score_opus":0.35328289554805914,"score_gpt":0.36021849480140455,"score_spread":0.006935599253345415,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170690076","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001994777,0.000019316749,0.9850596,0.00021549626,0.000101531325,0.00008760685,3.2093045e-8,0.00026247147,0.012259154],"genre_scores_gemma":[0.4948221,3.9906482e-7,0.5047926,0.00026358545,0.000033063072,0.0000010446255,5.370579e-7,0.000002744002,0.00008395581],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991195,0.0001373397,0.00017040122,0.00023490447,0.00010310798,0.00023475595],"domain_scores_gemma":[0.9990361,0.0005364737,0.00005828883,0.00026075862,0.000052915515,0.000055464912],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020765958,0.000065446795,0.00009140666,0.0000772113,0.00011547554,0.000060776798,0.0003826614,0.00003637475,0.000019191863],"category_scores_gemma":[0.00019737943,0.000059055972,0.00002412775,0.0002918347,0.000023055687,0.00019141326,0.000045095232,0.00006532261,0.000055124412],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.769874e-7,0.00001909357,0.00043860503,0.0000038556973,0.0000044843196,0.000009049699,0.0003130926,0.000059934428,0.11400271,0.09336139,0.0002071392,0.7915804],"study_design_scores_gemma":[0.00089998246,0.00031411147,0.15584287,0.000040529096,0.000019674599,0.0003616584,0.00023604675,0.5656874,0.20147331,0.06938398,0.0048188576,0.0009215679],"about_ca_topic_score_codex":0.00002277535,"about_ca_topic_score_gemma":0.0000038090175,"teacher_disagreement_score":0.7906588,"about_ca_system_score_codex":0.000024868068,"about_ca_system_score_gemma":0.000030912517,"threshold_uncertainty_score":0.24082325},"labels":[],"label_agreement":null},{"id":"W2170947612","doi":"10.1109/etc.1993.246609","title":"On the diagnosability of DNMR testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Redundancy (engineering); Modular design; Overhead (engineering); Computer science; Sequence (biology); Fault coverage; Reliability engineering; Algorithm; Engineering; Programming language; Operating system","score_opus":0.086834707568053,"score_gpt":0.22171256628987743,"score_spread":0.13487785872182442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170947612","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3430773,0.000062297564,0.13877134,0.0037652308,0.00009832503,0.0001503949,6.2986646e-7,0.0003062633,0.5137682],"genre_scores_gemma":[0.99802876,4.052829e-7,0.0013949984,0.00036227526,0.000018135896,0.000002647523,2.4568527e-8,0.0000016585464,0.00019112021],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994642,0.000036173242,0.000115689894,0.00014022265,0.00012750152,0.000116204246],"domain_scores_gemma":[0.9975136,0.0020149432,0.00004113318,0.00036474332,0.00004204448,0.00002352454],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025507223,0.00004739469,0.000059054113,0.000016085276,0.00008066499,0.000029235138,0.00046199345,0.000013016473,0.0001646497],"category_scores_gemma":[0.0015883315,0.000027655573,0.000027227443,0.00029333486,0.000034697354,0.00008230187,0.00006847686,0.00006813864,0.000115191404],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.451766e-8,0.0001701352,0.03051927,0.000011611356,0.0000052857426,0.0000050841236,0.00045220635,0.00017807655,0.00067528605,0.28412077,0.0039697327,0.67989254],"study_design_scores_gemma":[0.00021727984,0.0002823397,0.05044994,0.000103453785,0.0000049555674,0.000019761794,0.000062805375,0.87262714,0.007362134,0.06798058,0.0005847832,0.00030480154],"about_ca_topic_score_codex":0.00003305156,"about_ca_topic_score_gemma":0.0000024014212,"teacher_disagreement_score":0.8724491,"about_ca_system_score_codex":0.000006871738,"about_ca_system_score_gemma":0.000004921868,"threshold_uncertainty_score":0.19014959},"labels":[],"label_agreement":null},{"id":"W2171368936","doi":"10.1109/mwscas.2009.5235932","title":"Optimal trace compaction with property preservation","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"TRACE (psycholinguistics); Computer science; Debugging; Property (philosophy); Overhead (engineering); Task (project management); Compaction; Representation (politics); Binary number; Computer engineering; Algorithm; Theoretical computer science; Programming language; Arithmetic; Mathematics; Engineering","score_opus":0.029786161081030844,"score_gpt":0.23598461008980734,"score_spread":0.20619844900877649,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171368936","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.055832047,0.000009745086,0.91651386,0.0020794522,0.000021091282,0.00007487229,5.6797095e-8,0.00027448602,0.02519436],"genre_scores_gemma":[0.9744697,5.5537765e-7,0.023820689,0.00028870712,0.000032598935,0.0000013277064,6.639106e-7,0.0000017573681,0.0013839735],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99949616,0.000013913647,0.00007285982,0.00015739113,0.00013584539,0.00012381338],"domain_scores_gemma":[0.9997003,0.000012779257,0.000030206704,0.00016511224,0.000052588264,0.000039001898],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008524588,0.000055912606,0.000053971864,0.00002796074,0.00008269587,0.000111853435,0.00018417563,0.000016459866,0.000007467593],"category_scores_gemma":[0.000011431176,0.000030415014,0.0000123810905,0.00020699891,0.0000072205726,0.0010067603,0.0000101208725,0.00005628218,0.000014257367],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019969746,0.00018748737,0.00434486,0.00000811217,0.000008870486,0.000016652533,0.00071568904,0.014113287,0.009246402,0.024618164,0.0021190143,0.9446195],"study_design_scores_gemma":[0.00035426568,0.0004997451,0.08010832,0.00003006413,0.000003925085,0.00006694195,0.00003391168,0.91215116,0.0034737117,0.00054813916,0.0025165726,0.00021321906],"about_ca_topic_score_codex":0.000036048903,"about_ca_topic_score_gemma":0.000005766457,"teacher_disagreement_score":0.9444063,"about_ca_system_score_codex":0.000014412274,"about_ca_system_score_gemma":0.000024701558,"threshold_uncertainty_score":0.124028824},"labels":[],"label_agreement":null},{"id":"W2171383332","doi":"10.1145/1687399.1687439","title":"PSTA-based branch and bound approach to the silicon speedpath isolation problem","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Silicon; Hyperplane; Computer science; Debugging; Set (abstract data type); Path (computing); Process (computing); Algorithm; Mathematics; Materials science; Computer network; Optoelectronics","score_opus":0.021249922610617963,"score_gpt":0.22906623006349258,"score_spread":0.2078163074528746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171383332","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041348238,0.000041441825,0.92194796,0.0035532448,0.000027473321,0.00021718195,3.0658006e-7,0.00014296797,0.032721214],"genre_scores_gemma":[0.9833512,3.7072223e-7,0.013568912,0.002815981,0.000056547462,0.0000035051046,0.0000015204687,0.0000028931145,0.0001991225],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992326,0.000030668278,0.0001221378,0.00027785727,0.00014749971,0.00018925076],"domain_scores_gemma":[0.99955314,0.000038223836,0.000032757784,0.00027183816,0.000037226346,0.000066798624],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002915823,0.00008621753,0.00007906919,0.000047189613,0.00018652351,0.0003002171,0.00031381723,0.000026234995,0.000002512938],"category_scores_gemma":[0.000017958377,0.00005653466,0.000022181664,0.00031870496,0.000013420778,0.00022303157,0.000032167663,0.00007149009,0.0000133566255],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.0688344e-7,0.00015201989,0.004673934,0.000016614153,0.000005553125,0.0000017467147,0.0017182196,0.0036261037,0.007302025,0.0796715,0.0018518268,0.90097976],"study_design_scores_gemma":[0.00037054476,0.00023487203,0.05068037,0.00002078562,0.0000063824095,0.000024288734,0.000040531802,0.9338467,0.0013216187,0.011479864,0.001679883,0.00029415826],"about_ca_topic_score_codex":0.00002941147,"about_ca_topic_score_gemma":0.000008205176,"teacher_disagreement_score":0.9420029,"about_ca_system_score_codex":0.000012953325,"about_ca_system_score_gemma":0.000033240547,"threshold_uncertainty_score":0.28950003},"labels":[],"label_agreement":null},{"id":"W2171392035","doi":"10.1109/ipdps.2001.924956","title":"Efficient comparison-based fault diagnosis of multiprocessor systems using an evolutionary approach","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Computer science; Genetic algorithm; Mutation; Series (stratigraphy); Fault (geology); Reliability (semiconductor); Evolutionary algorithm; Artificial intelligence; Algorithm; Mathematical optimization; Machine learning; Mathematics","score_opus":0.08758003138767523,"score_gpt":0.2721250387384502,"score_spread":0.18454500735077495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171392035","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1961925,0.0007146097,0.8012076,0.000020917636,0.00011194036,0.00015697932,0.0000030934536,0.00018595658,0.0014063817],"genre_scores_gemma":[0.958401,9.264865e-7,0.041465547,0.000041820924,0.000042664004,0.000020279937,0.000002521174,0.00000817368,0.000017067096],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99848855,0.00008327012,0.00037722557,0.00039023365,0.00038146964,0.00027924895],"domain_scores_gemma":[0.9989724,0.00016125046,0.00017293672,0.00040699463,0.00017315931,0.00011322737],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021099753,0.00013983161,0.00024788667,0.00013928338,0.00017220712,0.000076285185,0.0006012865,0.00005777004,0.000009813214],"category_scores_gemma":[0.00006332195,0.00012304375,0.0000617224,0.0005556344,0.000054184682,0.00014412514,0.000062311294,0.000091963666,0.000008331343],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.2171664e-7,0.0009599847,0.03258343,0.000095404816,0.0000072761795,0.0000022686115,0.0003415538,0.9573476,0.00029339865,0.0009339845,0.00010155779,0.007333428],"study_design_scores_gemma":[0.00023725037,0.000047371577,0.00096314255,0.000064467116,0.000007477173,0.000007923453,0.00021564592,0.99787813,0.00039029765,0.000004742822,0.000019690675,0.00016383172],"about_ca_topic_score_codex":0.00028214854,"about_ca_topic_score_gemma":0.0000010425001,"teacher_disagreement_score":0.76220846,"about_ca_system_score_codex":0.0000528458,"about_ca_system_score_gemma":0.000038753053,"threshold_uncertainty_score":0.50175786},"labels":[],"label_agreement":null},{"id":"W2171556993","doi":"10.5555/1870926.1871239","title":"Correlation controlled sampling for efficient variability analysis of analog circuits","year":2010,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Ring oscillator; Comparator; Electronic circuit; Monte Carlo method; Analogue electronics; Electronic engineering; Sampling (signal processing); Sensitivity (control systems); Transconductance; Offset (computer science); Amplifier; Operational amplifier; Computer science; Voltage; Mathematics; Statistics; CMOS; Engineering; Electrical engineering; Telecommunications","score_opus":0.025154124648187025,"score_gpt":0.2583665957412171,"score_spread":0.2332124710930301,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171556993","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18149815,0.000017363858,0.8176134,0.000033434015,0.00012111245,0.0003549256,0.0000058412943,0.00009365926,0.00026210118],"genre_scores_gemma":[0.9882126,0.0000024567232,0.011675097,0.000033623015,0.000023424685,0.000021203476,0.000013878024,0.000006521903,0.000011194896],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99863166,0.00015174104,0.0005279636,0.00034542714,0.00016232356,0.0001808637],"domain_scores_gemma":[0.9946419,0.004282453,0.00027577596,0.0003112586,0.00043307483,0.0000555403],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0023154756,0.00011848472,0.0003622073,0.0004197971,0.00013540326,0.000090518944,0.00025031326,0.00005902039,0.0000053436565],"category_scores_gemma":[0.00585305,0.00010833338,0.00006930976,0.0019155447,0.000045955894,0.00016645997,0.000029752113,0.00010483964,0.0000013702298],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006100237,0.0007073782,0.48237088,0.00011203275,0.0002645626,0.0000043150467,0.0028934851,0.2760343,0.03952572,0.083715685,0.000021742924,0.114343785],"study_design_scores_gemma":[0.0006287608,0.000036222104,0.299347,0.000009716214,0.00008112201,0.0000017664274,0.0000030544759,0.69902974,0.000089945286,0.00067931437,0.000011843137,0.00008148998],"about_ca_topic_score_codex":0.000019308593,"about_ca_topic_score_gemma":0.000015952288,"teacher_disagreement_score":0.8067144,"about_ca_system_score_codex":0.000013576722,"about_ca_system_score_gemma":0.000085438114,"threshold_uncertainty_score":0.700707},"labels":[],"label_agreement":null},{"id":"W2171847376","doi":"10.1109/ccece.2004.1347590","title":"A reconfigurable digital IC tester implemented using the ARM Integrator rapid prototyping system","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Field-programmable gate array; Embedded system; Computer hardware; Computer science; Interface (matter); Integrator; Host (biology); Upload; Engineering; Operating system; Electrical engineering; Voltage","score_opus":0.03570179569087273,"score_gpt":0.25111273966034253,"score_spread":0.2154109439694698,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171847376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06101917,0.00010419483,0.9025242,0.0004416007,0.00024259624,0.0009687663,0.0000027675867,0.00079065876,0.03390608],"genre_scores_gemma":[0.99788666,8.4012885e-7,0.0016844334,0.00021239994,0.00007481694,0.000039107606,0.0000015045997,0.000011381436,0.00008884889],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99876404,0.000035377223,0.0003025027,0.00032695904,0.00018496074,0.00038618202],"domain_scores_gemma":[0.9992755,0.00006873254,0.00010591876,0.00037566322,0.00009822019,0.000075937896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031346644,0.0001559995,0.00014904817,0.00007031298,0.00034764185,0.0008063643,0.0006355679,0.00003360557,0.000013300788],"category_scores_gemma":[0.00004780636,0.000096448224,0.00007666694,0.00045026917,0.000028872737,0.0007808838,0.00008409271,0.00017035507,0.000041293446],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002646551,0.0003451178,0.009971681,0.00037655677,0.00017628034,0.00012883557,0.0050967447,0.00082590384,0.027036132,0.11901472,0.00019606041,0.8368293],"study_design_scores_gemma":[0.008710876,0.0023947556,0.0022001371,0.0065929075,0.00015691787,0.005564961,0.023685211,0.6831067,0.21248819,0.015934106,0.03409943,0.005065784],"about_ca_topic_score_codex":0.000115254275,"about_ca_topic_score_gemma":0.00001252875,"teacher_disagreement_score":0.9368675,"about_ca_system_score_codex":0.000146829,"about_ca_system_score_gemma":0.00014942029,"threshold_uncertainty_score":0.77757895},"labels":[],"label_agreement":null},{"id":"W2171884398","doi":"10.1109/test.2008.4700653","title":"Hardware-based Error Rate Testing of Digital Baseband Communication Systems","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Baseband; Computer science; Bit error rate; Communications system; Electronic engineering; Digital radio; Computer hardware; Embedded system; Real-time computing; Channel (broadcasting); Bandwidth (computing); Engineering; Telecommunications","score_opus":0.07903545220135168,"score_gpt":0.24626136616467892,"score_spread":0.16722591396332726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171884398","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17312983,0.00018779217,0.79833347,0.000196142,0.000091384325,0.00014500161,0.0000051181087,0.00037126525,0.02753997],"genre_scores_gemma":[0.99388146,9.3554667e-7,0.005741527,0.000059537608,0.000015520387,0.000004671514,0.000005565721,0.0000056388735,0.00028513177],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99919736,0.000059398422,0.00026076575,0.00017248106,0.00015343617,0.00015655669],"domain_scores_gemma":[0.9985824,0.0005062254,0.0001429778,0.0005330468,0.00017988046,0.00005543698],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025960273,0.00008541137,0.00014042652,0.00006995256,0.00017568532,0.00010310707,0.00058764406,0.000026868494,0.0000029295368],"category_scores_gemma":[0.00033361767,0.00007513914,0.00003670051,0.0003958162,0.0000585635,0.0004905893,0.00008637871,0.00007031078,0.000016701517],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021083379,0.000598453,0.8167319,0.0003217728,0.00006389522,0.00014155243,0.0014544529,0.042601533,0.014547535,0.028574282,0.0034544084,0.091508046],"study_design_scores_gemma":[0.00039449794,0.00007440965,0.009691972,0.00016229051,0.0000042538372,0.0000611169,0.000044768618,0.9859152,0.0029722562,0.0001565633,0.00031369747,0.00020901153],"about_ca_topic_score_codex":0.00011953883,"about_ca_topic_score_gemma":0.0000020735147,"teacher_disagreement_score":0.94331366,"about_ca_system_score_codex":0.000017062375,"about_ca_system_score_gemma":0.00010175717,"threshold_uncertainty_score":0.30640852},"labels":[],"label_agreement":null},{"id":"W2178815085","doi":"10.1109/pacrim.2015.7334853","title":"Improved language support for Verilog elaboration in Odin II and FPGA architecture benchmarking in the VTR CAD tool","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Verilog; Field-programmable gate array; Computer science; Netlist; Hardware description language; VHDL; Computer architecture; Embedded system; Set (abstract data type); Computer hardware; Programmable Array Logic; Logic synthesis; Programming language; Logic gate; Logic family","score_opus":0.020178116472904396,"score_gpt":0.25814444645700346,"score_spread":0.23796632998409906,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2178815085","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7288308,0.00008606306,0.26665723,0.0011319028,0.00012148931,0.00039492836,0.0000031898076,0.000058125348,0.0027162563],"genre_scores_gemma":[0.9939559,9.247024e-7,0.005263967,0.00059969234,0.000073767194,0.000022898059,0.000007737595,0.0000034340073,0.00007166045],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993002,0.000043173994,0.00015410555,0.0002089435,0.00010097472,0.00019262233],"domain_scores_gemma":[0.99962157,0.000106376865,0.000039054114,0.00017487603,0.000028790115,0.000029304047],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00078998285,0.00007765013,0.00009054475,0.00007992553,0.000061003466,0.00010062678,0.00026465196,0.000040384435,0.000002120201],"category_scores_gemma":[0.00016584963,0.00005401627,0.0000144869755,0.00028435775,0.0000145983895,0.00021670504,0.00007837287,0.00011110856,6.0278035e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000035423766,0.00008018476,0.011255152,0.000036648296,0.000005187658,0.000045144036,0.051565923,0.00035010642,0.012127542,0.009650776,0.00070378964,0.914176],"study_design_scores_gemma":[0.006412238,0.0020953978,0.059826817,0.00016218534,0.00002074599,0.0002122564,0.008467497,0.886447,0.0076385965,0.0208043,0.0064755427,0.0014374225],"about_ca_topic_score_codex":0.0002377862,"about_ca_topic_score_gemma":0.0011409344,"teacher_disagreement_score":0.91273856,"about_ca_system_score_codex":0.000023906749,"about_ca_system_score_gemma":0.00007902843,"threshold_uncertainty_score":0.22027196},"labels":[],"label_agreement":null},{"id":"W2199628510","doi":"10.1109/asic.1995.580720","title":"Maximal multiple fault coverage using single fault test sets","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Fault coverage; Fault (geology); Set (abstract data type); Stuck-at fault; Automatic test pattern generation; Combinational logic; Test set; Algorithm; Computer science; Fault model; Fault detection and isolation; Mathematics; Electronic circuit; Logic gate; Engineering; Artificial intelligence","score_opus":0.059193558885156455,"score_gpt":0.24346988648473097,"score_spread":0.18427632759957452,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2199628510","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22976413,0.00012901165,0.72920555,0.0003178416,0.0002898945,0.00013875999,0.000006865338,0.00067351916,0.039474446],"genre_scores_gemma":[0.9851445,0.0000032514856,0.0132769495,0.0006414917,0.00008597967,0.0000019285983,0.000001654884,0.000013882558,0.00083035725],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99853534,0.000029532779,0.00024675168,0.00043822586,0.00028560765,0.0004645338],"domain_scores_gemma":[0.998976,0.00029720063,0.00008196326,0.00042878024,0.00007967193,0.00013637768],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000119265234,0.00017800814,0.00017306572,0.00008650833,0.00026051796,0.00031179766,0.00059799926,0.000069021466,0.00014084946],"category_scores_gemma":[0.00033162313,0.000165137,0.000075565215,0.0004136959,0.000034419867,0.00067053526,0.00019321252,0.00014667997,0.00027950443],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.5667156e-7,0.001043572,0.051080387,0.000046637135,0.000029254064,0.00043278153,0.0013804081,0.005446374,0.13500518,0.0020580315,0.0034637135,0.8000133],"study_design_scores_gemma":[0.0003660652,0.0000741297,0.0014666172,0.000028298084,0.0000046374103,0.00014195715,0.000020365702,0.9915674,0.0041427542,0.0002838981,0.0016028931,0.00030098725],"about_ca_topic_score_codex":0.0001161872,"about_ca_topic_score_gemma":0.00002223411,"teacher_disagreement_score":0.986121,"about_ca_system_score_codex":0.000064581494,"about_ca_system_score_gemma":0.00001633799,"threshold_uncertainty_score":0.67340916},"labels":[],"label_agreement":null},{"id":"W2208700254","doi":"10.1007/978-1-4757-3281-8_8","title":"Improved Design Verification by Random Simulation Guided by Genetic Algorithms","year":2001,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Verilog; Computer science; Algorithm; Property (philosophy); Function (biology); Genetic algorithm; Random number generation; Computer hardware","score_opus":0.04316845898109959,"score_gpt":0.25357322249170117,"score_spread":0.21040476351060158,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2208700254","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000019042739,0.00070698716,0.89762455,0.000079680976,0.00016927505,0.0004425094,0.000007312326,0.00032500163,0.1006428],"genre_scores_gemma":[0.025837911,0.0005315591,0.084001906,0.0011627729,0.0005852402,0.00006106369,0.00035261235,0.00016873018,0.8872982],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99807286,0.00004362385,0.0005340032,0.0007258995,0.0003298006,0.00029381685],"domain_scores_gemma":[0.9984478,0.0002667651,0.0003238547,0.0006602841,0.00018165678,0.000119649805],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00030186973,0.00034785285,0.00032977434,0.000103873324,0.0001550804,0.00022576796,0.00071224966,0.00029135114,0.00011955426],"category_scores_gemma":[0.000053976608,0.00033742236,0.00011392229,0.00007650993,0.000035419584,0.00023658962,0.00006866536,0.00019597342,0.00011101311],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000016172014,0.00003079311,0.000004186835,0.000017838183,0.000057298024,0.000010749976,0.00006890941,0.005755799,0.0059840837,0.0033237704,0.02962781,0.95511717],"study_design_scores_gemma":[0.0008201721,0.00006868491,0.000003005654,0.000034531644,0.000027791055,0.000011793284,8.581416e-7,0.94779456,0.00041617776,0.004555183,0.045792736,0.00047452812],"about_ca_topic_score_codex":0.000047336347,"about_ca_topic_score_gemma":9.062717e-7,"teacher_disagreement_score":0.9546426,"about_ca_system_score_codex":0.000090381625,"about_ca_system_score_gemma":0.000079361824,"threshold_uncertainty_score":0.9999078},"labels":[],"label_agreement":null},{"id":"W2218379410","doi":"10.1109/iccd.2015.7357083","title":"Emulation-based selection and assessment of assertion checkers for post-silicon validation","year":2015,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Illinois at Urbana-Champaign","keywords":"Assertion; Emulation; Computer science; Hardware emulation; Selection (genetic algorithm); Crash; Software bug; Embedded system; Reliability engineering; Computer engineering; Software; Programming language; Artificial intelligence; Engineering; Field-programmable gate array","score_opus":0.05666402753882063,"score_gpt":0.3257038350045994,"score_spread":0.2690398074657787,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2218379410","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3190009,0.000003920834,0.6800907,0.00025246458,0.00004479127,0.000107650274,4.4662676e-7,0.000052958007,0.00044615395],"genre_scores_gemma":[0.96649605,1.849571e-7,0.033371817,0.00006874011,0.000019259802,0.000009534166,0.00001284434,0.000002895198,0.000018682611],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99947643,0.000026610258,0.00014074708,0.00014773122,0.00012901038,0.00007947323],"domain_scores_gemma":[0.9993939,0.00008042571,0.00008584336,0.00008045214,0.00031529163,0.000044121218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000363467,0.000050001665,0.000068384616,0.0000731417,0.000048589653,0.000049791997,0.00006976646,0.000029452518,0.0000015556396],"category_scores_gemma":[0.000106117644,0.000046925496,0.000020398047,0.00015597475,0.0000064471355,0.00032807133,0.0000107911255,0.000027587208,4.790951e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003939484,0.00022840328,0.409911,0.00013227624,0.00003280087,3.6685256e-7,0.00050542725,0.03347903,0.16931233,0.060911693,0.00021838491,0.32526433],"study_design_scores_gemma":[0.0003569292,0.00016747447,0.0584691,0.000008305299,0.0000052047453,0.0000010349925,0.000024022256,0.9205572,0.019510247,0.00081406825,0.000027981132,0.000058404672],"about_ca_topic_score_codex":0.00007269435,"about_ca_topic_score_gemma":0.000014340855,"teacher_disagreement_score":0.88707817,"about_ca_system_score_codex":0.000039635903,"about_ca_system_score_gemma":0.00014068614,"threshold_uncertainty_score":0.19135661},"labels":[],"label_agreement":null},{"id":"W2243181957","doi":"10.1109/cjece.2015.2408373","title":"Hardware Acceleration of Online Error Detection in Many-Core Processors","year":2015,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Scalability; Fault coverage; Overhead (engineering); Automatic test pattern generation; Control reconfiguration; Embedded system; Reliability (semiconductor); Multi-core processor; Code coverage; Fault tolerance; Software; Reliability engineering; Distributed computing; Parallel computing; Engineering; Operating system; Power (physics)","score_opus":0.032271071469203313,"score_gpt":0.220952733176151,"score_spread":0.18868166170694767,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2243181957","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46064252,0.0003459392,0.538758,0.00007823777,0.00013184967,0.000025741694,3.8105264e-7,0.000008468015,0.00000887429],"genre_scores_gemma":[0.9961197,0.0000031844688,0.0036891736,0.00004243731,0.0001371721,4.3896935e-7,4.3061127e-7,0.000004461495,0.0000030195479],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993543,0.000010171221,0.00025474114,0.000093688504,0.000103407714,0.0001837134],"domain_scores_gemma":[0.99938774,0.000033663557,0.00008216054,0.000056710258,0.00014565611,0.00029404717],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015012182,0.00007467569,0.00015195496,0.0003765355,0.000021960082,0.00004971206,0.00020992024,0.000039792263,3.8865173e-7],"category_scores_gemma":[0.0000910359,0.00006999083,0.000027082353,0.0004912476,0.0000071843015,0.00027078757,0.000012540356,0.00019278086,1.9772538e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002445516,0.000055568802,0.015845647,0.00008568752,0.00003262393,0.00034935697,0.0017446362,0.10191241,0.0021168448,0.0025747232,0.00011974024,0.87516034],"study_design_scores_gemma":[0.00026622912,0.00022220032,0.019204527,0.000078888566,0.0000034605978,0.00024771618,0.000007694075,0.9788758,0.00061020604,0.00021895199,0.00017102095,0.000093270144],"about_ca_topic_score_codex":0.00021156706,"about_ca_topic_score_gemma":0.0005751545,"teacher_disagreement_score":0.87696344,"about_ca_system_score_codex":0.000077124416,"about_ca_system_score_gemma":0.00028831637,"threshold_uncertainty_score":0.2854143},"labels":[],"label_agreement":null},{"id":"W2251263179","doi":"","title":"Fault tolerant systems design in VLSI using data compression under constraints of failure probabilities: overview and status","year":2007,"lang":"en","type":"article","venue":"Computational intelligence","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Very-large-scale integration; Computer science; Combinational logic; Aliasing; System on a chip; Computer engineering; Integration testing; Fault coverage; Automatic test pattern generation; Built-in self-test; Parallel computing; Algorithm; Embedded system; Electronic circuit; Engineering; Logic gate; Software; Filter (signal processing)","score_opus":0.21652874081121004,"score_gpt":0.3622196979004566,"score_spread":0.14569095708924656,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2251263179","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024964789,0.001811658,0.97268593,0.000032523436,0.000121694546,0.00026929544,0.000015842405,0.000037021255,0.00006121629],"genre_scores_gemma":[0.91165715,0.000020801306,0.08822457,0.000053156215,0.00001965109,0.0000016224849,0.00001441987,0.000005914589,0.0000026915639],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981585,0.00013523188,0.00059292145,0.00045583418,0.00035183367,0.00030566752],"domain_scores_gemma":[0.99788123,0.0012614257,0.00019470579,0.00035330188,0.00021157255,0.000097786506],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010731908,0.00014440446,0.00023981386,0.00015178103,0.00008400348,0.000102760736,0.00065051916,0.000057814577,0.0000057615603],"category_scores_gemma":[0.00014577151,0.00013659163,0.000020014008,0.0004202143,0.00021642295,0.00050281885,0.00032247487,0.00014130908,0.0000023674047],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013622555,0.000060263537,0.001971797,0.00016719302,0.000010817136,0.000015845268,0.000783884,0.9011846,0.00030211563,0.04074413,0.00001357832,0.054744396],"study_design_scores_gemma":[0.000094004354,0.00003108321,0.0021284218,0.0006175569,0.000003749692,0.000070525755,0.00059709995,0.9821421,0.00018779664,0.01395536,0.000021855889,0.00015044548],"about_ca_topic_score_codex":0.00017426419,"about_ca_topic_score_gemma":0.000019710003,"teacher_disagreement_score":0.8866924,"about_ca_system_score_codex":0.000066212626,"about_ca_system_score_gemma":0.00021737706,"threshold_uncertainty_score":0.5570045},"labels":[],"label_agreement":null},{"id":"W2263718227","doi":"10.4271/2006-01-1556","title":"In-house Testing of Highly Hardware-dependent Software","year":2006,"lang":"en","type":"article","venue":"SAE technical papers on CD-ROM/SAE technical paper series","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Computer science; Software; Computer hardware; Embedded system; Operating system","score_opus":0.016196640706031298,"score_gpt":0.23523814608224647,"score_spread":0.21904150537621517,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2263718227","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.893307,0.0013523636,0.00050071086,0.0066858423,0.0009570641,0.0022223168,0.0000837876,0.0182237,0.076667264],"genre_scores_gemma":[0.9752879,0.00003302704,0.022791566,0.0011680566,0.00018570782,0.000121749545,0.000007530644,0.000119520584,0.0002849189],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.99413913,0.00018505858,0.0016313125,0.0015456049,0.0012658654,0.0012330338],"domain_scores_gemma":[0.9958387,0.0013080876,0.00046537217,0.0018786974,0.00022296153,0.00028620072],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009797951,0.000750783,0.0010713345,0.00042736315,0.00033287436,0.00018607004,0.0026662252,0.0006221084,0.0000592666],"category_scores_gemma":[0.0020963245,0.0006882873,0.0003785562,0.0019396419,0.0006349563,0.0011259199,0.00095677393,0.0012641529,0.00010907111],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000105459985,0.00050934934,0.004783474,0.0000705048,0.0000135536075,0.00026913904,0.000023440934,0.00017192478,0.9518527,0.023830311,0.0011685004,0.017296562],"study_design_scores_gemma":[0.0006950648,0.0007592341,0.98068,0.00042835137,0.000027326187,0.00018606844,0.00002203175,0.000001027289,0.0008370778,0.011217195,0.004376302,0.0007703265],"about_ca_topic_score_codex":0.0004732459,"about_ca_topic_score_gemma":0.050633486,"teacher_disagreement_score":0.97589654,"about_ca_system_score_codex":0.0003087589,"about_ca_system_score_gemma":0.00020909827,"threshold_uncertainty_score":0.99955684},"labels":[],"label_agreement":null},{"id":"W2296792506","doi":"10.14288/1.0074092","title":"Harnessing FPGA technology for rapid circuit debug","year":2013,"lang":"en","type":"article","venue":"cIRcle (University of British Columbia)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; Field-programmable gate array; Embedded system; Computer hardware; Computer architecture; Operating system","score_opus":0.013710677797817199,"score_gpt":0.17589358252217485,"score_spread":0.16218290472435765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2296792506","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5956973,0.00029385436,0.4005452,0.00044005262,0.00017599874,0.00034817582,0.000014310782,0.0003995489,0.002085582],"genre_scores_gemma":[0.99454165,0.000020356918,0.0048778285,0.00008504983,0.000029857141,0.0000024966291,0.0000041245794,0.00001071044,0.00042791068],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99880475,0.000025977077,0.00013729092,0.00048077124,0.000163078,0.00038812106],"domain_scores_gemma":[0.99893236,0.00008285784,0.00014818649,0.00041383074,0.00031593823,0.00010684061],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016499536,0.000050280767,0.0002492345,0.00010960289,0.00043379777,0.0002877127,0.0010773699,0.00013508591,0.000054303673],"category_scores_gemma":[0.00007638383,0.00018003013,0.00011963061,0.0006020119,0.0002017629,0.0008998763,0.00023095535,0.00012467639,0.00004666693],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.537142e-8,0.000042764616,0.0037802698,0.00004440807,0.000015580219,0.000027869113,0.000085210726,0.0000027832077,0.0012244985,0.00005969125,0.0017789887,0.99293786],"study_design_scores_gemma":[0.0012118532,0.00014524405,0.96543944,0.00030461748,0.000026782049,0.0002239259,0.000877768,0.009882952,0.000023528437,0.02028624,0.0011137761,0.00046387195],"about_ca_topic_score_codex":0.016270619,"about_ca_topic_score_gemma":0.010622059,"teacher_disagreement_score":0.992474,"about_ca_system_score_codex":0.00005482675,"about_ca_system_score_gemma":0.000096449876,"threshold_uncertainty_score":0.9902801},"labels":[],"label_agreement":null},{"id":"W2330272319","doi":"10.1097/01206501-200706000-00033","title":"Patch Testing with Computerized Charting","year":2007,"lang":"en","type":"article","venue":"Dermatitis","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Medicine; Patch testing; Medical physics; Contact dermatitis; Immunology","score_opus":0.02215751855835877,"score_gpt":0.22436526735510032,"score_spread":0.20220774879674155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2330272319","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10678723,0.000026301006,0.8812445,0.00052834494,0.000101866484,0.00006408861,5.340103e-7,0.00041645122,0.010830724],"genre_scores_gemma":[0.9025222,5.314466e-7,0.09536332,0.0019791499,0.000101120044,0.0000024138774,0.000001640491,0.000008660209,0.000020950221],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9989188,0.000023194725,0.0002390942,0.00022698416,0.00021312654,0.00037885836],"domain_scores_gemma":[0.9991728,0.00025831262,0.00012111655,0.00025428328,0.00009369563,0.00009977812],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035173452,0.00011114932,0.00013169405,0.00007565143,0.00021279075,0.000180514,0.00039237752,0.000028432152,0.0000061421356],"category_scores_gemma":[0.00007864359,0.0000990907,0.00002334763,0.0005280416,0.000025000269,0.00041297884,0.00009885544,0.00010904886,0.000048567734],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.606745e-8,0.000026341253,0.08946107,0.00003636246,0.000011952619,0.0004730582,0.001130806,0.00005415134,0.0015791492,0.0023045007,0.0006692321,0.9042533],"study_design_scores_gemma":[0.0015621161,0.00022623027,0.6345214,0.00062287203,0.000014329225,0.0022248332,0.00015834012,0.33806762,0.012746081,0.0017886215,0.00701182,0.001055741],"about_ca_topic_score_codex":0.00010193794,"about_ca_topic_score_gemma":0.000032169457,"teacher_disagreement_score":0.9031976,"about_ca_system_score_codex":0.000019551942,"about_ca_system_score_gemma":0.000030760464,"threshold_uncertainty_score":0.40408015},"labels":[],"label_agreement":null},{"id":"W2331856596","doi":"10.1109/tcad.2016.2538087","title":"Automated Selection of Assertions for Bit-Flip Detection During Post-Silicon Validation","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Illinois at Urbana-Champaign; McGill University","keywords":"Computer science; Metric (unit); Reliability engineering; Computer engineering; Algorithm; Engineering","score_opus":0.030424653436380858,"score_gpt":0.2413277926657911,"score_spread":0.21090313922941023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2331856596","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21204674,0.000023017781,0.78609324,0.000028554758,0.0006944797,0.00058762915,0.000034014487,0.00048374594,0.000008569778],"genre_scores_gemma":[0.99822867,0.000016380684,0.0015198711,0.000010085039,0.00005307094,0.000095723924,0.0000028713475,0.000023944556,0.000049406197],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99782306,0.00028855898,0.0008057074,0.0005095209,0.0002715691,0.00030156347],"domain_scores_gemma":[0.9976625,0.0005905805,0.0004292786,0.0003119,0.00090121594,0.00010454384],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054420583,0.00026464972,0.00042910015,0.00062281283,0.0003057462,0.000115114766,0.00028595317,0.00018272793,0.0000032968574],"category_scores_gemma":[0.000036792717,0.00020481975,0.00014161924,0.00074833207,0.000054404056,0.00060030015,0.0000024134736,0.00013351438,0.0000032280366],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009668778,0.00013199962,0.000040070812,0.00011329184,0.000095462165,9.805892e-7,0.00014998493,0.02005491,0.818421,0.00022276587,0.000008379791,0.16075148],"study_design_scores_gemma":[0.0007473099,0.0007613239,0.0005033012,0.00047811287,0.000033360266,0.000078578734,0.00003635553,0.53112495,0.46600273,0.000041665826,0.000004651827,0.0001876424],"about_ca_topic_score_codex":0.00019884192,"about_ca_topic_score_gemma":0.000013864913,"teacher_disagreement_score":0.7861819,"about_ca_system_score_codex":0.00013768277,"about_ca_system_score_gemma":0.00013407615,"threshold_uncertainty_score":0.8352307},"labels":[],"label_agreement":null},{"id":"W2344568791","doi":"10.1109/tc.2016.2560840","title":"Generating Cyclic-Random Sequences in a Constrained Space for In-System Validation","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Porting; Software; Feature (linguistics); Random access; Theoretical computer science; Algorithm; Computer engineering; Programming language","score_opus":0.026074815892228424,"score_gpt":0.2467978038511961,"score_spread":0.22072298795896766,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2344568791","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06722011,0.0000074018226,0.930563,0.0007213774,0.00091719476,0.00030195148,0.0000065133386,0.00017388519,0.0000885777],"genre_scores_gemma":[0.9741999,0.000003248462,0.025550043,0.0000945794,0.0000522522,0.000066833716,5.586761e-7,0.00000868051,0.000023933218],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986969,0.000106591164,0.0003429488,0.00040258947,0.00015277066,0.00029814916],"domain_scores_gemma":[0.9988432,0.00074341585,0.00008865265,0.00021907463,0.00004450576,0.00006117598],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004070235,0.0001470566,0.00020681566,0.00029890865,0.00012947402,0.00010099379,0.0003276358,0.00005912734,0.0000015438445],"category_scores_gemma":[0.000011889698,0.00011950251,0.00008308751,0.00040727117,0.000038971935,0.0004090143,0.0000018482332,0.000092212,0.000007834126],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007682655,0.000119618424,0.0003868657,0.000060169474,0.000025608182,0.000038844002,0.0011814372,0.24083978,0.048216954,0.0028887384,0.00003469933,0.7061996],"study_design_scores_gemma":[0.0038416842,0.00015873527,0.00011170055,0.00080189615,0.000007450608,0.00005280424,0.000117722804,0.9578138,0.036448114,0.00024285716,0.000043968765,0.00035924648],"about_ca_topic_score_codex":0.00006910746,"about_ca_topic_score_gemma":0.00011241225,"teacher_disagreement_score":0.90697974,"about_ca_system_score_codex":0.00016078044,"about_ca_system_score_gemma":0.00008010762,"threshold_uncertainty_score":0.4873171},"labels":[],"label_agreement":null},{"id":"W2345908052","doi":"10.1109/tcad.2016.2565204","title":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Tracing; Field-programmable gate array; Computer science; SIGNAL (programming language); Electronic circuit; Embedded system; Computer hardware; Programming language; Engineering; Electrical engineering","score_opus":0.050554701927112346,"score_gpt":0.2394350009629695,"score_spread":0.18888029903585715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2345908052","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0071727987,0.00014165853,0.99050367,0.000041646024,0.0006188279,0.0009677394,0.00010692921,0.00037678657,0.00006993851],"genre_scores_gemma":[0.9923247,0.000026607056,0.0072554303,0.00001775564,0.00006560391,0.00023247565,9.626042e-7,0.00004077075,0.000035664685],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9965668,0.00041818776,0.0013258079,0.00076332444,0.00040605225,0.0005198577],"domain_scores_gemma":[0.99553657,0.0026546963,0.000560401,0.0005606639,0.00053867546,0.00014899972],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014237819,0.00042313803,0.0009845247,0.0009166528,0.0001954499,0.0001287384,0.000729742,0.0002468342,0.000002521206],"category_scores_gemma":[0.00004096162,0.0003186962,0.00018835918,0.0007922814,0.00010171577,0.000518495,0.000005645281,0.00020753317,0.0000023770801],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000053177805,0.00016516636,0.000036329817,0.00051626755,0.00013229476,0.000017199342,0.00031861453,0.007768087,0.11795157,0.0024035226,0.000032562442,0.8706531],"study_design_scores_gemma":[0.0013200933,0.0010122992,0.00017343699,0.012057795,0.00010108285,0.0002586348,0.00027399603,0.33674768,0.64680773,0.00042015777,0.000017368664,0.00080971775],"about_ca_topic_score_codex":0.00048288493,"about_ca_topic_score_gemma":0.000013328021,"teacher_disagreement_score":0.98515195,"about_ca_system_score_codex":0.00021425655,"about_ca_system_score_gemma":0.00024008687,"threshold_uncertainty_score":0.9999265},"labels":[],"label_agreement":null},{"id":"W2350357546","doi":"","title":"Application of constraint setting and logic synthesis in SoC design","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"CAE (Canada)","funders":"","keywords":"Computer science; Logic synthesis; Constraint (computer-aided design); Constraint logic programming; Computer architecture; Logic optimization; Constraint satisfaction; Logic gate; Algorithm; Artificial intelligence; Mathematics","score_opus":0.021518129049818653,"score_gpt":0.2382147712776071,"score_spread":0.21669664222778845,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2350357546","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034577932,0.000007681162,0.9628294,0.00026725623,0.000013517791,0.00006198148,1.5280143e-7,0.000038316437,0.0022037732],"genre_scores_gemma":[0.9229306,7.2414883e-7,0.07699098,0.000059561862,0.0000074076347,0.000006448709,6.389657e-8,0.0000012907141,0.0000029007062],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995928,0.000021903881,0.00011288659,0.0001350173,0.00005054106,0.00008685352],"domain_scores_gemma":[0.99942327,0.00036659674,0.000045090364,0.00012304653,0.000019658919,0.000022316457],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004347117,0.000038335198,0.00006477349,0.000043069806,0.000025580091,0.000020891439,0.0001554631,0.000028340512,0.000004095552],"category_scores_gemma":[0.00016461099,0.000032973847,0.00000913173,0.0001089252,0.000041168194,0.00008485755,0.00003675125,0.00006584419,0.0000024624171],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.3702793e-8,0.000013381673,0.012313412,0.000008216598,0.0000011103523,0.0000012704938,0.00012067345,0.000030419886,0.09985897,0.08018885,0.0000045386982,0.8074591],"study_design_scores_gemma":[0.00018054349,0.000030221063,0.042960882,0.000037287828,0.0000044957364,0.00005621816,0.0001509687,0.83051246,0.08153584,0.044283465,0.00002506624,0.00022254039],"about_ca_topic_score_codex":0.00003712572,"about_ca_topic_score_gemma":0.000014312849,"teacher_disagreement_score":0.8883527,"about_ca_system_score_codex":0.0000030532915,"about_ca_system_score_gemma":0.00002054167,"threshold_uncertainty_score":0.13446344},"labels":[],"label_agreement":null},{"id":"W2386437332","doi":"","title":"Sneak Circuit Analysis Method Based on Adjacency List for Power Electronic Converters","year":2011,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Adjacency list; Correctness; Converters; Electronic circuit; Adjacency matrix; Power (physics); Network analysis; Topology (electrical circuits); Algorithm; Electrical engineering; Theoretical computer science; Physics","score_opus":0.02583216599390363,"score_gpt":0.25727815549406363,"score_spread":0.23144598950016,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2386437332","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00024724434,0.00004540845,0.9953882,0.00021147633,0.000023072933,0.0006813921,0.000014844136,0.00032334187,0.0030649877],"genre_scores_gemma":[0.6249855,0.0000015638291,0.37197328,0.0021814436,0.00006265104,0.000635591,0.00004087636,0.000022006845,0.00009709349],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99811095,0.000061901,0.00033494545,0.00079514546,0.00015596965,0.0005411044],"domain_scores_gemma":[0.9984529,0.00024433163,0.00015744199,0.0008580408,0.00015316356,0.00013413333],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035403558,0.00022916727,0.00028899967,0.00039524861,0.0002946685,0.00012880364,0.0013056431,0.00007948494,0.00004669049],"category_scores_gemma":[0.0000023318178,0.00023351851,0.00033078564,0.0014143005,0.00003467926,0.00016607171,0.00008490088,0.00016653353,0.000067671615],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000023950995,0.0007779207,0.0035154158,0.000044954373,0.0005519247,0.0000033545705,0.0014453898,0.00092565356,0.005361703,0.2019019,0.001999312,0.7834701],"study_design_scores_gemma":[0.0013080693,0.00040251543,0.011088067,0.000030455132,0.0005069856,0.000018738298,0.000034562105,0.8298878,0.008380127,0.02070324,0.12642798,0.0012114438],"about_ca_topic_score_codex":0.000043595574,"about_ca_topic_score_gemma":0.000015175308,"teacher_disagreement_score":0.82896215,"about_ca_system_score_codex":0.000097986645,"about_ca_system_score_gemma":0.00012345258,"threshold_uncertainty_score":0.95226085},"labels":[],"label_agreement":null},{"id":"W2387034794","doi":"","title":"Analysis and Avoidance of the Risk in FPGA Design with Verilog HDL","year":2005,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Verilog; Computer science; Field-programmable gate array; Combinational logic; Electronic circuit; Sequential logic; Logic gate; Embedded system; Computer engineering; Computer architecture; Electronic engineering; Algorithm; Electrical engineering; Engineering","score_opus":0.00813544226279205,"score_gpt":0.2053733670617083,"score_spread":0.19723792479891625,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2387034794","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033635393,0.00013838586,0.9655198,0.0003254966,0.000002203095,0.00023539992,0.0000024063945,0.000034595283,0.00010631901],"genre_scores_gemma":[0.7575124,0.000010271288,0.24226175,0.00012323762,0.000023248329,0.000049699494,5.781249e-7,0.0000032972266,0.000015543083],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9992518,0.000058661295,0.00018042029,0.00028444425,0.000085794214,0.00013892421],"domain_scores_gemma":[0.9992755,0.00011748249,0.0001222209,0.00041121242,0.000042034542,0.00003154078],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001817038,0.000085471,0.00013671636,0.00011979609,0.00012129779,0.000046930225,0.0005768058,0.000025098048,0.0000010695358],"category_scores_gemma":[0.0000010460984,0.00006114812,0.00004253173,0.0013842093,0.00006089529,0.0001239376,0.00012986956,0.00010674745,0.0000042438623],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.2755085e-7,0.00008361568,0.09356739,0.000008092569,0.000065400985,4.1700886e-7,0.0006919117,0.01874476,0.0018920376,0.001050518,0.000055914155,0.8838396],"study_design_scores_gemma":[0.00054562464,0.000038846083,0.7185143,0.000039345687,0.00013972487,0.000024371513,0.000018431296,0.2571476,0.011975711,0.0014772333,0.009755346,0.00032343122],"about_ca_topic_score_codex":0.00007248069,"about_ca_topic_score_gemma":0.00013324126,"teacher_disagreement_score":0.8835162,"about_ca_system_score_codex":0.000020063557,"about_ca_system_score_gemma":0.00003165084,"threshold_uncertainty_score":0.2493548},"labels":[],"label_agreement":null},{"id":"W2402745140","doi":"10.1109/vts.2016.7477266","title":"WeSPer: A flexible small delay defect quality metric","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Metric (unit); Computer science; Benchmark (surveying); Electronic circuit; Algorithm; Quality (philosophy); Flexibility (engineering); Performance metric; Reliability engineering; Mathematics; Statistics; Engineering","score_opus":0.06344026248087196,"score_gpt":0.28740436564809885,"score_spread":0.22396410316722687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2402745140","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02992548,0.00014234445,0.92542356,0.00061571447,0.00013405479,0.000054516328,7.6454165e-7,0.00055499707,0.04314854],"genre_scores_gemma":[0.9871197,0.000007498986,0.008959756,0.0005042647,0.000059667545,0.0000050439453,1.9531807e-7,0.0000060372713,0.0033378557],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9987777,0.00009574749,0.00022133616,0.00037882073,0.00019055996,0.00033583955],"domain_scores_gemma":[0.99872035,0.00050786056,0.00006276069,0.00051620294,0.00007296088,0.00011987244],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00073252013,0.000110246736,0.00014543472,0.00015900619,0.00010311377,0.000099064004,0.0007234462,0.00004344518,0.000078860605],"category_scores_gemma":[0.00036871576,0.00006517844,0.00012490683,0.0007911545,0.000024473811,0.0003042237,0.00018202493,0.000055428594,0.0005262786],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.8882638e-7,0.000043740845,0.025492366,0.00000827045,0.000017993714,0.000013406062,0.00006978704,0.000005504135,0.0045668897,0.1294116,0.00052092865,0.83984935],"study_design_scores_gemma":[0.010136238,0.0018514137,0.46942237,0.0006715673,0.0001541497,0.0009466358,0.00019357879,0.034853507,0.17675154,0.1935225,0.10407626,0.0074202283],"about_ca_topic_score_codex":0.00016765617,"about_ca_topic_score_gemma":0.000045677676,"teacher_disagreement_score":0.9571942,"about_ca_system_score_codex":0.000042163134,"about_ca_system_score_gemma":0.000060832586,"threshold_uncertainty_score":0.67644227},"labels":[],"label_agreement":null},{"id":"W2403319193","doi":"10.1109/tcad.2015.2481874","title":"On-Chip Cube-Based Constrained-Random Stimuli Generation for Post-Silicon Validation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Intel Corporation","keywords":"Computer science; Chip; Cube (algebra); Volume (thermodynamics); Representation (politics); Embedded system; Mathematics","score_opus":0.09274722704112391,"score_gpt":0.26872572905390013,"score_spread":0.1759785020127762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2403319193","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023184124,0.00008330003,0.973394,0.00010255865,0.001671166,0.0011629564,0.00008428368,0.00024813076,0.000069483765],"genre_scores_gemma":[0.9952644,0.0000041670187,0.004162415,0.00022016693,0.00013525043,0.000116801646,0.000034349752,0.000027146658,0.00003528998],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973631,0.0004493531,0.0007656919,0.0006539333,0.00042585158,0.00034210068],"domain_scores_gemma":[0.99689436,0.0011286683,0.0003136183,0.0004579993,0.0009626843,0.00024264236],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011244898,0.00036068176,0.0005390422,0.00045389545,0.0002680465,0.0003663179,0.00039095903,0.00018742484,0.0000030192916],"category_scores_gemma":[0.000070673326,0.00031347387,0.00014797608,0.00045169287,0.00008286756,0.0003624437,0.000001693869,0.00023468562,0.000008405476],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029163175,0.0003095918,0.000008302759,0.00008767751,0.0000986689,0.000008592861,0.00043517808,0.79236656,0.044693183,0.003078579,0.00034118647,0.15854333],"study_design_scores_gemma":[0.0030345577,0.0020397403,0.0000050937306,0.00029847448,0.00004069859,0.000048489303,0.000075459924,0.96199733,0.031893816,0.00021954419,0.000025425228,0.000321357],"about_ca_topic_score_codex":0.00016269801,"about_ca_topic_score_gemma":0.000005539093,"teacher_disagreement_score":0.9720803,"about_ca_system_score_codex":0.000119013974,"about_ca_system_score_gemma":0.00045554715,"threshold_uncertainty_score":0.99993175},"labels":[],"label_agreement":null},{"id":"W2403894018","doi":"10.1109/access.2016.2571278","title":"Signature and Residue Testing of Microprogrammable Control Units","year":2016,"lang":"en","type":"article","venue":"IEEE Access","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Residue number system; Computer science; Arithmetic; Error detection and correction; Arithmetic logic unit; Digital signature; Combinational logic; Algebraic number; Coding (social sciences); Residue (chemistry); Digital electronics; Electronic circuit; Computer hardware; Algorithm; Logic gate; Mathematics; Programming language","score_opus":0.0419733886194943,"score_gpt":0.2612396240441754,"score_spread":0.2192662354246811,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2403894018","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53016305,0.00051462563,0.46673435,0.0005265842,0.0002281966,0.00016962315,0.000007198576,0.00019946463,0.0014568999],"genre_scores_gemma":[0.9982417,0.000004640912,0.0014422118,0.00015139724,0.00006688282,0.000004029364,1.3656215e-7,0.000006341969,0.00008262297],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992066,0.000038267528,0.00016424932,0.00023950261,0.00012324822,0.00022811555],"domain_scores_gemma":[0.9988906,0.00044825976,0.00011917981,0.0002506461,0.00022739066,0.000063966305],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022016616,0.0000898459,0.00014095455,0.00006490417,0.000082633116,0.00013178079,0.0007018883,0.00005098297,0.000001970325],"category_scores_gemma":[0.00032146138,0.000060093385,0.00001494598,0.0005162219,0.00005639474,0.00060423627,0.00009339378,0.000072505696,0.00000273858],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.364511e-7,0.000019604522,0.11042753,0.000040346902,0.000015858748,0.00002939856,0.0000809602,0.00002707948,0.22468568,0.0012695402,0.00034781394,0.6630554],"study_design_scores_gemma":[0.0064452216,0.000584332,0.16042209,0.0021220918,0.00008109753,0.0002806167,0.00003905482,0.024110323,0.77309763,0.028429158,0.0028438647,0.0015444966],"about_ca_topic_score_codex":0.00012149429,"about_ca_topic_score_gemma":0.000015565292,"teacher_disagreement_score":0.66151094,"about_ca_system_score_codex":0.0000083643035,"about_ca_system_score_gemma":0.000059025926,"threshold_uncertainty_score":0.24505372},"labels":[],"label_agreement":null},{"id":"W2416121487","doi":"","title":"Academic Clustering and Placement Tools for Modern Field-Programmable Gate Array Architectures","year":2008,"lang":"en","type":"dissertation","venue":"TSpace (University of Toronto)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Cluster analysis; Field-programmable gate array; Field (mathematics); Gate array; Computer science; Computer architecture; Programmable logic array; Engineering; Embedded system; Artificial intelligence; Mathematics","score_opus":0.02779326417349546,"score_gpt":0.2620019538550025,"score_spread":0.23420868968150707,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2416121487","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20507623,0.0027225693,0.7704838,0.00032631317,0.00033821334,0.0006806501,0.000010861995,0.00019852142,0.020162838],"genre_scores_gemma":[0.97701144,0.0006686799,0.016818324,0.000042520238,0.00006563697,0.0000022906902,0.00005146499,0.000016862221,0.0053227805],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99899185,0.000024021696,0.00010895273,0.0004002623,0.00018990088,0.000285026],"domain_scores_gemma":[0.9992055,0.00015537268,0.00022578999,0.00024929404,0.00007191275,0.00009211471],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010828079,0.0001882733,0.00028924586,0.00005113081,0.00028932843,0.000046010085,0.000591678,0.00020692215,0.000054915294],"category_scores_gemma":[0.000040268,0.00023340381,0.000107475826,0.000040839965,0.000025314504,0.00040142325,0.00009051527,0.00020628166,0.0000010523147],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024439845,0.000018267316,0.00008426284,0.00034721315,0.000070728325,0.000010415912,0.030329261,0.00076157134,0.003495998,0.00014874252,0.00015866008,0.96455044],"study_design_scores_gemma":[0.0102907615,0.0040873857,0.09659204,0.0048768613,0.00085025193,0.00018901877,0.08691299,0.7665066,0.010172465,0.0035159206,0.009708382,0.0062973294],"about_ca_topic_score_codex":0.007336622,"about_ca_topic_score_gemma":0.02074591,"teacher_disagreement_score":0.9582531,"about_ca_system_score_codex":0.00008616859,"about_ca_system_score_gemma":0.00008157334,"threshold_uncertainty_score":0.9992736},"labels":[],"label_agreement":null},{"id":"W2419174344","doi":"","title":"Designing zero-aliasing space compressors: graph theory approach","year":2007,"lang":"en","type":"article","venue":"International Conference on Modelling, Identification and Control","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Aliasing; Computer science; Algorithm; Built-in self-test; Very-large-scale integration; Automatic test pattern generation; Electronic circuit; Computer engineering; Theoretical computer science; Parallel computing; Embedded system; Engineering; Artificial intelligence","score_opus":0.05654964536433049,"score_gpt":0.2758362441692557,"score_spread":0.21928659880492518,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2419174344","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0046183933,0.00008849135,0.98223853,0.00047027622,0.00030910678,0.0001656691,0.0000040245095,0.00015815604,0.011947352],"genre_scores_gemma":[0.99063796,0.000030171115,0.008246616,0.00031937272,0.0000840018,0.000014166197,0.000012867829,0.000010664102,0.0006441648],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99826527,0.000105492996,0.00040214762,0.00052682235,0.00043967066,0.0002606237],"domain_scores_gemma":[0.9987264,0.0002206211,0.00026423918,0.00030749288,0.00036566402,0.000115565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014153542,0.00017462194,0.00016265223,0.00027798457,0.00024516816,0.0006701904,0.0007101958,0.000073875104,0.000012119832],"category_scores_gemma":[0.000068350106,0.00017388193,0.000067042594,0.00015912103,0.00007843702,0.00048864936,0.00004550836,0.00021151999,0.000023206463],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009505374,0.00008130354,0.00034046324,0.00000764339,0.000044740256,0.0000051890797,0.0006735953,0.011482717,0.014695168,0.94065076,0.000029787558,0.0319791],"study_design_scores_gemma":[0.0005173672,0.000020441546,0.00045801993,0.000052385527,0.0000124970065,0.000013965666,0.0001693657,0.91029376,0.0021472496,0.086003534,0.00010470888,0.00020671393],"about_ca_topic_score_codex":0.000031165924,"about_ca_topic_score_gemma":0.0000018558609,"teacher_disagreement_score":0.9860196,"about_ca_system_score_codex":0.000036132475,"about_ca_system_score_gemma":0.000036904843,"threshold_uncertainty_score":0.7090699},"labels":[],"label_agreement":null},{"id":"W2485348461","doi":"10.1109/ets.2016.7519315","title":"Bit-flip detection-driven selection of trace signals","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"TRACE (psycholinguistics); Debugging; Computer science; Selection (genetic algorithm); Identification (biology); Extension (predicate logic); Focus (optics); Bit (key); Algorithm; Computer engineering; Theoretical computer science; Artificial intelligence; Programming language; Computer network","score_opus":0.01862510025546617,"score_gpt":0.22922822481587163,"score_spread":0.21060312456040545,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2485348461","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.097893886,0.000011663235,0.8986636,0.00021648692,0.00008252577,0.00003895729,2.9136137e-7,0.00016262554,0.002929997],"genre_scores_gemma":[0.99709195,0.0000028048532,0.002159819,0.000040639825,0.000050520597,0.0000028532297,3.3464314e-8,0.0000035213577,0.0006478573],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99936855,0.000030939,0.0001480131,0.00018381693,0.00012819105,0.00014049311],"domain_scores_gemma":[0.9995246,0.00013443774,0.00006817414,0.00014382211,0.00008723305,0.00004171352],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013707556,0.00005919723,0.00008293363,0.00008030542,0.000060413135,0.000021927408,0.00023927716,0.000032404037,0.00006116239],"category_scores_gemma":[0.00006665771,0.00003866168,0.000043123266,0.00032811164,0.000017826138,0.00032475177,0.000031313415,0.00003291973,0.00004902826],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.181953e-8,0.000014363394,0.0024550923,0.000002594373,0.0000048991815,5.520988e-7,0.000038745944,0.000039628954,0.5331627,0.0017582922,0.000055581502,0.46246743],"study_design_scores_gemma":[0.0003065352,0.00018996303,0.012105777,0.000056246565,0.000005514117,0.000034797395,0.000012264291,0.05869106,0.9253297,0.0023523585,0.00072388607,0.0001919306],"about_ca_topic_score_codex":0.00003793644,"about_ca_topic_score_gemma":0.000034639925,"teacher_disagreement_score":0.89919806,"about_ca_system_score_codex":0.000019496865,"about_ca_system_score_gemma":0.000028131655,"threshold_uncertainty_score":0.15765777},"labels":[],"label_agreement":null},{"id":"W2485783832","doi":"10.1142/9781783266975_0012","title":"On-Chip FPGA Debugging and Validation: From Academia to Industry, and Back Again","year":2015,"lang":"en","type":"book-chapter","venue":"IMPERIAL COLLEGE PRESS eBooks","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Field-programmable gate array; Chip; Embedded system; Computer science; Engineering; Software engineering; Operating system; Telecommunications","score_opus":0.07691891602391544,"score_gpt":0.27808629883127856,"score_spread":0.20116738280736313,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2485783832","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008759311,0.00096280593,0.003481418,0.0003857903,0.0013571612,0.0011822182,0.00045655738,0.0003683868,0.98304635],"genre_scores_gemma":[0.40458298,0.000046856672,0.003991759,0.0026420301,0.005097992,0.000115685405,0.00006611815,0.00025723755,0.5831993],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9977722,0.000070056776,0.00042803076,0.00091730576,0.00044625832,0.00036611527],"domain_scores_gemma":[0.9983155,0.00033165436,0.00021079356,0.0005482555,0.00011558203,0.000478228],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00034412355,0.00046585803,0.0005152875,0.0001487071,0.00021579883,0.00041886405,0.00068476214,0.0011763282,0.000031743228],"category_scores_gemma":[0.00013993392,0.0004698695,0.000056144305,0.000019369434,0.000094120005,0.00016327288,0.0007997256,0.0012577925,0.000033580094],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046863148,0.000020768826,0.000030042042,0.0001184378,0.00025774544,0.0003155057,0.003933964,0.00013208599,0.0017905988,0.6683958,0.053395692,0.27156246],"study_design_scores_gemma":[0.0038001027,0.0007293087,0.00006347941,0.00243037,0.00020601976,0.00016715884,0.00003342674,0.004691355,0.004472434,0.22664545,0.7534598,0.0033010552],"about_ca_topic_score_codex":0.0001671808,"about_ca_topic_score_gemma":0.000008373782,"teacher_disagreement_score":0.7000641,"about_ca_system_score_codex":0.00007321616,"about_ca_system_score_gemma":0.00021762529,"threshold_uncertainty_score":0.9997753},"labels":[],"label_agreement":null},{"id":"W2495387564","doi":"10.4018/978-1-61520-701-5.ch005","title":"Infrastructure for Testing Nodes of a Wireless Sensor Network","year":2010,"lang":"en","type":"book-chapter","venue":"IGI Global eBooks","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Wireless sensor network; Microcontroller; Computer science; Node (physics); Key distribution in wireless sensor networks; Wireless; Embedded system; Energy (signal processing); Energy consumption; Computer network; Wireless network; Field (mathematics); Real-time computing; Engineering; Operating system; Electrical engineering","score_opus":0.02162082540962077,"score_gpt":0.23519537777929708,"score_spread":0.21357455236967632,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2495387564","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00058930105,0.00013026077,0.15689999,0.000027711223,0.0008650733,0.00042419197,0.000102701946,0.00031007224,0.8406507],"genre_scores_gemma":[0.737673,0.0000019559977,0.23850854,0.00097100425,0.0035883058,0.000037529804,0.00001069758,0.00015026191,0.019058725],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99808013,0.000012112404,0.00049977395,0.000602194,0.00031400373,0.0004917637],"domain_scores_gemma":[0.99797124,0.00029119,0.0005569241,0.000676054,0.0003654192,0.00013918421],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019210974,0.00041768988,0.0005850024,0.000049519705,0.00019524455,0.00012362943,0.0010316175,0.00050644,0.0000030960641],"category_scores_gemma":[0.00011416567,0.00040258552,0.00022902255,0.000049441456,0.00012447052,0.00006694082,0.0002981487,0.00045173336,0.000007235378],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.1413907e-7,0.00000271065,0.00022485203,0.000095000025,0.0000405865,0.000019728479,0.000036048597,0.00009239736,0.00064125366,0.86078095,0.00022666497,0.137839],"study_design_scores_gemma":[0.0003818695,0.00012924656,0.00023914449,0.0008919391,0.00007542724,0.00018883107,0.000003843021,0.0069681285,0.00025314986,0.98406255,0.0060543106,0.00075153046],"about_ca_topic_score_codex":0.000030034496,"about_ca_topic_score_gemma":0.0000256848,"teacher_disagreement_score":0.821592,"about_ca_system_score_codex":0.00005932799,"about_ca_system_score_gemma":0.00030590716,"threshold_uncertainty_score":0.9998426},"labels":[],"label_agreement":null},{"id":"W2512791684","doi":"10.1149/07508.0091ecst","title":"(Invited) SiGe Applications in Automotive Radars","year":2016,"lang":"en","type":"article","venue":"ECS Transactions","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"European Commission","keywords":"Heterojunction bipolar transistor; BiCMOS; Bipolar junction transistor; Radar; Ball grid array; CMOS; Electrical engineering; Transistor; Engineering; Electronic engineering; Materials science; Telecommunications","score_opus":0.012648619161383308,"score_gpt":0.22358606096806322,"score_spread":0.21093744180667992,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2512791684","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003171005,0.000037485814,0.9900241,0.0049970737,0.00008026033,0.0001267196,0.000007943097,0.00024135287,0.0013140457],"genre_scores_gemma":[0.9964864,0.000013204192,0.002930995,0.00026575115,0.000025057157,0.000055172626,7.035676e-7,0.000006811979,0.0002158535],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9992319,0.0000306346,0.00015537997,0.00026023298,0.00010904502,0.00021280577],"domain_scores_gemma":[0.99937546,0.00019451465,0.000031581254,0.00028636178,0.00004206455,0.00007004245],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000101790836,0.00008484973,0.000087304434,0.00014411702,0.0001523549,0.000035496967,0.00034118348,0.000040820476,0.000025323578],"category_scores_gemma":[0.000013806824,0.00006539746,0.000054106113,0.00059315324,0.00003708343,0.00040417435,0.0000065544577,0.0000946255,0.00006116167],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.263942e-7,0.00042267144,0.0046541505,0.000015207876,0.00003355467,0.000018292438,0.0021655597,0.0013258568,0.019068476,0.0096707065,0.00048241724,0.96214277],"study_design_scores_gemma":[0.00912106,0.0006114027,0.3275238,0.001058705,0.00016890836,0.00033692177,0.0016556234,0.10379177,0.12698415,0.10936578,0.314301,0.0050808797],"about_ca_topic_score_codex":0.0000331963,"about_ca_topic_score_gemma":0.000065508335,"teacher_disagreement_score":0.99331546,"about_ca_system_score_codex":0.000060176575,"about_ca_system_score_gemma":0.000030246565,"threshold_uncertainty_score":0.2666831},"labels":[],"label_agreement":null},{"id":"W2515420815","doi":"10.1109/iscas.2016.7527485","title":"Cross recurrence verification technique for process variation-resilient analog circuits","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Robustness (evolution); Electronic circuit; Analogue electronics; Computer science; Process variation; Ideal (ethics); Ring oscillator; Process (computing); Flexibility (engineering); Algorithm; Electronic engineering; Mathematics; CMOS; Engineering; Electrical engineering; Statistics","score_opus":0.0304361774766095,"score_gpt":0.3045989195875144,"score_spread":0.2741627421109049,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2515420815","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005936599,0.00001556308,0.9910606,0.00042190857,0.00014934885,0.0003989556,0.0000056938457,0.00023783429,0.0017735105],"genre_scores_gemma":[0.9938024,0.0000032612295,0.0054404354,0.00010142932,0.000062745334,0.00026466695,0.0000023608245,0.0000063217963,0.00031633896],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988695,0.000024310939,0.00023506726,0.00044350725,0.00017592966,0.0002516896],"domain_scores_gemma":[0.9988818,0.0002014048,0.00012149116,0.00039984053,0.0003280581,0.00006737321],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046453183,0.000101417274,0.00009538811,0.000079418765,0.00017678627,0.00012711603,0.0006795176,0.000059077844,0.000020057154],"category_scores_gemma":[0.00042406315,0.00007098572,0.000041728377,0.00035754286,0.000033241427,0.00063694373,0.00003789693,0.000040107163,0.000027929356],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.2733894e-7,0.00008442735,0.0067808316,0.00005767407,0.000008424624,0.0000012971486,0.000354399,0.000029844006,0.13740763,0.09627963,0.00019853565,0.758797],"study_design_scores_gemma":[0.0020154095,0.0005575847,0.2373304,0.0006438528,0.000024443889,0.00007848969,0.00003503678,0.0452834,0.5605624,0.14822003,0.0035134954,0.0017354818],"about_ca_topic_score_codex":0.000009122366,"about_ca_topic_score_gemma":0.0000027909875,"teacher_disagreement_score":0.98786587,"about_ca_system_score_codex":0.000047821424,"about_ca_system_score_gemma":0.00011753577,"threshold_uncertainty_score":0.2894714},"labels":[],"label_agreement":null},{"id":"W2516580931","doi":"10.1109/iscas.2016.7527477","title":"Advanced nanometer technology analog layout retargeting for lithography friendly design","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Retargeting; CMOS; Lithography; Integrated circuit layout; Electronic engineering; Computer science; Process (computing); Nanometre; Engineering; Electrical engineering; Artificial intelligence; Integrated circuit; Materials science; Optoelectronics","score_opus":0.01925525752648105,"score_gpt":0.23827550258699182,"score_spread":0.21902024506051077,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2516580931","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0057672346,0.00018994675,0.989542,0.0014522595,0.00015532823,0.0002171088,0.0000024150231,0.00064180535,0.0020318753],"genre_scores_gemma":[0.6968134,0.000005759226,0.3026592,0.00016945215,0.000033959535,0.000048089085,4.779306e-7,0.000010155188,0.0002594894],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985822,0.000037257574,0.00025111678,0.00051607506,0.00011921243,0.00049415266],"domain_scores_gemma":[0.99881494,0.0004079595,0.000103035745,0.0004656762,0.00013234372,0.00007607382],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004235084,0.00015110895,0.00018765758,0.0003706764,0.00018221154,0.000059099282,0.0007778498,0.00009051408,0.000013259531],"category_scores_gemma":[0.00027470826,0.00009732557,0.00010772604,0.00075413246,0.00006628986,0.00044659243,0.00012239444,0.00006110555,0.000027013524],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.343946e-7,0.000022388971,0.006179265,0.000007809561,0.00001829553,0.0000058894407,0.000044987246,0.00001511425,0.05189959,0.044686746,0.00021915566,0.89689994],"study_design_scores_gemma":[0.008670085,0.005087922,0.0090580005,0.00095173926,0.00010765588,0.00026061243,0.00045234518,0.068023294,0.4309023,0.37904793,0.092647776,0.004790329],"about_ca_topic_score_codex":0.000002048903,"about_ca_topic_score_gemma":0.0000014285657,"teacher_disagreement_score":0.8921096,"about_ca_system_score_codex":0.000018081688,"about_ca_system_score_gemma":0.00003599924,"threshold_uncertainty_score":0.39688212},"labels":[],"label_agreement":null},{"id":"W2528910556","doi":"10.1109/async.2016.12","title":"Finding Glitches Using Formal Methods","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Glitch; Computer science; Formal verification; Formal equivalence checking; Boolean satisfiability problem; Satisfiability; Statement (logic); Domain (mathematical analysis); Combinational logic; Logic simulation; Property (philosophy); Computer engineering; Algorithm; Formal methods; Electronic circuit; Theoretical computer science; Logic gate; Programming language; Mathematics; Detector; Electrical engineering; Engineering","score_opus":0.11160569760636485,"score_gpt":0.36683683603922107,"score_spread":0.2552311384328562,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2528910556","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02554682,0.000024219873,0.9655895,0.00021565743,0.00014578794,0.000022351025,1.398362e-7,0.00018302174,0.008272488],"genre_scores_gemma":[0.64122564,6.900194e-7,0.35833296,0.00011204466,0.00004928529,6.4702806e-7,2.7355421e-8,0.0000029300104,0.00027574424],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992774,0.00004348506,0.0001223562,0.00018251533,0.000089021465,0.00028518826],"domain_scores_gemma":[0.9994263,0.0002345708,0.000038938153,0.00021758526,0.000026210251,0.00005639213],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005642832,0.00006639948,0.000078666715,0.000057448597,0.00013180247,0.00007331202,0.00038267695,0.000026355856,0.00002685685],"category_scores_gemma":[0.00012043948,0.00003938918,0.000040728537,0.00017483544,0.000016515396,0.00092967943,0.00017665811,0.000031793563,0.000027878354],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.108138e-8,0.0000036757415,0.0020984805,0.000002047192,0.0000030714916,0.0000028691647,0.00008190384,0.000004067505,0.066589944,0.039085396,0.000017184098,0.89211136],"study_design_scores_gemma":[0.0011467639,0.00013110353,0.011237391,0.0003225014,0.00002160518,0.00035789981,0.00016367028,0.4927183,0.41942808,0.06752837,0.005689097,0.001255213],"about_ca_topic_score_codex":0.000016174354,"about_ca_topic_score_gemma":0.0000011457392,"teacher_disagreement_score":0.89085615,"about_ca_system_score_codex":0.000027333475,"about_ca_system_score_gemma":0.000031686766,"threshold_uncertainty_score":0.16062441},"labels":[],"label_agreement":null},{"id":"W2533585991","doi":"10.1109/icm-02.2002.1161537","title":"A high-level data path allocation algorithm based on BIST testability metrics","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Testability; Computer science; Metric (unit); Path (computing); Built-in self-test; Design for testing; High-level synthesis; Algorithm; Test data; Register allocation; Reliability engineering; Engineering; Embedded system; Field-programmable gate array","score_opus":0.08724448348443713,"score_gpt":0.27413991589720327,"score_spread":0.18689543241276613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2533585991","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00066627376,0.000015085106,0.9961947,0.00088357186,0.00017590616,0.000111991496,0.00003336341,0.00029438586,0.0016247302],"genre_scores_gemma":[0.6594579,0.0000018341844,0.33972377,0.0006775326,0.000052618023,0.0000037277803,0.00005481743,0.00000556754,0.000022215128],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99848235,0.000045563338,0.00021923342,0.00061427616,0.00039588095,0.00024271787],"domain_scores_gemma":[0.9978228,0.00026128686,0.000071318915,0.0015963268,0.0001466356,0.00010161973],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007778881,0.00012829193,0.00012583761,0.00014495381,0.00014149804,0.000164216,0.001402232,0.000046824367,0.000012407074],"category_scores_gemma":[0.0007274339,0.00010918404,0.000027833294,0.0011760229,0.000029912999,0.00049287756,0.00024127476,0.0001221524,0.000056579094],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.0073864e-7,0.00024999044,0.0005947321,0.000010542428,0.0000032837434,0.000009906176,0.000023299772,0.0009973675,0.00009345877,0.010678096,0.00013667277,0.9872025],"study_design_scores_gemma":[0.00051052327,0.000110085835,0.013387529,0.000024764971,0.0000058644446,0.0000035382245,0.0000092998525,0.9813022,0.0008572729,0.003300749,0.00026698245,0.00022121352],"about_ca_topic_score_codex":0.0007928189,"about_ca_topic_score_gemma":0.000049382732,"teacher_disagreement_score":0.98698133,"about_ca_system_score_codex":0.00010807585,"about_ca_system_score_gemma":0.00023790919,"threshold_uncertainty_score":0.44523957},"labels":[],"label_agreement":null},{"id":"W2535860792","doi":"10.1145/2966986.2980085","title":"GPlace","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; CONTEST; Routing (electronic design automation); Computer science; Placer mining; Parallel computing; Embedded system; Computer architecture","score_opus":0.012648291608204156,"score_gpt":0.20361846322246624,"score_spread":0.19097017161426208,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2535860792","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003467321,0.000008686885,0.9172169,0.001876869,0.000061712875,0.000008827896,5.0967063e-8,0.00019334756,0.0771663],"genre_scores_gemma":[0.9921913,0.0000010062172,0.002789505,0.00032608098,0.000026825708,6.3524857e-7,1.1826268e-8,0.0000011230754,0.004663477],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997126,0.0000061843007,0.000038192276,0.00009734198,0.000053009127,0.00009270542],"domain_scores_gemma":[0.99973387,0.000057271023,0.000008783245,0.00015767134,0.000012609583,0.000029781375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000060938983,0.000024696306,0.0000245444,0.0000148753315,0.00002595539,0.000022737264,0.00026052142,0.00000836023,0.000036140722],"category_scores_gemma":[0.000031818887,0.000012821873,0.0000121740695,0.00006851338,0.000006627725,0.00019032587,0.000049010665,0.000009746586,0.00040835567],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.453414e-9,0.000002313829,0.0030165003,4.3284598e-7,8.640909e-7,0.0000036332353,0.00001763618,1.3141064e-7,0.009108945,0.18755336,0.0017739813,0.7985222],"study_design_scores_gemma":[0.0037081998,0.0004620992,0.10090533,0.00036331872,0.000011260986,0.0004842905,0.000067885056,0.042025324,0.27219975,0.23580451,0.34143525,0.0025327788],"about_ca_topic_score_codex":0.0000036595322,"about_ca_topic_score_gemma":0.0000013329746,"teacher_disagreement_score":0.988724,"about_ca_system_score_codex":0.000005578732,"about_ca_system_score_gemma":0.000010454006,"threshold_uncertainty_score":0.52487224},"labels":[],"label_agreement":null},{"id":"W2537825141","doi":"10.1109/icccas.2002.1179031","title":"Introducing redundant transformations for built-in self-testable data path allocation","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Computer science; Redundancy (engineering); Built-in self-test; Path (computing); Test data; Parallel computing; Distributed computing; Embedded system; Computer network","score_opus":0.03786352793718899,"score_gpt":0.2704230626873646,"score_spread":0.2325595347501756,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2537825141","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026194185,0.00006165632,0.9911684,0.00076389965,0.00011556122,0.00022695937,0.0000035613584,0.00018398673,0.004856588],"genre_scores_gemma":[0.79486704,0.000013042102,0.2047942,0.00014968037,0.00003471803,0.000021227115,0.0000306621,0.0000060375723,0.00008340384],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99902797,0.00003505372,0.00024177959,0.00033537013,0.00010696702,0.00025284363],"domain_scores_gemma":[0.9990084,0.00012531684,0.00004179031,0.00072132365,0.000058700753,0.000044456654],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008535755,0.000077277415,0.000093275776,0.00008205911,0.00014496193,0.00013535249,0.0006739793,0.000026311365,0.0000058788696],"category_scores_gemma":[0.0002585642,0.000072479495,0.00001856876,0.00037844342,0.0000064195597,0.0012061637,0.000042915734,0.000062653526,0.000008872751],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.9212907e-7,0.00041807917,0.0035004101,0.00016756609,0.000027444716,0.0000051266697,0.004324724,0.00426766,0.0077822823,0.7478819,0.0055377977,0.22608662],"study_design_scores_gemma":[0.00045748855,0.000041825788,0.00037995688,0.000036749945,0.000008060598,0.00002292878,0.00014917333,0.9768127,0.0030752379,0.0077121696,0.011090653,0.00021305933],"about_ca_topic_score_codex":0.000070173446,"about_ca_topic_score_gemma":0.00010695556,"teacher_disagreement_score":0.972545,"about_ca_system_score_codex":0.000038570382,"about_ca_system_score_gemma":0.000141401,"threshold_uncertainty_score":0.2955628},"labels":[],"label_agreement":null},{"id":"W2537877307","doi":"10.1109/icmens.2006.348201","title":"SoC - what are our technology futures?","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Moore's law; Emerging technologies; Futures contract; Very-large-scale integration; Telecommunications; Embedded system; Artificial intelligence; Business","score_opus":0.010730376399068282,"score_gpt":0.22300303367516186,"score_spread":0.21227265727609357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2537877307","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053465296,0.0018647695,0.88215435,0.034628745,0.0010722895,0.00012081502,4.9195245e-7,0.00235488,0.02433835],"genre_scores_gemma":[0.9945917,0.0000076694305,0.0035425194,0.0005653441,0.0001877522,0.0000032517619,5.565481e-7,0.000004179319,0.0010969897],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9993106,0.000009306845,0.00010654357,0.00023507862,0.00010604791,0.00023242547],"domain_scores_gemma":[0.99955964,0.000011616173,0.000050269184,0.00031131323,0.000041260977,0.000025875284],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006968151,0.00007663289,0.00008743147,0.00011085462,0.00013043689,0.000248886,0.0005569349,0.00007016126,0.000006305553],"category_scores_gemma":[0.000014912216,0.000064153726,0.000032652188,0.00040391745,0.000011883331,0.0005526934,0.00012318042,0.00009759226,0.00012513516],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.2750656e-8,0.000055043387,0.014028615,0.000007715258,0.0000053828967,0.00009378779,0.000046155208,0.000057917354,0.002047165,0.27402756,0.01390059,0.69573003],"study_design_scores_gemma":[0.00215822,0.0003284874,0.1046934,0.00054984464,0.00003173459,0.0010987064,0.013962884,0.06457402,0.055518437,0.6747555,0.0793255,0.0030032697],"about_ca_topic_score_codex":0.000032916127,"about_ca_topic_score_gemma":0.00006334855,"teacher_disagreement_score":0.94112647,"about_ca_system_score_codex":0.000013565077,"about_ca_system_score_gemma":0.000017960425,"threshold_uncertainty_score":0.2616113},"labels":[],"label_agreement":null},{"id":"W2539033800","doi":"10.1145/2966986.2967072","title":"Scalable, high-quality, SAT-based multi-layer escape routing","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Routing (electronic design automation); Scalability; Computer science; Layer (electronics); Computer network; Equal-cost multi-path routing; Static routing; Distributed computing; Routing protocol; Materials science; Nanotechnology; Operating system","score_opus":0.06486053358668183,"score_gpt":0.29487591805579905,"score_spread":0.23001538446911723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2539033800","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.048562873,0.000017141076,0.94375813,0.0018701572,0.0002362765,0.000074334064,0.0000018001309,0.0005999597,0.0048793466],"genre_scores_gemma":[0.9530371,7.6098894e-7,0.043770596,0.0011971176,0.000089452675,0.0000039592096,9.3147486e-7,0.0000118460675,0.0018882558],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9982689,0.000107428874,0.0003359379,0.00049922126,0.00030482432,0.00048366547],"domain_scores_gemma":[0.99859214,0.00044873872,0.00011109332,0.00059225276,0.00010927339,0.0001465059],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00070068415,0.0001649052,0.00018948845,0.000086687134,0.00016454134,0.00016603884,0.0008076727,0.00006731093,0.000111211884],"category_scores_gemma":[0.00030073273,0.00010536655,0.0000808416,0.00034097524,0.00004173461,0.00046508605,0.00021612033,0.00008315946,0.0007478051],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.7059157e-7,0.00017575338,0.07271687,0.000023720728,0.000019857674,0.000030645988,0.000097524535,0.00007815789,0.1168323,0.116909906,0.000786151,0.69232863],"study_design_scores_gemma":[0.008520404,0.00027994748,0.44289204,0.00077831827,0.000033645138,0.000044769684,0.00008269655,0.3640833,0.16856502,0.009504574,0.0023543544,0.0028609305],"about_ca_topic_score_codex":0.0002365929,"about_ca_topic_score_gemma":0.00004904293,"teacher_disagreement_score":0.9044742,"about_ca_system_score_codex":0.00004879925,"about_ca_system_score_gemma":0.00008832018,"threshold_uncertainty_score":0.9611771},"labels":[],"label_agreement":null},{"id":"W2540953176","doi":"10.1109/icasic.2005.1611422","title":"FBDD: A Folded Logic Synthesis System","year":2006,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Logic optimization; Logic synthesis; Logic gate; Computer architecture; Logic family; Logic simulation; Class (philosophy); Field-programmable gate array; Computer engineering; Theoretical computer science; Algorithm; Embedded system; Artificial intelligence","score_opus":0.014160290835589177,"score_gpt":0.19511700943253832,"score_spread":0.18095671859694915,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540953176","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005516118,0.00006234747,0.7906033,0.0002851246,0.00011842402,0.00005255779,3.8523234e-7,0.0008357246,0.20252605],"genre_scores_gemma":[0.9921904,2.6416038e-7,0.006892145,0.00012323928,0.00008906561,0.000009762672,2.6532408e-7,0.000004147346,0.00069071027],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99920267,0.000032696124,0.00015340759,0.0002409019,0.00014581566,0.00022451808],"domain_scores_gemma":[0.99942917,0.00014930598,0.00004377284,0.00030591333,0.000032830827,0.000039021877],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017067243,0.000083076644,0.000113108916,0.00005744962,0.00010433018,0.00012961721,0.0004805368,0.000032552984,0.000012826405],"category_scores_gemma":[0.000034160144,0.00006532075,0.0000531151,0.00025181507,0.0000114217455,0.00016671402,0.0000712532,0.00003917033,0.00021852885],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.4977862e-8,0.0000322129,0.0021461993,0.000032402128,0.000005455379,0.000070526,0.000021684038,0.00009346921,0.0016645754,0.940517,0.0016487106,0.053767703],"study_design_scores_gemma":[0.0008848214,0.00015826439,0.035568617,0.00058787013,0.00006962657,0.00090518326,0.0004170921,0.8700894,0.03838802,0.045770943,0.0050871037,0.0020730242],"about_ca_topic_score_codex":0.00026991733,"about_ca_topic_score_gemma":0.000017146596,"teacher_disagreement_score":0.9866743,"about_ca_system_score_codex":0.00003307699,"about_ca_system_score_gemma":0.000020805039,"threshold_uncertainty_score":0.2808819},"labels":[],"label_agreement":null},{"id":"W2542965048","doi":"10.1109/edtc.1994.326837","title":"M-testability: an approach for data-path testability evaluation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; University of Waterloo","funders":"","keywords":"Testability; Generalization; Path (computing); Computer science; Design for testing; Algorithm; Theoretical computer science; Mathematics; Reliability engineering; Programming language; Engineering","score_opus":0.2862591793783159,"score_gpt":0.33460859388338543,"score_spread":0.04834941450506952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2542965048","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01745025,0.00007529887,0.969793,0.0001876394,0.0000798997,0.0005965263,0.000012655385,0.0003435829,0.011461142],"genre_scores_gemma":[0.850141,9.231595e-7,0.14941067,0.00014942014,0.00008314511,0.00005416782,0.00009139332,0.000007115799,0.00006217423],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979875,0.00015376283,0.00027037066,0.00088672293,0.00039689228,0.00030475316],"domain_scores_gemma":[0.99719447,0.0002845432,0.000070634946,0.0020692067,0.00026126285,0.00011987627],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029036195,0.00012870066,0.00014892733,0.000043852433,0.00019869217,0.00020449038,0.0014283627,0.000050755723,0.000082317274],"category_scores_gemma":[0.0010748248,0.00011101567,0.0000374874,0.00031669578,0.000043551874,0.0015352805,0.00023670851,0.0000835517,0.0000136929375],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.4488933e-7,0.00048392554,0.012311831,0.000035898753,0.00000522349,3.2851491e-7,0.00035914942,0.00018921877,0.0002699852,0.0043322956,0.00051450444,0.98149747],"study_design_scores_gemma":[0.00023535725,0.00007264729,0.003244071,0.00000255997,0.00001239122,0.0000059604545,0.00004717932,0.9924544,0.000054593835,0.0034450358,0.00026876706,0.00015704587],"about_ca_topic_score_codex":0.000051055868,"about_ca_topic_score_gemma":0.000013036524,"teacher_disagreement_score":0.99226516,"about_ca_system_score_codex":0.000055822395,"about_ca_system_score_gemma":0.00005690467,"threshold_uncertainty_score":0.45270878},"labels":[],"label_agreement":null},{"id":"W2546264221","doi":"10.1109/idt.2009.5404084","title":"Formal verification of analog and mixed signal designs","year":2009,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Correctness; Computer science; Mixed-signal integrated circuit; Formal verification; Functional verification; Intelligent verification; Runtime verification; System on a chip; High-level verification; Electronic system-level design and verification; Software verification; Computer engineering; State (computer science); Formal methods; Formal equivalence checking; Embedded system; Verification; Computer architecture; Software; Integrated circuit; Software engineering; Theoretical computer science; Programming language; Software development; Software construction","score_opus":0.03446539653274024,"score_gpt":0.2411330981745551,"score_spread":0.20666770164181486,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2546264221","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11931122,0.000034801764,0.87612265,0.00014031678,0.000014550909,0.000028213803,1.7726673e-7,0.000047961577,0.0043001003],"genre_scores_gemma":[0.9899711,0.000002445181,0.009868402,0.00011593176,0.000012318764,4.2033193e-7,6.5747025e-7,8.6387155e-7,0.000027857284],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99957955,0.000014320349,0.00010765199,0.00011121473,0.000078045035,0.000109209934],"domain_scores_gemma":[0.9997441,0.0000317333,0.00003987937,0.00011622786,0.00003314731,0.00003486887],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015427897,0.000040985113,0.00006143952,0.00004309282,0.00004807143,0.000028236856,0.00016168981,0.000018740648,0.000004994473],"category_scores_gemma":[0.000013327933,0.000035279554,0.000015621175,0.0001456723,0.000013891104,0.00033748843,0.000017386632,0.0000280285,0.0000025791742],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.8549301e-7,0.00002538398,0.0023038485,0.0000037887148,0.0000024459623,0.0000017038855,0.00015717853,0.000038813618,0.047071885,0.08405931,0.000082097235,0.8662534],"study_design_scores_gemma":[0.0005995859,0.00069948396,0.4981472,0.00003633361,0.000012300493,0.000055970217,0.00008232011,0.32884145,0.14586823,0.025158804,0.00015109753,0.00034724365],"about_ca_topic_score_codex":0.0000075731564,"about_ca_topic_score_gemma":0.0000011185143,"teacher_disagreement_score":0.8706599,"about_ca_system_score_codex":0.000003957831,"about_ca_system_score_gemma":0.000016493334,"threshold_uncertainty_score":0.14386584},"labels":[],"label_agreement":null},{"id":"W2551557195","doi":"10.1109/vlsi-soc.2016.7753556","title":"Automatically comparing analog behavior using Earth Mover's Distance","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Computer science; Task (project management); Earth mover's distance; Reliability (semiconductor); SIGNAL (programming language); Process (computing); Algorithm; Mixed-signal integrated circuit; Artificial intelligence; Pattern recognition (psychology); Data mining; Integrated circuit; Engineering","score_opus":0.041417831672405335,"score_gpt":0.26412491062725224,"score_spread":0.2227070789548469,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2551557195","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17879575,0.000014395796,0.8140877,0.000098800854,0.00010304176,0.000055697594,7.448445e-7,0.00034143927,0.0065024463],"genre_scores_gemma":[0.9634197,8.726305e-7,0.036041167,0.00013052906,0.00004253218,0.0000033895012,2.131988e-7,0.0000069158077,0.0003547276],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988598,0.000029874886,0.0002288488,0.0003173042,0.00022894349,0.00033521123],"domain_scores_gemma":[0.99924505,0.00010274349,0.0000670446,0.00041275352,0.00005374498,0.0001186466],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016395454,0.0001164766,0.00016237547,0.00005673187,0.00013950322,0.0001414073,0.0005623612,0.00003196635,0.000037137794],"category_scores_gemma":[0.000056202607,0.00007713308,0.000054667635,0.000239018,0.0000483233,0.00056503894,0.0001663621,0.00005589253,0.0000726064],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.9178733e-7,0.00014322651,0.2869852,0.000019019622,0.000019984682,0.00012371848,0.00015342097,0.00014123222,0.051642958,0.2683978,0.00011754933,0.3922556],"study_design_scores_gemma":[0.00066841126,0.000059291095,0.19901066,0.00025661575,0.000022901333,0.00010832044,0.000016301708,0.7907096,0.004222379,0.0038085617,0.00048497337,0.0006319875],"about_ca_topic_score_codex":0.000034748897,"about_ca_topic_score_gemma":0.00003219379,"teacher_disagreement_score":0.79056835,"about_ca_system_score_codex":0.00003565729,"about_ca_system_score_gemma":0.000047086887,"threshold_uncertainty_score":0.31453958},"labels":[],"label_agreement":null},{"id":"W2554693579","doi":"10.1109/nssmic.2006.356003","title":"An FPGA Based Implementation for Real-Time Processing of the LHC Beam Loss Monitoring System's Data","year":2006,"lang":"en","type":"article","venue":"2006 IEEE Nuclear Science Symposium Conference Record","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CERN; TRIUMF","keywords":"Large Hadron Collider; Field-programmable gate array; Computer science; Reliability (semiconductor); Process (computing); Emphasis (telecommunications); Detector; Embedded system; Data processing; Computer hardware; Real-time computing; Physics; Operating system; Particle physics; Telecommunications; Power (physics)","score_opus":0.03069159356471149,"score_gpt":0.2923454198305971,"score_spread":0.2616538262658856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2554693579","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8459868,0.0000055760006,0.14932829,0.00035235245,0.0010679791,0.0007510084,0.000072889336,0.00038831274,0.0020468398],"genre_scores_gemma":[0.9754468,0.0000028508637,0.024216205,0.000022090666,0.00023400669,0.0000149844,0.00000788547,0.000020562675,0.000034613848],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971331,0.00007876042,0.000539319,0.00090713147,0.0007165096,0.000625187],"domain_scores_gemma":[0.99727035,0.00008360506,0.0005034389,0.0014762976,0.0005437443,0.00012257523],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014083812,0.00021771186,0.00026053804,0.00018178487,0.0009154649,0.00079150434,0.004411487,0.00006431528,0.000005854052],"category_scores_gemma":[0.00003327863,0.00017824316,0.00006382538,0.0010895443,0.00034147562,0.002482294,0.0002548352,0.00011807973,0.000009526595],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018278639,0.00007738927,0.0074519212,0.00012965994,0.0000031042957,0.000001991486,0.00022326686,0.00090703345,0.8693981,0.0013379517,0.00010116753,0.12036656],"study_design_scores_gemma":[0.00032944028,0.00014026462,0.005317936,0.00029644722,0.00002118701,0.000012286576,0.0002592858,0.94804436,0.045018002,0.00013207983,0.0001324222,0.00029631314],"about_ca_topic_score_codex":0.0011963967,"about_ca_topic_score_gemma":0.00004635472,"teacher_disagreement_score":0.9471373,"about_ca_system_score_codex":0.00015539853,"about_ca_system_score_gemma":0.00086804974,"threshold_uncertainty_score":0.81977135},"labels":[],"label_agreement":null},{"id":"W2562106824","doi":"10.1002/jcd.21553","title":"Asymptotic Size of Covering Arrays: An Application of Entropy Compression","year":2017,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"CARE Canada","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Mathematics; Combinatorics; Alphabet; Row; Lemma (botany); Entropy (arrow of time); Upper and lower bounds; Set (abstract data type); Discrete mathematics; Computer science; Mathematical analysis","score_opus":0.03057987468056145,"score_gpt":0.28325625428563783,"score_spread":0.2526763796050764,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2562106824","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2333706,0.000048758797,0.7644165,0.000047223464,0.0016346717,0.00008668716,7.8183314e-7,0.00001298111,0.00038178166],"genre_scores_gemma":[0.9951566,0.00000946266,0.004520151,0.00000836717,0.00029428262,7.6396753e-7,1.9684876e-7,0.0000068296536,0.0000033698468],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986099,0.00010253355,0.0005670095,0.00012666972,0.00044930616,0.00014458469],"domain_scores_gemma":[0.99687475,0.0002736882,0.0017864937,0.00054278236,0.00041400854,0.000108304754],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007133116,0.00009967043,0.0003474152,0.00007510396,0.00016855408,0.00010357608,0.0013717029,0.00006112881,0.000002709429],"category_scores_gemma":[0.0005279035,0.00008731667,0.00011194736,0.00008590668,0.00006458967,0.00087522145,0.00009963691,0.00015698702,0.0000010540441],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021083475,0.0005076821,0.012738313,0.00008140458,0.000057782225,0.000018316632,0.00053021696,0.0014788706,0.80373836,0.15142071,0.00006662437,0.029340655],"study_design_scores_gemma":[0.0083761895,0.00410559,0.14541642,0.0012625257,0.00016228386,0.00017130388,0.00010161257,0.11785547,0.4509671,0.27040124,0.00048461865,0.0006956193],"about_ca_topic_score_codex":0.000025628508,"about_ca_topic_score_gemma":3.0540164e-7,"teacher_disagreement_score":0.761786,"about_ca_system_score_codex":0.00003375052,"about_ca_system_score_gemma":0.00012262781,"threshold_uncertainty_score":0.35606706},"labels":[],"label_agreement":null},{"id":"W2583703757","doi":"10.1145/3020078.3021765","title":"A Machine Learning Framework for FPGA Placement (Abstract Only)","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Field-programmable gate array; Routing (electronic design automation); Key (lock); Placement; Machine learning; Range (aeronautics); Design flow; CAD; Artificial intelligence; Computer engineering; Regression; Flow (mathematics); Embedded system; Physical design; Circuit design; Engineering drawing","score_opus":0.04726978750856374,"score_gpt":0.30581859808218026,"score_spread":0.2585488105736165,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2583703757","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0033040906,0.000051125346,0.9730351,0.001135963,0.00023354815,0.00011755307,0.0000010522239,0.00020295139,0.021918647],"genre_scores_gemma":[0.94139713,0.000004987392,0.056520894,0.0002620659,0.00013568478,0.000009850082,0.0000016645095,0.0000077656,0.001659974],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991379,0.000009265586,0.00014238179,0.00028453843,0.00014507203,0.00028087778],"domain_scores_gemma":[0.99895495,0.00022658311,0.00014885399,0.0005488992,0.000042026797,0.000078703124],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032672266,0.000102101,0.000115195544,0.0000343438,0.00084972085,0.0005589294,0.0009667836,0.000049985087,0.00004743641],"category_scores_gemma":[0.0006428643,0.00008690498,0.000067174726,0.00003471949,0.000021930386,0.00035673217,0.0001998131,0.00019070732,0.000049353082],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.3195745e-7,0.000053190426,0.01589091,0.000025034346,0.000020213527,0.000012887423,0.0002417121,0.00036502595,0.00020336693,0.2499623,0.0002699905,0.73295474],"study_design_scores_gemma":[0.0019913048,0.0006761709,0.07554917,0.00044115444,0.000031376596,0.00007052776,0.00014662203,0.7158528,0.0036189235,0.13984977,0.060399067,0.0013731483],"about_ca_topic_score_codex":0.00008181917,"about_ca_topic_score_gemma":0.000021048216,"teacher_disagreement_score":0.938093,"about_ca_system_score_codex":0.000018478759,"about_ca_system_score_gemma":0.000045132605,"threshold_uncertainty_score":0.65354514},"labels":[],"label_agreement":null},{"id":"W2586876764","doi":"10.1149/ma2011-02/17/1483","title":"A High Precision Coulometry Study of the SEI growth in Li/Graphite cells","year":2011,"lang":"en","type":"article","venue":"ECS Meeting Abstracts","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Coulometry; Graphite; Computer science; Chemistry; Materials science; Metallurgy; Electrochemistry; Physical chemistry","score_opus":0.026215369388658136,"score_gpt":0.22630848184774055,"score_spread":0.2000931124590824,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2586876764","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98739165,0.000035394656,0.00013371554,0.00002554212,0.00041926914,0.00020222388,7.6090885e-7,0.00006971141,0.011721733],"genre_scores_gemma":[0.9987056,0.000002838662,0.0011749278,0.00003834826,0.000037046244,0.000004549497,1.5502943e-7,0.0000100903435,0.00002643002],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9983393,0.00012959391,0.00048457267,0.0003560276,0.0004016627,0.00028883142],"domain_scores_gemma":[0.99870825,0.00031090144,0.00033669983,0.00048712557,0.00009423497,0.0000627837],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011313896,0.00014095164,0.00019934429,0.00021358256,0.000115216346,0.000043887325,0.0010522393,0.0000612009,0.0000028499735],"category_scores_gemma":[0.00040132264,0.000106047235,0.000058108806,0.0010740219,0.000032859105,0.00021145327,0.00026326417,0.00026778496,0.000011510197],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004502984,0.002956727,0.8661531,0.00011336229,0.000052414747,0.00016709858,0.031214088,0.011625445,0.07331345,0.00022041686,0.00017917747,0.014000223],"study_design_scores_gemma":[0.00046691365,0.0001670107,0.9207772,0.00026990645,0.000009656112,0.000006535829,0.00040900896,0.0009786219,0.07536565,0.0013599605,0.000007812837,0.0001817024],"about_ca_topic_score_codex":0.0016720667,"about_ca_topic_score_gemma":0.000066274,"teacher_disagreement_score":0.054624133,"about_ca_system_score_codex":0.00001939621,"about_ca_system_score_gemma":0.00003842377,"threshold_uncertainty_score":0.4324481},"labels":[],"label_agreement":null},{"id":"W2589051953","doi":"10.1109/tvlsi.2017.2658564","title":"Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Illinois at Urbana-Champaign","keywords":"Emulation; Assertion; Computer science; Hardware emulation; Crash; Embedded system; FLOPS; Computer engineering; Computer architecture; Parallel computing; Programming language; Field-programmable gate array","score_opus":0.05255866105912986,"score_gpt":0.3211719297732881,"score_spread":0.26861326871415825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2589051953","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041212473,0.0000549716,0.9529317,0.0005240995,0.0027102607,0.0020294932,0.00029916194,0.00010936768,0.00012844543],"genre_scores_gemma":[0.9977422,0.00000608131,0.0009345403,0.00004555708,0.00018946613,0.0007875778,0.000075427,0.000021090833,0.00019805683],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978801,0.00018875943,0.0006029676,0.00043699445,0.00062506367,0.00026613323],"domain_scores_gemma":[0.99588704,0.0004991362,0.0005981736,0.0009698977,0.0019838985,0.00006185198],"candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0017992489,0.0002189281,0.00026202697,0.00019934811,0.001819339,0.00057993026,0.0006912705,0.00017738278,0.00001306212],"category_scores_gemma":[0.00028124775,0.00017147447,0.00027031056,0.00018194273,0.000050316114,0.0013888992,0.000003857867,0.00018412716,0.000006679485],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040079423,0.0003867868,0.0005175304,0.00025697506,0.00024664155,3.0719775e-7,0.0037109747,0.45985815,0.054168284,0.008179866,0.0007615011,0.4718729],"study_design_scores_gemma":[0.0010252388,0.00016789757,0.0041740746,0.00017853758,0.00016705313,0.000006990493,0.00066114485,0.9616384,0.030816462,0.00062811084,0.0003432877,0.00019282756],"about_ca_topic_score_codex":0.00012677554,"about_ca_topic_score_gemma":0.00035280813,"teacher_disagreement_score":0.95652974,"about_ca_system_score_codex":0.0001800287,"about_ca_system_score_gemma":0.0002089306,"threshold_uncertainty_score":0.9994801},"labels":[],"label_agreement":null},{"id":"W2593763755","doi":"","title":"Towards a realistic SEU effects emulation on SRAM Based FPGAs","year":2014,"lang":"en","type":"preprint","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Emulation; Field-programmable gate array; Static random-access memory; Computer science; Embedded system; Random access memory; Computer architecture; Parallel computing; Computer hardware; Psychology","score_opus":0.01656026060242551,"score_gpt":0.23658552153894105,"score_spread":0.22002526093651553,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2593763755","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010560139,0.00013443654,0.92275757,0.0061878352,0.0003640475,0.00045622257,0.000014312745,0.0007303553,0.058795083],"genre_scores_gemma":[0.9595117,0.000014754986,0.03809275,0.000541415,0.000060896702,0.000076738106,0.00027670333,0.000044306948,0.0013807247],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99166524,0.0054143737,0.0005426083,0.0011961375,0.0007043642,0.0004772558],"domain_scores_gemma":[0.99124277,0.0031570687,0.00061365525,0.0033124867,0.0014201899,0.00025385234],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0051826783,0.0004442648,0.00047575,0.00031759412,0.00043477412,0.00088684313,0.0024754163,0.00033061535,0.000035350615],"category_scores_gemma":[0.0041357637,0.0004670742,0.00026165912,0.0005093185,0.000119170065,0.00016432391,0.0011660686,0.00077904545,0.00014536719],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000027325996,0.0007848379,0.0007714533,0.000853877,0.000068056426,0.000032294793,0.0033720639,0.015863627,0.0010508373,0.21908975,0.001646163,0.7564643],"study_design_scores_gemma":[0.0005182912,0.0000016712057,0.0056111473,0.0034497504,0.000037430833,0.00000725092,0.0000038292574,0.965788,0.008844829,0.012310191,0.002830636,0.00059696427],"about_ca_topic_score_codex":0.0007768368,"about_ca_topic_score_gemma":0.00017775156,"teacher_disagreement_score":0.9499244,"about_ca_system_score_codex":0.00018957222,"about_ca_system_score_gemma":0.00042210892,"threshold_uncertainty_score":0.9997781},"labels":[],"label_agreement":null},{"id":"W2729884336","doi":"10.1109/ipdpsw.2017.54","title":"Automatic Flow Selection and Quality-of-Result Estimation for FPGA Placement","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; Computer science; Suite; Placement; Routing (electronic design automation); Quality (philosophy); Selection (genetic algorithm); Design flow; Computer engineering; Flow (mathematics); CAD; Machine learning; Computer architecture; Physical design; Embedded system; Circuit design; Engineering; Engineering drawing","score_opus":0.06974533189197224,"score_gpt":0.3388901153219165,"score_spread":0.26914478342994425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2729884336","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.074504785,0.000007631382,0.92404914,0.00025712888,0.00007610078,0.0001282672,8.49574e-7,0.00008137226,0.00089469366],"genre_scores_gemma":[0.8767233,7.1499505e-7,0.12309484,0.000029792525,0.000018326351,0.000010421925,0.0000012507927,0.0000020992297,0.00011924709],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994519,0.000017926526,0.00018181441,0.00014686573,0.00010245087,0.000099077246],"domain_scores_gemma":[0.99939317,0.0001312165,0.00016836889,0.00021622649,0.00006215489,0.000028892127],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046466728,0.000052176532,0.00009343172,0.000033162058,0.0003105998,0.00016947302,0.00020977671,0.00002201996,0.0000038135884],"category_scores_gemma":[0.0004135729,0.00004559412,0.000021236072,0.000032824268,0.00001566673,0.00037621026,0.000051764437,0.000023563933,0.0000023245175],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.6458673e-7,0.000024997347,0.0016856656,0.00011444428,0.000010388049,1.0515756e-7,0.0002955822,0.0011899836,0.001891961,0.019946331,0.00013040521,0.97470975],"study_design_scores_gemma":[0.00029555944,0.0000518339,0.012502794,0.000026307303,0.0000035184687,0.0000016114772,0.000008731346,0.9815451,0.0030483843,0.002435532,0.000019047247,0.00006156037],"about_ca_topic_score_codex":0.00007816238,"about_ca_topic_score_gemma":0.00003828489,"teacher_disagreement_score":0.98035514,"about_ca_system_score_codex":0.000012830162,"about_ca_system_score_gemma":0.000023405684,"threshold_uncertainty_score":0.2388914},"labels":[],"label_agreement":null},{"id":"W2734764825","doi":"10.1007/978-3-319-54978-1_86","title":"A Multiobjective Optimization Method for the SOC Test Time, TAM, and Power Optimization Using a Strength Pareto Evolutionary Algorithm","year":2017,"lang":"en","type":"book-chapter","venue":"Advances in intelligent systems and computing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Pareto principle; Multi-objective optimization; Evolutionary algorithm; Mathematical optimization; Computer science; Pareto optimal; Minification; Scheduling (production processes); Power (physics); Job shop scheduling; System on a chip; Algorithm; Mathematics; Embedded system","score_opus":0.02140967196367243,"score_gpt":0.29208153012075655,"score_spread":0.2706718581570841,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2734764825","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000023642724,0.014096709,0.98134804,0.0000249155,0.00058214256,0.00081211457,0.000030143909,0.000072122166,0.0030314487],"genre_scores_gemma":[0.020056456,0.0028755793,0.97114116,0.000091803915,0.0007100973,0.000057438378,0.000048053025,0.00010347428,0.0049159373],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99804527,0.00006282326,0.00059918495,0.00073589256,0.000247447,0.00030939735],"domain_scores_gemma":[0.9966493,0.0018137578,0.00080330565,0.00038562747,0.00028065708,0.00006731119],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00072046573,0.0003641839,0.0004728581,0.00017828404,0.00083268207,0.00039703317,0.00044043676,0.00018361333,0.0000026055222],"category_scores_gemma":[0.00024629853,0.00030699666,0.000082381055,0.000057027904,0.000107112464,0.0005499572,0.0002913079,0.00026442765,9.151409e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.3649896e-7,0.000012251632,0.00006708453,0.00007624637,0.000033276603,0.0000047998146,0.00034143467,0.76168245,0.0000018454147,0.0060302597,0.000007305996,0.23174213],"study_design_scores_gemma":[0.00018055622,0.00007891374,0.000011890581,0.0012247397,0.000035347843,0.00009077226,0.00012419555,0.99553454,0.000004428909,0.00078934315,0.0015729949,0.00035228612],"about_ca_topic_score_codex":0.00007979165,"about_ca_topic_score_gemma":0.0000054697466,"teacher_disagreement_score":0.2338521,"about_ca_system_score_codex":0.00013727887,"about_ca_system_score_gemma":0.000080431426,"threshold_uncertainty_score":0.9999382},"labels":[],"label_agreement":null},{"id":"W2738612849","doi":"10.1109/tcad.2017.2729458","title":"Bit-Flip Detection-Driven Selection of Trace Signals","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Debugging; TRACE (psycholinguistics); Computer science; Selection (genetic algorithm); Software; Focus (optics); Identification (biology); Bit (key); Extension (predicate logic); Chip; Embedded system; Computer engineering; Programming language; Artificial intelligence; Telecommunications","score_opus":0.04722724355126078,"score_gpt":0.2527988955484167,"score_spread":0.20557165199715594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2738612849","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03507836,0.00010330638,0.9628291,0.000026946977,0.001196947,0.00044697907,0.000017384362,0.0001697124,0.00013125075],"genre_scores_gemma":[0.99788547,0.000039362563,0.0018391354,0.000016030219,0.00008096108,0.000032188393,6.4962745e-7,0.000022665527,0.000083512816],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975653,0.00032062404,0.00080124894,0.00058369734,0.00039538834,0.00033369253],"domain_scores_gemma":[0.9974388,0.00041662937,0.00073130854,0.0007013873,0.0005607851,0.00015113085],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000667809,0.00031855886,0.0006200185,0.00044149952,0.0006751398,0.00038803794,0.0008425274,0.0002020308,0.0000067811006],"category_scores_gemma":[0.000028214294,0.00028587537,0.00016448434,0.0004242979,0.00014118232,0.0006616072,0.0000050929734,0.0003485097,0.000006378721],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000067868796,0.0002730932,0.00013351213,0.00014594234,0.0002230188,0.000012875433,0.00050467555,0.17917368,0.2532955,0.0005315462,0.00004400452,0.56565535],"study_design_scores_gemma":[0.0005730609,0.00084444816,0.00040781774,0.00054230326,0.000041646483,0.0001385751,0.000060530983,0.8731689,0.123816505,0.00009187564,0.000029009017,0.00028532694],"about_ca_topic_score_codex":0.0007244727,"about_ca_topic_score_gemma":0.000029163883,"teacher_disagreement_score":0.9628071,"about_ca_system_score_codex":0.00007306215,"about_ca_system_score_gemma":0.00016178473,"threshold_uncertainty_score":0.99995935},"labels":[],"label_agreement":null},{"id":"W2744017409","doi":"10.1109/qrs-c.2017.34","title":"Circuit Reliability Analysis Using Signal Reliability Correlations","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Reliability (semiconductor); Reliability engineering; Computer science; Reliability theory; Engineering; Physics","score_opus":0.05531894745482752,"score_gpt":0.29121078959469027,"score_spread":0.23589184213986275,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2744017409","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13268085,0.000012041592,0.84690607,0.00027670444,0.00016182971,0.000089732006,0.000002636074,0.00020877636,0.01966136],"genre_scores_gemma":[0.98680806,0.0000011110342,0.012741325,0.00008480094,0.00006707934,0.0000032204641,0.0000022704698,0.0000053434555,0.00028678245],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99820983,0.00009302578,0.00036947132,0.00066613336,0.0003246324,0.00033689913],"domain_scores_gemma":[0.9967347,0.0002492522,0.0002633266,0.0023557548,0.00024406213,0.00015289828],"candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0010459911,0.00014923516,0.000275889,0.00014207025,0.0014631618,0.00062664266,0.0015088012,0.000083755534,0.00011748165],"category_scores_gemma":[0.00081171823,0.00013609132,0.000264451,0.00055621774,0.00015192016,0.0011962624,0.00035869516,0.00019849055,0.000046958157],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.0329104e-7,0.0001233292,0.9041265,0.000012107111,0.0000982097,0.000011667701,0.00028084757,0.02949942,0.00041504932,0.019528497,0.00006999583,0.045834173],"study_design_scores_gemma":[0.00008995254,0.000011998573,0.2816155,0.0000063997254,0.000101654834,0.0000027773463,0.000010947466,0.7071047,0.00009086233,0.010713421,0.00007680468,0.00017499538],"about_ca_topic_score_codex":0.0009576137,"about_ca_topic_score_gemma":0.00004960335,"teacher_disagreement_score":0.8541272,"about_ca_system_score_codex":0.00009915556,"about_ca_system_score_gemma":0.00012744838,"threshold_uncertainty_score":0.9998368},"labels":[],"label_agreement":null},{"id":"W2752188301","doi":"10.22215/etd/2017-11936","title":"Covering Arrays from Maximal Sequences over Finite Fields","year":2017,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Finite field; Mathematics; Alphabet; Combinatorics; Focus (optics); Orthogonal array; Combinatorial design; Complementary sequences; Discrete mathematics; Algorithm; Physics","score_opus":0.05015525286706676,"score_gpt":0.2736165631531277,"score_spread":0.22346131028606095,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2752188301","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021183046,0.00021591634,0.9187286,0.0005241852,0.0016596281,0.0000983255,0.000021861179,0.00037378696,0.057194643],"genre_scores_gemma":[0.98351145,0.000045055247,0.014442089,0.00051623915,0.00052628043,0.000011510793,0.000018403976,0.000012025382,0.00091692427],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99817723,0.000036886344,0.00027970783,0.0008187792,0.00033403462,0.0003533573],"domain_scores_gemma":[0.99780095,0.00026151387,0.00028418817,0.0014839398,0.000058548365,0.0001108374],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00020954848,0.00028372856,0.00033817175,0.00007418098,0.00027225784,0.0012630561,0.0027827914,0.00029716513,0.00016154842],"category_scores_gemma":[0.00020117633,0.00025967887,0.00016886288,0.000047425,0.000055727753,0.0004405727,0.0021903084,0.0006686139,0.00009444673],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018601576,0.0001704702,0.06354473,0.0003905573,0.0004916105,0.0013539419,0.004835524,0.042871702,0.0022755233,0.039737724,0.0075484016,0.836778],"study_design_scores_gemma":[0.00040532957,0.00006232457,0.017949246,0.00094631343,0.000041783762,0.00001599452,0.000033512282,0.70739776,0.0020425145,0.26565358,0.0038091391,0.001642522],"about_ca_topic_score_codex":0.0035760074,"about_ca_topic_score_gemma":0.0001690128,"teacher_disagreement_score":0.96232843,"about_ca_system_score_codex":0.000040509854,"about_ca_system_score_gemma":0.00021027942,"threshold_uncertainty_score":0.9999855},"labels":[],"label_agreement":null},{"id":"W2760260517","doi":"10.1109/iolts.2017.8046199","title":"A generic embedded sequence generator for constrained-random validation with weighted distributions","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Generator (circuit theory); Reuse; Sequence (biology); Silicon; Random number generation; Chip; Volume (thermodynamics); Algorithm; Theoretical computer science; Engineering","score_opus":0.05096142758488939,"score_gpt":0.28348634429212183,"score_spread":0.23252491670723244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2760260517","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.045581456,0.00001300624,0.9512036,0.0006432182,0.000109713,0.00024208298,0.000032199823,0.00017921999,0.001995538],"genre_scores_gemma":[0.93114626,0.000002093153,0.06835604,0.00010740876,0.00010249811,0.000060473438,0.000037097347,0.0000059888407,0.00018213065],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99908954,0.000022769953,0.0001608702,0.00032920256,0.00013920416,0.00025841282],"domain_scores_gemma":[0.9988387,0.00008665167,0.0001579063,0.00061389117,0.00020612846,0.00009670499],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019368992,0.00012050904,0.00014187356,0.00003391142,0.0009497387,0.0005903919,0.0006734048,0.000038129307,0.000011444404],"category_scores_gemma":[0.00011116644,0.00009037873,0.000050471375,0.00010625497,0.0001059899,0.00059748144,0.000063339576,0.000051792296,0.000009996375],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000076420165,0.00019766272,0.00881052,0.00006705778,0.00014781063,0.00006980465,0.0004491936,0.00024460134,0.13547571,0.48375547,0.0023693144,0.36840522],"study_design_scores_gemma":[0.0041960576,0.00026324872,0.0017116297,0.00007200776,0.000054737087,0.0001615681,0.000039533086,0.88685554,0.0949259,0.009202773,0.0017877093,0.0007293012],"about_ca_topic_score_codex":0.000028001463,"about_ca_topic_score_gemma":0.000015593594,"teacher_disagreement_score":0.8866109,"about_ca_system_score_codex":0.000027884593,"about_ca_system_score_gemma":0.00016159005,"threshold_uncertainty_score":0.73047185},"labels":[],"label_agreement":null},{"id":"W2762572888","doi":"10.23919/fpl.2017.8056819","title":"Find the real speed limit: FPGA CAD for chip-specific application delay measurement","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Static timing analysis; Calibration; Measure (data warehouse); Bitstream; Node (physics); Timing failure; Process variation; Real-time computing; Embedded system; Process (computing); Algorithm; Channel (broadcasting); Mathematics; Decoding methods","score_opus":0.10567159575895146,"score_gpt":0.2808754863671444,"score_spread":0.1752038906081929,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2762572888","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0074606645,0.00007513438,0.9527186,0.0032645124,0.00022065589,0.00043436798,0.0000015863119,0.00012332626,0.03570111],"genre_scores_gemma":[0.99695414,0.000017841303,0.0021945979,0.00017094199,0.00025348703,0.000031945387,0.0000013525433,0.0000067101805,0.00036897536],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99897736,0.000018379511,0.0001627984,0.00031369133,0.00029535955,0.00023241932],"domain_scores_gemma":[0.99849856,0.00007137448,0.00014488277,0.0010735275,0.00015730475,0.00005435154],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007776202,0.000097079086,0.00009217089,0.000022515947,0.0009377413,0.00043474179,0.0014050903,0.000036738045,0.0000037324444],"category_scores_gemma":[0.000082592975,0.000064336775,0.00006289422,0.000053220116,0.000041553885,0.00023500886,0.00012629232,0.000074894604,0.000048751404],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.771242e-7,0.000040135175,0.0014279198,0.000007801675,0.000013812567,0.000001300709,0.00031152385,0.000057343095,0.008989097,0.076170884,0.0027225404,0.91025704],"study_design_scores_gemma":[0.002319827,0.00031987968,0.3749227,0.00010686801,0.00005089203,0.000048183687,0.00017457899,0.4228713,0.031984493,0.038624935,0.12731244,0.0012639198],"about_ca_topic_score_codex":0.00015015987,"about_ca_topic_score_gemma":0.00012496111,"teacher_disagreement_score":0.9894935,"about_ca_system_score_codex":0.000044196953,"about_ca_system_score_gemma":0.00004458539,"threshold_uncertainty_score":0.7212443},"labels":[],"label_agreement":null},{"id":"W2769458067","doi":"","title":"Worst Case Latency Analysis for Hoplite FPGA-based NoC","year":2017,"lang":"en","type":"article","venue":"UWSpace (University of Waterloo)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Field-programmable gate array; Computer science; Latency (audio); Embedded system; Case analysis; Parallel computing; Artificial intelligence; Telecommunications","score_opus":0.026454525644914198,"score_gpt":0.219811907925347,"score_spread":0.1933573822804328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2769458067","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.69369024,0.000015502561,0.3036187,0.0022227068,0.000073679956,0.00010615945,0.000017829969,0.000079860736,0.00017531298],"genre_scores_gemma":[0.97263396,0.0000021151984,0.015869144,0.00003755242,0.000021983058,2.6095935e-7,0.0000066328025,0.000005449471,0.011422932],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990878,0.000022949827,0.000086628206,0.00037049456,0.00014489525,0.0002872322],"domain_scores_gemma":[0.9984987,0.00007564324,0.00023474124,0.0009165392,0.00015566635,0.000118757845],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002434605,0.000121609104,0.000263732,0.000264687,0.0010076192,0.00013691478,0.0011078229,0.000066794804,0.000017411909],"category_scores_gemma":[0.00004190302,0.00013475318,0.0002739378,0.0002789506,0.000115564704,0.0005984519,0.00020350673,0.00007538969,0.00001615106],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043489956,0.0009027696,0.34194332,0.0007264264,0.0029131635,0.013278253,0.14850584,0.010360311,0.008283813,0.024285953,0.0020368027,0.44671986],"study_design_scores_gemma":[0.0046321293,0.00050707365,0.10466385,0.00018751089,0.0015464871,0.0001522179,0.012336896,0.8670363,0.0031240918,0.003279992,0.0010152523,0.0015182368],"about_ca_topic_score_codex":0.022054983,"about_ca_topic_score_gemma":0.021230638,"teacher_disagreement_score":0.8566759,"about_ca_system_score_codex":0.000030820018,"about_ca_system_score_gemma":0.000047421086,"threshold_uncertainty_score":0.99662936},"labels":[],"label_agreement":null},{"id":"W2772234823","doi":"10.1109/tcad.2017.2783303","title":"Failure Triage in RTL Regression Verification","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Root cause; Ranking (information retrieval); Overhead (engineering); Data mining; Triage; Cluster analysis; Root (linguistics); Root cause analysis; Reliability engineering; Machine learning; Programming language; Engineering","score_opus":0.05604785648069878,"score_gpt":0.26474819069780625,"score_spread":0.20870033421710749,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2772234823","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021790922,0.00012700897,0.97614324,0.00010792394,0.001076884,0.00045573353,0.000010831982,0.00012985022,0.00015761163],"genre_scores_gemma":[0.9979161,0.00004194969,0.0018297492,0.000025058467,0.000046011395,0.000039075258,0.000002059648,0.00001681437,0.00008319058],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99778634,0.00033386736,0.00066819513,0.00059216836,0.0003136626,0.0003057848],"domain_scores_gemma":[0.99789894,0.00028932834,0.00047692502,0.0009979645,0.0002133965,0.00012347758],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00083829457,0.000281089,0.00049358426,0.0003985295,0.00048329387,0.0005467034,0.0009288513,0.00019340716,0.0000035509404],"category_scores_gemma":[0.000031601772,0.00023043998,0.00009051939,0.00031867932,0.00009094581,0.00069485715,0.0000050920025,0.0003693691,0.00000817842],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009779085,0.0003678025,0.0002987607,0.00016556041,0.000069463065,0.00007997826,0.0011298638,0.030907976,0.053478073,0.0028619699,0.00024464575,0.91038615],"study_design_scores_gemma":[0.0014332881,0.00046123556,0.0014475951,0.0013974739,0.000019612396,0.000106861364,0.0001287191,0.9830866,0.011167023,0.00025083352,0.000098141994,0.00040265126],"about_ca_topic_score_codex":0.00044381278,"about_ca_topic_score_gemma":0.00002338847,"teacher_disagreement_score":0.9761252,"about_ca_system_score_codex":0.00008374329,"about_ca_system_score_gemma":0.0001315472,"threshold_uncertainty_score":0.939707},"labels":[],"label_agreement":null},{"id":"W2773977158","doi":"10.1109/smc.2017.8122883","title":"Analysis of optimization algorithms in automated test pattern generation for sequential circuits","year":2017,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"King Khalid University","keywords":"Automatic test pattern generation; Algorithm; Particle swarm optimization; Computer science; Differential evolution; Swarm intelligence; Multi-swarm optimization; Genetic algorithm; Fault coverage; Electronic circuit; Machine learning; Engineering","score_opus":0.058688154972186796,"score_gpt":0.3076898949084426,"score_spread":0.24900173993625582,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2773977158","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020420235,0.0000051430966,0.9788308,0.00009775677,0.00009839298,0.00010492318,0.000006371354,0.00012508708,0.0003112813],"genre_scores_gemma":[0.99347806,0.0000017590985,0.0063409447,0.00004414468,0.000046936733,0.000010312764,0.00004025745,0.000003966299,0.000033641503],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99923754,0.000017495457,0.00024403405,0.0002441287,0.00011989527,0.00013691376],"domain_scores_gemma":[0.9991745,0.00006064925,0.0002030624,0.00040372985,0.00012998414,0.000028093878],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002635583,0.000068840614,0.00016279203,0.0002405586,0.00015357517,0.00020690245,0.00044895543,0.000042814045,0.000009449155],"category_scores_gemma":[0.00020359331,0.00006695919,0.000066974244,0.00030941336,0.000017093891,0.00046211894,0.000056843095,0.000026822501,9.680296e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.6686078e-8,0.00008816089,0.105869144,0.000013406045,0.00009410583,0.000004264525,0.00022965271,0.3584325,0.010549818,0.00017809749,0.00004931788,0.5244915],"study_design_scores_gemma":[0.00020569532,0.000022458236,0.029618803,0.0000071217964,0.000043029188,6.9368537e-7,0.0000031076888,0.9682388,0.0017719321,0.000009106738,0.0000013257074,0.00007792862],"about_ca_topic_score_codex":0.00030033532,"about_ca_topic_score_gemma":0.00024479142,"teacher_disagreement_score":0.9730578,"about_ca_system_score_codex":0.00002343204,"about_ca_system_score_gemma":0.000034807967,"threshold_uncertainty_score":0.27305165},"labels":[],"label_agreement":null},{"id":"W2778924762","doi":"10.1109/tetc.2017.2785126","title":"On the Theory and Design of Polynomial Division Circuits","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Emerging Topics in Computing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Aliasing; Polynomial; Cryptography; Theoretical computer science; Division (mathematics); Digital electronics; Electronic circuit; Arithmetic; Algorithm; Computer engineering; Mathematics; Telecommunications","score_opus":0.043492083536833995,"score_gpt":0.2851929737903331,"score_spread":0.2417008902534991,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2778924762","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.117595315,0.0000179453,0.8807776,0.00048527023,0.000531681,0.0000975182,5.030313e-7,0.000040910072,0.00045327994],"genre_scores_gemma":[0.9985188,0.00000700298,0.001260797,0.00012037186,0.00004844631,0.000001981282,3.8809187e-8,0.0000068503105,0.000035697172],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99895674,0.00018592253,0.00022339307,0.00026317203,0.00017010594,0.00020064469],"domain_scores_gemma":[0.9980623,0.0011872078,0.00014369476,0.0005471061,0.000027707869,0.000031962507],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011703032,0.00011182144,0.00013804733,0.00011355156,0.00081670523,0.00013385381,0.00069416023,0.000045423963,0.0000032310536],"category_scores_gemma":[0.00011357846,0.000090598776,0.000045070068,0.00010361061,0.00008294014,0.00014723497,0.0000130488015,0.00028506122,0.0000018856126],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013121889,0.00006325369,0.00034911896,0.000013314085,0.000013252379,0.000006928994,0.0017067355,0.061838433,0.00069048797,0.017477889,0.00001285244,0.9178264],"study_design_scores_gemma":[0.0006270055,0.00018872207,0.008432368,0.00058437674,0.000011883578,0.000012027891,0.00013658279,0.96250427,0.009973079,0.017184865,0.000024545034,0.0003202939],"about_ca_topic_score_codex":0.000035171768,"about_ca_topic_score_gemma":0.000004738762,"teacher_disagreement_score":0.9175061,"about_ca_system_score_codex":0.000023474011,"about_ca_system_score_gemma":0.000026867363,"threshold_uncertainty_score":0.6281519},"labels":[],"label_agreement":null},{"id":"W2793317393","doi":"10.1007/s10472-018-9578-x","title":"Efficient suspect selection in unreachable state diagnosis","year":2018,"lang":"en","type":"article","venue":"Annals of Mathematics and Artificial Intelligence","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Benchmark (surveying); Suspect; Computer science; Set (abstract data type); Root cause; Root (linguistics); Root cause analysis; Speedup; Selection (genetic algorithm); State (computer science); Process (computing); Algorithm; Mathematical optimization; Reliability engineering; Machine learning; Mathematics; Parallel computing; Programming language; Engineering","score_opus":0.12156842139252379,"score_gpt":0.3374677578527973,"score_spread":0.21589933646027354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2793317393","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5757998,0.0000853504,0.42301753,0.00030923812,0.00004881683,0.00008465784,0.0000010617447,0.000032302534,0.00062123954],"genre_scores_gemma":[0.99425817,0.000058478374,0.005551804,0.00006753379,0.000037284713,0.000007144165,1.4468641e-7,0.000005234644,0.000014187389],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99895966,0.00002285473,0.000392684,0.00022096504,0.00016225074,0.00024156617],"domain_scores_gemma":[0.9992926,0.00021596655,0.00013224766,0.00013950143,0.0001652539,0.000054417473],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006664616,0.00009686904,0.00016791969,0.00014210504,0.00009161831,0.000077962475,0.00024734982,0.00002863458,0.000015044414],"category_scores_gemma":[0.00022422316,0.00008848468,0.000033508648,0.0005021972,0.00010218752,0.00008138158,0.00008365965,0.00007161455,0.00002333078],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012382084,0.0007425156,0.0017390585,0.00011120329,0.00001596775,0.00000832155,0.0077325385,0.0026975132,0.006080019,0.369838,0.000072902294,0.6109607],"study_design_scores_gemma":[0.000010441368,0.00016775314,0.00025500526,0.00013539231,0.0000019196227,0.000005350208,0.00022022112,0.61700946,0.21224704,0.16980329,0.000022598895,0.000121520345],"about_ca_topic_score_codex":0.00012757284,"about_ca_topic_score_gemma":0.00013084454,"teacher_disagreement_score":0.61431193,"about_ca_system_score_codex":0.0000061238934,"about_ca_system_score_gemma":0.000024833926,"threshold_uncertainty_score":0.36083004},"labels":[],"label_agreement":null},{"id":"W2794057135","doi":"10.1145/3158229","title":"Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP)","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science; Control reconfiguration; Lookup table; Static timing analysis; Margin (machine learning); Gate array; Field-programmable gate array; Embedded system; Real-time computing; Detector; Telecommunications","score_opus":0.027397413193962633,"score_gpt":0.2632024982781645,"score_spread":0.23580508508420187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794057135","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24027734,0.0007109871,0.7519435,0.00080761925,0.002259948,0.0008487253,0.00004361249,0.002572177,0.00053606456],"genre_scores_gemma":[0.9968073,0.000077903904,0.0022376657,0.000054930977,0.00023614604,0.00021041982,0.00001155704,0.000022435665,0.00034166712],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981021,0.000069725094,0.0005570771,0.000678296,0.00014437821,0.00044839003],"domain_scores_gemma":[0.99864817,0.0001944913,0.00023292878,0.0006461204,0.00019333528,0.00008497858],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00049524877,0.00024762034,0.00036472493,0.00047992985,0.00090382755,0.00016224917,0.00048014367,0.0003342943,0.000011606414],"category_scores_gemma":[0.00009383687,0.0002583026,0.00009420058,0.00061709556,0.00010887006,0.00046875383,0.000007510814,0.00034164372,0.000020556423],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022319779,0.000722501,0.006625031,0.00026561902,0.00052917836,0.0000132519635,0.00081938086,0.00012737008,0.1755028,0.0065835468,0.0010383117,0.8077507],"study_design_scores_gemma":[0.0071759704,0.0061306236,0.0014089049,0.0014080985,0.00043166277,0.0016767303,0.005878846,0.2694006,0.6707567,0.008778807,0.024231866,0.0027211818],"about_ca_topic_score_codex":0.00010283794,"about_ca_topic_score_gemma":0.000019704376,"teacher_disagreement_score":0.8050295,"about_ca_system_score_codex":0.00014383707,"about_ca_system_score_gemma":0.00005337171,"threshold_uncertainty_score":0.99998695},"labels":[],"label_agreement":null},{"id":"W2808950187","doi":"10.1142/s1469026818500104","title":"A Strength Pareto Evolutionary Algorithm for Optimizing System-On-Chip Test Schedules","year":2018,"lang":"en","type":"article","venue":"International Journal of Computational Intelligence and Applications","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Pareto principle; Evolutionary algorithm; System on a chip; Chip; Pareto optimal; Scheduling (production processes); Embedded system; Parallel computing; Multi-objective optimization; Mathematical optimization; Artificial intelligence; Machine learning","score_opus":0.03092966379209095,"score_gpt":0.3078852919468777,"score_spread":0.27695562815478675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2808950187","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011793217,0.0001840262,0.99674904,0.0008242757,0.00031400376,0.00017250149,0.000046551908,0.000049874103,0.00048039173],"genre_scores_gemma":[0.72091216,0.000022305629,0.27772126,0.00024032613,0.0010309349,0.000037073278,0.000013672082,0.000007901956,0.000014380785],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99851936,0.000024364625,0.00056286197,0.00025569697,0.00047416342,0.00016357681],"domain_scores_gemma":[0.9965138,0.0010925826,0.00040980542,0.00013369194,0.0017333702,0.00011678755],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029934535,0.0001388113,0.00016140747,0.0002820945,0.00027232603,0.00021223119,0.00087328255,0.000046707013,0.0000053459858],"category_scores_gemma":[0.00013111395,0.00012913329,0.00010342398,0.00023514451,0.00013475318,0.00041187843,0.00008625209,0.00013713774,0.000023838018],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000025936943,0.00017771163,0.0002464786,0.000010016583,0.00008179376,0.0000061426913,0.00014132734,0.0136192925,0.000048438695,0.37020662,0.00018666242,0.61527294],"study_design_scores_gemma":[0.0002616851,0.0003679535,0.0009736349,0.00022990105,0.000018855744,0.0004397432,0.00038119542,0.9033441,0.00078171655,0.089810275,0.0031822186,0.00020875434],"about_ca_topic_score_codex":0.0000037272935,"about_ca_topic_score_gemma":8.5081825e-7,"teacher_disagreement_score":0.8897248,"about_ca_system_score_codex":0.000094382565,"about_ca_system_score_gemma":0.00017798795,"threshold_uncertainty_score":0.5265902},"labels":[],"label_agreement":null},{"id":"W2811164028","doi":"10.1109/ets.2018.8400709","title":"Extending post-silicon coverage measurement using time-multiplexed FPGA overlays","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Overlay; Computer science; Embedded system; Debugging; Multiplexing; Visibility; Metric (unit); Computer hardware; Engineering; Operating system; Telecommunications","score_opus":0.048848377355848606,"score_gpt":0.2595586842069789,"score_spread":0.21071030685113032,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2811164028","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18112907,0.000111244066,0.7869645,0.00019008256,0.00057552964,0.0002258424,0.0000024780893,0.0006584939,0.030142758],"genre_scores_gemma":[0.9913755,0.0000013386971,0.0073089874,0.0007688073,0.0002756761,0.0000021623066,0.0000011003829,0.000014277813,0.0002521587],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99815196,0.00006526495,0.0002710597,0.00048513367,0.0005593456,0.0004672193],"domain_scores_gemma":[0.99881935,0.00006901573,0.00010563957,0.0005010909,0.000368633,0.00013629261],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00067241123,0.00018476657,0.00018505598,0.00012297324,0.0003685736,0.00027197864,0.00061879505,0.000056424684,0.0001629717],"category_scores_gemma":[0.0002391741,0.00016780505,0.00008365734,0.00034187068,0.000049860108,0.00064965675,0.00023466066,0.00010317345,0.0003921821],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.8491886e-7,0.000055952118,0.0009364086,0.0000099267345,0.000022133016,0.000018527742,0.00032953624,0.00007634568,0.8377245,0.0023857693,0.00027249253,0.15816769],"study_design_scores_gemma":[0.0010213576,0.0003399844,0.010431203,0.00019997121,0.000024763429,0.00013891407,0.00004920872,0.85096365,0.13298452,0.0013224668,0.00164064,0.00088330114],"about_ca_topic_score_codex":0.00017907425,"about_ca_topic_score_gemma":0.000020432662,"teacher_disagreement_score":0.8508873,"about_ca_system_score_codex":0.0001648235,"about_ca_system_score_gemma":0.00011458658,"threshold_uncertainty_score":0.6842891},"labels":[],"label_agreement":null},{"id":"W2811303036","doi":"10.1109/ets.2018.8400696","title":"Sense amplifier offset characterisation and test implications for low-voltage SRAMs in 65 nm","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; University of Toronto","funders":"","keywords":"Offset (computer science); Amplifier; Transistor; Input offset voltage; Sense amplifier; Voltage; Electronic engineering; Computer science; Electrical engineering; CMOS; Engineering; Operational amplifier","score_opus":0.026369495788767315,"score_gpt":0.2700723472531954,"score_spread":0.24370285146442808,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2811303036","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47249997,0.000006235435,0.5246896,0.0014529405,0.000067747336,0.00019612415,0.000009576271,0.00010191504,0.00097589166],"genre_scores_gemma":[0.99653673,0.0000024700494,0.0022986277,0.00080917147,0.000110190966,0.000026484711,0.000011524762,0.0000050968856,0.00019971393],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9993255,0.000009572522,0.00016527946,0.0002710006,0.00004795149,0.00018066174],"domain_scores_gemma":[0.99927455,0.00027533394,0.00005416565,0.00025610052,0.00008608884,0.00005377828],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020000082,0.00007308302,0.00008353938,0.00007128831,0.00012895121,0.00012894989,0.0001295608,0.00003819876,0.0000053081826],"category_scores_gemma":[0.00020971155,0.00006700926,0.000017987326,0.00021402046,0.00003927982,0.0002620328,0.00006750225,0.000042265445,0.00002263336],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.6969276e-7,0.00011652982,0.17045446,0.000032719334,0.0000055496357,0.0000026097002,0.0011792041,0.0000013503493,0.10697903,0.06308734,0.0014275197,0.6567131],"study_design_scores_gemma":[0.00032431618,0.000097027194,0.9540547,0.000025739368,0.0000027961783,0.00003542941,0.000031339907,0.036187094,0.0016339313,0.005826531,0.0015942266,0.00018688488],"about_ca_topic_score_codex":0.000053018648,"about_ca_topic_score_gemma":0.00010815004,"teacher_disagreement_score":0.7836002,"about_ca_system_score_codex":0.000016820151,"about_ca_system_score_gemma":0.000026227857,"threshold_uncertainty_score":0.27325583},"labels":[],"label_agreement":null},{"id":"W2883454845","doi":"10.7939/r33b5wk5x","title":"A hierarchical diagnostic system for STUMPS-based BIST structures","year":2000,"lang":"en","type":"article","venue":"Library and Archives Canada (Government of Canada)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science","score_opus":0.0040339428573031915,"score_gpt":0.14798531893280284,"score_spread":0.14395137607549965,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2883454845","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38222653,0.0021401022,0.1645933,0.021415329,0.0014456076,0.001997681,0.001116508,0.00041377643,0.42465118],"genre_scores_gemma":[0.99406195,0.000010468113,0.0040123765,0.0010136964,0.000065949636,0.0000154048,0.0000043832815,0.000011667468,0.0008040916],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99818254,0.00005158546,0.0002452079,0.00029665613,0.0009031961,0.00032083935],"domain_scores_gemma":[0.9983145,0.0011208461,0.00007989454,0.0002415865,5.895725e-7,0.00024256718],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000012750688,0.00015730105,0.00021414114,0.000020728727,0.00024790125,0.000058912134,0.00047594908,0.000019392308,0.000012080316],"category_scores_gemma":[0.00000975666,0.0001430489,0.000034418084,0.00009653834,0.00005380176,0.00024958793,0.000058594313,0.00009348857,2.4060713e-9],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003800739,0.00003687519,0.013068769,0.0005539602,0.00005677402,0.0001992814,0.000085944,0.0010096838,0.0024700782,0.5130807,0.0006877582,0.46871215],"study_design_scores_gemma":[0.0038070711,0.00083452906,0.17424697,0.0012733571,0.000099910314,0.00012482735,0.0014777103,0.6106118,0.116161466,0.022666663,0.066619664,0.0020760428],"about_ca_topic_score_codex":0.00097599876,"about_ca_topic_score_gemma":0.0026816532,"teacher_disagreement_score":0.6118354,"about_ca_system_score_codex":0.0000068740296,"about_ca_system_score_gemma":0.0011888565,"threshold_uncertainty_score":0.58333653},"labels":[],"label_agreement":null},{"id":"W2884770098","doi":"10.1109/ismvl.2018.00042","title":"A Spectral Algorithm for Ternary Function Classification","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Mathematics; Ternary operation; Equivalence (formal languages); Algorithm; Equivalence class (music); Function (biology); Discrete mathematics; Boolean function; Generalization; Partition (number theory); Sequence (biology); Combinatorics; Computer science; Mathematical analysis","score_opus":0.040749934234592416,"score_gpt":0.2651522234717381,"score_spread":0.2244022892371457,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2884770098","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011887117,0.000007868737,0.98644155,0.00036609208,0.00034805216,0.00007586332,4.757558e-7,0.0002242789,0.011347134],"genre_scores_gemma":[0.86237234,4.9802577e-7,0.13513085,0.00047868132,0.00078576774,0.000013881488,0.0000026534626,0.0000046302243,0.0012107312],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995041,0.000007781924,0.0000861742,0.00019330494,0.000071721115,0.00013691341],"domain_scores_gemma":[0.9996629,0.000030874144,0.00003180401,0.00017242484,0.000068443755,0.000033553373],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000109958455,0.000047439335,0.000042203024,0.000038321297,0.00011280411,0.000073213974,0.00020875025,0.000022116257,0.00001973102],"category_scores_gemma":[0.000013335358,0.000041021744,0.000030253854,0.00012531386,0.000022101549,0.0002664419,0.000023117878,0.00002680813,0.000107581574],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.49982e-8,0.000013526055,0.0003062792,0.0000012657581,0.0000031289685,3.2778678e-7,0.000037583526,2.97472e-7,0.0024345196,0.023534976,0.0015989362,0.9720691],"study_design_scores_gemma":[0.00013642068,0.00020418207,0.011108868,0.000004380159,0.0000030752988,0.000010168805,0.000014809055,0.9732565,0.0013060968,0.009295544,0.004578122,0.0000817908],"about_ca_topic_score_codex":0.000014410413,"about_ca_topic_score_gemma":0.0000056945532,"teacher_disagreement_score":0.97325623,"about_ca_system_score_codex":0.000017656537,"about_ca_system_score_gemma":0.000027867347,"threshold_uncertainty_score":0.1672818},"labels":[],"label_agreement":null},{"id":"W2888951393","doi":"10.1007/978-3-319-98116-1_10","title":"Selection of Post-Silicon Hardware Assertions","year":2018,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Observability; Metric (unit); Computer engineering; Embedded system; Reliability engineering; Engineering; Mathematics","score_opus":0.025613626349799322,"score_gpt":0.2382943958833236,"score_spread":0.21268076953352427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2888951393","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00017436952,0.000045260786,0.10257643,0.00013573581,0.00024978255,0.00010349752,0.0000066836237,0.00029307717,0.8964152],"genre_scores_gemma":[0.077349216,0.000015466621,0.003280216,0.000380096,0.00038770208,0.000004136704,0.000024599218,0.0000353323,0.91852325],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.999036,0.000008629305,0.00025806122,0.00033798162,0.00020948934,0.00014983717],"domain_scores_gemma":[0.99891776,0.00004925016,0.00017892999,0.0003463181,0.00045088062,0.00005689055],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010626041,0.00016455996,0.00020579464,0.0001685829,0.00009421605,0.000053490658,0.00046073625,0.00016964303,0.00083270064],"category_scores_gemma":[0.000036060905,0.0001534651,0.00012434112,0.00006123815,0.00003973754,0.00020282256,0.00010445781,0.00016179452,0.00028716764],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.356358e-7,0.000037547095,0.00023930408,0.00008750367,0.00010015846,0.000008326027,0.00028422306,0.0000051088355,0.0064687408,0.82312685,0.00852848,0.1611134],"study_design_scores_gemma":[0.0016442365,0.004345221,0.00804039,0.003602827,0.00049392856,0.00087397953,0.00011425661,0.07187702,0.044443086,0.35241327,0.50594455,0.0062072407],"about_ca_topic_score_codex":0.000036294165,"about_ca_topic_score_gemma":0.00008508474,"teacher_disagreement_score":0.49741605,"about_ca_system_score_codex":0.000033489065,"about_ca_system_score_gemma":0.00012343224,"threshold_uncertainty_score":0.9117488},"labels":[],"label_agreement":null},{"id":"W2889012745","doi":"10.1007/978-3-319-98116-1_8","title":"On-Chip Constrained-Random Stimuli Generation","year":2018,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Chip; Computer science; Telecommunications","score_opus":0.055304294151520106,"score_gpt":0.25117610983773003,"score_spread":0.19587181568620993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2889012745","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000017372251,0.000038478825,0.40476957,0.00011301289,0.00037138961,0.000100090365,0.0000040273453,0.00020039157,0.5943857],"genre_scores_gemma":[0.077752605,0.000023710492,0.008404071,0.0034816854,0.0025213251,0.000007816913,0.00006333116,0.00005867887,0.90768677],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9985467,0.00001540786,0.00032826094,0.00056571246,0.00031888305,0.00022501413],"domain_scores_gemma":[0.9988407,0.00019847165,0.0001626173,0.0005609316,0.00013015197,0.00010715717],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00023335722,0.0002875313,0.00027637705,0.00013609836,0.00016367743,0.00021393235,0.0005702859,0.00020073885,0.0012175114],"category_scores_gemma":[0.00006951283,0.00024642897,0.00012846205,0.000030894298,0.00010118827,0.00013735925,0.00009505599,0.0002287505,0.0014762253],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.3831963e-7,0.000007962952,0.0000012222237,0.0000067737974,0.00002508528,0.000033953384,0.000062313324,0.00003537506,0.00011713717,0.9010396,0.016352592,0.08231776],"study_design_scores_gemma":[0.0029823564,0.0010272164,0.000010027818,0.0006265009,0.000087839246,0.00026910182,0.000006446076,0.31733158,0.0007672549,0.5409733,0.13333002,0.0025883426],"about_ca_topic_score_codex":0.0000052709042,"about_ca_topic_score_gemma":0.000013735512,"teacher_disagreement_score":0.3963655,"about_ca_system_score_codex":0.00003402428,"about_ca_system_score_gemma":0.0001195712,"threshold_uncertainty_score":0.9999988},"labels":[],"label_agreement":null},{"id":"W2903626866","doi":"10.1109/fpl.2018.00020","title":"Automatic BRAM Testing for Robust Dynamic Voltage Scaling for FPGAs","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Voltage; Block (permutation group theory); Embedded system; Calibration; Power (physics); Computer hardware; Scaling; Electronic engineering; Real-time computing; Electrical engineering; Engineering; Mathematics","score_opus":0.050433059644577574,"score_gpt":0.28270679562717504,"score_spread":0.23227373598259748,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2903626866","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022002328,0.000018147584,0.9741335,0.00017479765,0.000296233,0.00040633793,0.0000028276538,0.0007754716,0.0021903364],"genre_scores_gemma":[0.6040145,7.0159004e-8,0.3951465,0.00029106133,0.00016471748,0.000039480892,0.0000022208947,0.000014092911,0.00032734184],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869657,0.00001174028,0.00028091663,0.00041150465,0.00012841882,0.00047086875],"domain_scores_gemma":[0.99829507,0.0009068297,0.00010794009,0.00033892755,0.00026343804,0.00008780422],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005254662,0.00014225359,0.0001695552,0.00008638909,0.0004449814,0.0002582131,0.0006324025,0.000052025185,0.000010047635],"category_scores_gemma":[0.0011116067,0.00012778079,0.000081827624,0.00034709295,0.0000461427,0.00035382816,0.000108043816,0.000055221386,0.000026471185],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3024258e-7,0.000027204427,0.00037907052,0.00010825098,0.000010367515,0.0000012664126,0.00019298625,0.00033175654,0.003809942,0.0069989543,0.00039423324,0.9877458],"study_design_scores_gemma":[0.00027597402,0.00012585687,0.0006476758,0.00009834681,0.000008929041,0.000015887144,0.000026942982,0.9902925,0.00061523437,0.007567065,0.00013609232,0.00018952861],"about_ca_topic_score_codex":0.000023362016,"about_ca_topic_score_gemma":0.000023494687,"teacher_disagreement_score":0.98996073,"about_ca_system_score_codex":0.00004144564,"about_ca_system_score_gemma":0.00007387599,"threshold_uncertainty_score":0.5210749},"labels":[],"label_agreement":null},{"id":"W2903881552","doi":"10.1109/fpl.2018.00079","title":"Machine-Learning Based Congestion Estimation for Modern FPGAs","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Router; Computer science; Field-programmable gate array; Routing (electronic design automation); Estimation; Artificial intelligence; Machine learning; Embedded system; Computer network; Engineering","score_opus":0.026851724384865164,"score_gpt":0.2616475089000211,"score_spread":0.23479578451515593,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2903881552","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0019436157,0.000014971971,0.99255913,0.00045718593,0.000113659575,0.00009912737,5.72917e-7,0.00037418475,0.004437569],"genre_scores_gemma":[0.90738076,2.2977062e-7,0.09195249,0.00031831762,0.00007437862,0.000009924592,0.00000750439,0.0000056320796,0.00025076824],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993835,0.000025903599,0.00011197075,0.00021194441,0.00010463339,0.00016201887],"domain_scores_gemma":[0.9994862,0.00014248423,0.00005330522,0.00015281673,0.00012071895,0.00004444433],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002534151,0.000070401235,0.00006731571,0.000057904046,0.00022158811,0.000114136485,0.00021605524,0.00003192631,0.000014190597],"category_scores_gemma":[0.0002399941,0.0000636179,0.000031186813,0.00012786484,0.000021727057,0.00028636106,0.000028186383,0.000053716092,0.000040457104],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.282063e-7,0.000023807333,0.0012242831,0.000016838716,0.0000045688025,0.0000010094648,0.00020804831,0.029328987,0.0016848475,0.03680458,0.00015676653,0.9305456],"study_design_scores_gemma":[0.00020953851,0.00010719732,0.0003704996,0.000014449503,0.0000030282881,0.0000030891551,0.0000020630291,0.98886037,0.0015249152,0.008402162,0.0004148666,0.00008784303],"about_ca_topic_score_codex":0.000027399874,"about_ca_topic_score_gemma":0.000009760033,"teacher_disagreement_score":0.95953137,"about_ca_system_score_codex":0.00001812231,"about_ca_system_score_gemma":0.00003475898,"threshold_uncertainty_score":0.2594263},"labels":[],"label_agreement":null},{"id":"W2904651897","doi":"10.1109/fpl.2018.00076","title":"An FPGA Overlay Architecture Supporting Rapid Implementation of Functional Changes during On-Chip Debug","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Overlay; Embedded system; Computer science; Field-programmable gate array; Observability; Background debug mode interface; Overhead (engineering); Design flow; Computer architecture; Control flow; High-level synthesis; Chip; System on a chip; Computer hardware; Operating system","score_opus":0.025278960230127455,"score_gpt":0.2877244289601373,"score_spread":0.26244546873000985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2904651897","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7869189,0.0000071432137,0.20990402,0.00045413309,0.00018367059,0.00008578474,0.0000028237994,0.0001709012,0.0022726774],"genre_scores_gemma":[0.9973175,6.8879564e-7,0.0018640591,0.00037580074,0.00037386216,0.000004780274,0.000006774919,0.0000071840996,0.000049369715],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989438,0.000041191543,0.0002014715,0.0002972768,0.00025066576,0.00026560068],"domain_scores_gemma":[0.99937356,0.000059164053,0.00014463843,0.0002672674,0.00008364562,0.0000717477],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002570059,0.00010417691,0.0001038325,0.00013563286,0.00019147493,0.00005721415,0.00027548187,0.000028111037,0.00031910825],"category_scores_gemma":[0.000025392259,0.000089304514,0.000037107886,0.00021878307,0.000033873494,0.00021155066,0.000060250175,0.000076106975,0.000013849466],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000020849952,0.00005977072,0.018922403,0.000033203567,0.00002385349,0.000006170513,0.0022778753,0.00016793514,0.20516393,0.0052212426,0.00018412383,0.7679374],"study_design_scores_gemma":[0.0008891681,0.0011598185,0.4271162,0.00005868169,0.000011696979,0.00007034786,0.00074209936,0.009373708,0.5574922,0.0024329775,0.00022843164,0.00042469375],"about_ca_topic_score_codex":0.000072459625,"about_ca_topic_score_gemma":0.0002356558,"teacher_disagreement_score":0.76751274,"about_ca_system_score_codex":0.000018754863,"about_ca_system_score_gemma":0.000043959713,"threshold_uncertainty_score":0.36417323},"labels":[],"label_agreement":null},{"id":"W2905522727","doi":"10.1145/3241045","title":"Rapid Triggering Capability Using an Adaptive Overlay during FPGA Debug","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; Field-programmable gate array; Overlay; Embedded system; Background debug mode interface; Computer hardware; Electronic circuit; Computer architecture; Operating system; Engineering","score_opus":0.05556856255126132,"score_gpt":0.2667102895176049,"score_spread":0.21114172696634356,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2905522727","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14455265,0.00014134776,0.8541512,0.000023167458,0.0002529418,0.00038298944,0.000002092064,0.00040457613,0.00008905775],"genre_scores_gemma":[0.9915486,0.000007753035,0.00825873,0.0000114339855,0.000088700916,0.00003426023,8.2830724e-7,0.000019613131,0.00003005841],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99758846,0.00044572266,0.00056076277,0.0005049484,0.00038738974,0.00051275],"domain_scores_gemma":[0.99810845,0.0002962754,0.0003001799,0.0009457831,0.00024898435,0.00010030329],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00095216115,0.00021718106,0.00030622457,0.00031190962,0.00045655892,0.00011109692,0.0007424266,0.000108462584,0.00002504866],"category_scores_gemma":[0.00007559503,0.00022324151,0.00010327546,0.0007337466,0.00007533418,0.0010281294,0.000008876656,0.00020541591,0.000018525752],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005736251,0.0010107246,0.00006859229,0.00031667264,0.0004286733,0.000010429119,0.0053791003,0.3862893,0.26881522,0.0050302395,0.000018865703,0.33257484],"study_design_scores_gemma":[0.00046404512,0.0008971738,0.0004233076,0.00015123363,0.000027255455,0.00009230253,0.00011820849,0.91375005,0.083167486,0.0006331512,0.000016778713,0.00025901833],"about_ca_topic_score_codex":0.00018690103,"about_ca_topic_score_gemma":0.000016430791,"teacher_disagreement_score":0.84699595,"about_ca_system_score_codex":0.00047949547,"about_ca_system_score_gemma":0.0002978952,"threshold_uncertainty_score":0.91035247},"labels":[],"label_agreement":null},{"id":"W2906644324","doi":"10.1109/tcad.2018.2889764","title":"Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Benchmark (surveying); Sensitivity (control systems); Computer science; Parametric statistics; Nonparametric statistics; Process variation; Electronic circuit; Speedup; Algorithm; Statistics; Process (computing); Mathematics; Electronic engineering; Engineering; Parallel computing","score_opus":0.043919346662045056,"score_gpt":0.26113044759375326,"score_spread":0.2172111009317082,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2906644324","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021182187,0.000026450945,0.9777415,0.000021404738,0.0003832172,0.00045085562,0.000052467083,0.00012313272,0.0000187958],"genre_scores_gemma":[0.9650808,0.0000034624338,0.03479234,0.000026276733,0.000042817268,0.000029131746,0.0000061987457,0.000010076064,0.000008904888],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99828833,0.00024597323,0.0005127169,0.00050004723,0.00022337925,0.00022953901],"domain_scores_gemma":[0.99757844,0.0013868234,0.00022472463,0.00029624582,0.00040636497,0.00010739338],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010002448,0.00019694096,0.00040102733,0.00039662753,0.00033361593,0.00024443198,0.00013440808,0.00010026297,0.0000021789679],"category_scores_gemma":[0.000053162483,0.00017626975,0.00006723904,0.00073538435,0.000108390006,0.00016578674,0.000002361908,0.00012776475,0.000002283181],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000063129555,0.00015782124,0.000050502254,0.00014179683,0.0003161532,0.0000050518197,0.0008939438,0.36828384,0.021861205,0.0037920896,0.00003497899,0.6044563],"study_design_scores_gemma":[0.00023144456,0.00043042327,0.00044243573,0.00017548323,0.00013601796,0.000039564115,0.000064380176,0.99132925,0.006885674,0.00008792321,0.0000024109836,0.00017498],"about_ca_topic_score_codex":0.00027314134,"about_ca_topic_score_gemma":0.0000143246625,"teacher_disagreement_score":0.9438986,"about_ca_system_score_codex":0.00004828784,"about_ca_system_score_gemma":0.00006580867,"threshold_uncertainty_score":0.71880716},"labels":[],"label_agreement":null},{"id":"W2909579999","doi":"10.48550/arxiv.1901.02479","title":"Non-uniform covering array with symmetric forbidden edge constraints","year":2019,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Generalization; Conjecture; Combinatorics; Enhanced Data Rates for GSM Evolution; Mathematics; Graph; Constraint (computer-aided design); Context (archaeology); Computer science; Algorithm; Geometry; Mathematical analysis; Telecommunications","score_opus":0.052216595484863126,"score_gpt":0.17765356591211512,"score_spread":0.125436970427252,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2909579999","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13090275,0.000024854802,0.8172904,0.000023183631,0.00047804034,0.00032043093,0.000011597587,0.0002536739,0.05069505],"genre_scores_gemma":[0.99701446,0.000035662724,0.001517356,0.00009393973,0.00009251539,8.174946e-7,0.000012645476,0.000026997504,0.0012056142],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977658,0.000039259656,0.0002180335,0.0012323726,0.00015986535,0.0005846621],"domain_scores_gemma":[0.99778426,0.00015596658,0.00034404747,0.0012999531,0.00019354108,0.00022222758],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002676385,0.00041538684,0.0004661674,0.0005434706,0.00019226744,0.00024368931,0.0021709995,0.00026355,0.000022529073],"category_scores_gemma":[0.000037250848,0.00043110535,0.00019018023,0.0012225889,0.00016481733,0.0005698615,0.0010816378,0.00075140386,0.0002309204],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013541674,0.00035197294,0.1221197,0.0010862018,0.0007779862,0.0028233682,0.0012294075,0.5802063,0.0005408503,0.2543896,0.00049123925,0.03596984],"study_design_scores_gemma":[0.0022533385,0.00034642062,0.009122878,0.0012905607,0.00022521225,0.00013693013,0.00036011162,0.96809876,0.00087434065,0.014359296,0.00055080873,0.0023813196],"about_ca_topic_score_codex":0.00014685305,"about_ca_topic_score_gemma":0.000023002927,"teacher_disagreement_score":0.8661117,"about_ca_system_score_codex":0.00026428179,"about_ca_system_score_gemma":0.00049116195,"threshold_uncertainty_score":0.9998141},"labels":[],"label_agreement":null},{"id":"W2911181738","doi":"10.1002/jcd.21671","title":"On the structure of small strength‐2 covering arrays","year":2019,"lang":"en","type":"preprint","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; University of Regina","funders":"Natural Sciences and Engineering Research Council of Canada; Agence Nationale de la Recherche","keywords":"Combinatorics; Alphabet; Mathematics; Conjecture; Constructive; Upper and lower bounds; Discrete mathematics; Computer science; Mathematical analysis","score_opus":0.03640273383186182,"score_gpt":0.24397679166309294,"score_spread":0.20757405783123112,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2911181738","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44310153,0.00028668897,0.5283931,0.00041894,0.026034221,0.0003843865,0.000018238718,0.000043848457,0.0013190529],"genre_scores_gemma":[0.9974592,0.000020705651,0.0016074087,0.00007794297,0.00079929276,4.9388024e-7,9.759149e-7,0.00001916065,0.000014843654],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99760705,0.00029593852,0.00081002596,0.00026860574,0.000749495,0.00026890676],"domain_scores_gemma":[0.99552995,0.0012856686,0.0018087947,0.00077802705,0.0004944498,0.00010310605],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008298073,0.00029386434,0.00066079304,0.00020406183,0.000092976756,0.00023569439,0.0026206477,0.00026149515,0.000016444395],"category_scores_gemma":[0.00074389286,0.00019969826,0.00036788563,0.00022163385,0.00004601013,0.00015095092,0.00048169366,0.0015518677,0.0000037948334],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027526681,0.00038573163,0.0009339864,0.0004051449,0.0005740908,0.00013264279,0.001782007,0.083332546,0.037638947,0.8587621,0.002591041,0.013434255],"study_design_scores_gemma":[0.0017912803,0.0014259467,0.00082538876,0.002218791,0.00014090359,0.00011059033,0.00006300548,0.018393286,0.041120254,0.93286526,0.00036475676,0.0006805517],"about_ca_topic_score_codex":0.00001260354,"about_ca_topic_score_gemma":7.762046e-7,"teacher_disagreement_score":0.55435765,"about_ca_system_score_codex":0.00011007292,"about_ca_system_score_gemma":0.00066159497,"threshold_uncertainty_score":0.81434584},"labels":[],"label_agreement":null},{"id":"W2915034041","doi":"10.1109/mtv.2006.1","title":"Abstraction and Refinement Techniques in Automated Design Debugging","year":2006,"lang":"en","type":"article","venue":"Proceedings","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Programming language; Abstraction; Software engineering; Algorithmic program debugging","score_opus":0.015265248971015694,"score_gpt":0.2329327118650491,"score_spread":0.2176674628940334,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2915034041","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.489659,0.00033923038,0.47048515,0.0015162983,0.00009835334,0.00050980976,3.009288e-7,0.007399202,0.029992666],"genre_scores_gemma":[0.97391504,0.0000046622727,0.025946382,0.00005585806,0.000031721404,0.000016698901,2.8577622e-7,0.000004432127,0.00002493882],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99939305,0.0000030516887,0.00014532413,0.00020113078,0.00009482016,0.00016263143],"domain_scores_gemma":[0.99982196,0.000019912193,0.00005861154,0.000036995803,0.00004161407,0.0000208843],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029002028,0.000070116104,0.000068996385,0.00012379372,0.0000649361,0.0001413365,0.00012313352,0.000032106782,9.1297346e-7],"category_scores_gemma":[0.000026754176,0.00006854959,0.00000856454,0.00024721213,0.000010971976,0.00042303858,0.000041406875,0.000070995135,0.0000025402815],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000010889535,0.0001436804,0.066925645,0.00013753316,0.0000070654237,0.000030974552,0.0010261614,0.00009826877,0.2652995,0.020063953,0.0044719446,0.6417942],"study_design_scores_gemma":[0.00037239745,0.00012117874,0.15494646,0.000322142,0.000007884437,0.00014033815,0.000058555717,0.70646876,0.11885834,0.01647239,0.0017480286,0.00048355505],"about_ca_topic_score_codex":0.00012889536,"about_ca_topic_score_gemma":0.000002953397,"teacher_disagreement_score":0.7063705,"about_ca_system_score_codex":0.00003800351,"about_ca_system_score_gemma":0.000012660376,"threshold_uncertainty_score":0.2795371},"labels":[],"label_agreement":null},{"id":"W2919650509","doi":"10.4271/2018-36-0171","title":"A method to calculate hardware in the loop applications representativeness","year":2018,"lang":"en","type":"article","venue":"SAE technical papers on CD-ROM/SAE technical paper series","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Chrysler (Canada)","funders":"","keywords":"Representativeness heuristic; Computer science; Loop (graph theory); Computer architecture; Mathematics; Statistics","score_opus":0.02989270755504704,"score_gpt":0.32447910367979393,"score_spread":0.2945863961247469,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2919650509","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28005603,0.001359068,0.0753388,0.14128368,0.0012094995,0.018292824,0.00023645218,0.01973233,0.4624913],"genre_scores_gemma":[0.95685405,0.000019955361,0.034793064,0.0067396164,0.00022435584,0.0010596137,0.00001071332,0.000049810435,0.00024881065],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.9950413,0.0005417715,0.0009000247,0.001612263,0.0009356151,0.0009689898],"domain_scores_gemma":[0.9956683,0.0011664847,0.00019002463,0.002449433,0.00020205209,0.00032373055],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0019242542,0.0005456568,0.00065218296,0.0002791059,0.0006430736,0.000302308,0.0037425375,0.00037589137,0.00008348794],"category_scores_gemma":[0.0006825905,0.00040559383,0.00030101548,0.002909714,0.0006501307,0.00059001497,0.0009337211,0.0009833119,0.0002884633],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012848043,0.00027294524,0.00033499426,0.000022058959,0.000017991535,0.00006443623,0.00025251604,0.000031983596,0.8362185,0.075602114,0.0012461009,0.08592356],"study_design_scores_gemma":[0.00035762126,0.0006472012,0.9261382,0.0001590198,0.00002595957,0.00016964514,0.00017545256,0.0000018882516,0.00026961497,0.010189544,0.061285995,0.0005798553],"about_ca_topic_score_codex":0.00013465874,"about_ca_topic_score_gemma":0.030552434,"teacher_disagreement_score":0.9258032,"about_ca_system_score_codex":0.00018417636,"about_ca_system_score_gemma":0.00012725012,"threshold_uncertainty_score":0.9998396},"labels":[],"label_agreement":null},{"id":"W2943701400","doi":"10.1109/icm.2018.8704099","title":"Approximation-Conscious IC Testing","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Automatic test pattern generation; Reliability engineering; Process (computing); Fault (geology); Fault coverage; Test (biology); Algorithm; Fault tolerance; Computer engineering; Electronic circuit; Distributed computing; Engineering","score_opus":0.03771221877682106,"score_gpt":0.24605312383549896,"score_spread":0.20834090505867792,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2943701400","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012902294,0.000010842071,0.8285097,0.00022137065,0.00014142034,0.000039303242,8.9618794e-8,0.00046017015,0.15771484],"genre_scores_gemma":[0.92569995,1.018317e-7,0.073201485,0.000519542,0.00018009097,0.000002568793,2.3322244e-7,0.0000034060686,0.00039259254],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99934655,0.0000150785645,0.000119070515,0.0002095198,0.000116326,0.00019345713],"domain_scores_gemma":[0.99938715,0.00012806561,0.000040462663,0.0002658453,0.00012629949,0.00005216552],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001852287,0.00006188933,0.00006023595,0.000051980278,0.00019655911,0.00013605683,0.00042846316,0.000020649248,0.000024681525],"category_scores_gemma":[0.000282438,0.000052962052,0.000017227465,0.00044536556,0.00004407507,0.00030137994,0.00009725182,0.000046424364,0.0004177932],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.6101787e-8,0.000026807285,0.011892703,0.000007973361,0.000005049155,0.000008345165,0.0004637141,0.0000061717747,0.0074373586,0.082955174,0.001300091,0.8958966],"study_design_scores_gemma":[0.00032625542,0.00019020271,0.01256561,0.000057162528,0.0000053431377,0.00018744021,0.00006005754,0.9325548,0.013267149,0.03875018,0.0015543352,0.00048151356],"about_ca_topic_score_codex":0.00003603001,"about_ca_topic_score_gemma":0.0000084644025,"teacher_disagreement_score":0.9325486,"about_ca_system_score_codex":0.000011152166,"about_ca_system_score_gemma":0.000042641725,"threshold_uncertainty_score":0.53700256},"labels":[],"label_agreement":null},{"id":"W2967974643","doi":"10.1145/3337930","title":"Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Router; Field-programmable gate array; Overhead (engineering); Machine learning; Routing (electronic design automation); Artificial intelligence; Parallel computing; Embedded system; Computer network; Operating system","score_opus":0.02643159447038476,"score_gpt":0.2736213146217128,"score_spread":0.24718972015132804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2967974643","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01943288,0.00022142843,0.9773868,0.0011577928,0.00038897287,0.0005484886,0.000019153184,0.00054043834,0.0003040454],"genre_scores_gemma":[0.9755232,0.000015725293,0.023948496,0.000072329334,0.0000099413855,0.00014347784,0.000008168287,0.0000132379355,0.00026547542],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987267,0.000103994855,0.00030119796,0.00053404435,0.00010198491,0.00023203665],"domain_scores_gemma":[0.99836487,0.00084336614,0.00012514165,0.000521637,0.00008963289,0.000055341054],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00086061814,0.00017508393,0.00027763576,0.0004996928,0.00041554708,0.000102358244,0.00026578293,0.00026791042,0.000005931669],"category_scores_gemma":[0.00023983145,0.00016694698,0.000044264063,0.00035062895,0.00006287421,0.00025843777,0.000004841919,0.00039484294,0.000006370183],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000075447856,0.00008395963,0.0018269413,0.0001466728,0.000034048295,5.7824315e-7,0.00009594772,0.21480356,0.011505215,0.006194105,0.0000015965536,0.7652998],"study_design_scores_gemma":[0.00071928377,0.00044539146,0.0003503687,0.00013622607,0.000020350313,0.00005117789,0.000068098365,0.9906301,0.0022030654,0.0050642393,0.0001574764,0.00015421711],"about_ca_topic_score_codex":0.00004937195,"about_ca_topic_score_gemma":0.0000069523626,"teacher_disagreement_score":0.9560903,"about_ca_system_score_codex":0.000045498426,"about_ca_system_score_gemma":0.000034012362,"threshold_uncertainty_score":0.68079},"labels":[],"label_agreement":null},{"id":"W2983111368","doi":"10.1109/19.850413","title":"Test-set embedding based on width compression for mixed-mode BIST","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Built-in self-test; Benchmark (surveying); Test compression; Automatic test pattern generation; Test set; Embedding; Computer science; Electronic circuit; Set (abstract data type); Generator (circuit theory); Fault coverage; Algorithm; Embedded system; Engineering; Power (physics); Electrical engineering; Artificial intelligence","score_opus":0.0457004106535924,"score_gpt":0.2923379471462614,"score_spread":0.24663753649266898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2983111368","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015262758,0.000010314416,0.9825384,0.0005084815,0.0003630533,0.00036267127,0.000026928288,0.00014764417,0.00077973853],"genre_scores_gemma":[0.99246496,0.000015506657,0.0065378645,0.00075189304,0.00002527964,0.00010332527,0.000005379478,0.000011075833,0.000084689906],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986813,0.000048010137,0.00024010494,0.00035140928,0.000466335,0.00021282925],"domain_scores_gemma":[0.9994286,0.00010934107,0.000061577346,0.00020974079,0.0000794561,0.0001113251],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026764738,0.00015908878,0.0001244716,0.00013945576,0.00048448547,0.00014620367,0.00015402281,0.000043131917,0.000048973343],"category_scores_gemma":[0.00000763224,0.00015025375,0.00006870134,0.00017066867,0.000025736632,0.0002569937,6.367337e-7,0.00010392851,0.00001548309],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008984563,0.00022062295,0.000049782906,0.000026791382,0.000011042799,7.390858e-7,0.00019916812,0.020964405,0.0064323964,0.000065651104,0.00018475066,0.9718357],"study_design_scores_gemma":[0.002657437,0.00067261094,0.0006112757,0.0003188911,0.000034034296,0.0000064742308,0.00007907164,0.9061443,0.08701526,0.00025721084,0.0018767393,0.00032668113],"about_ca_topic_score_codex":0.000028553026,"about_ca_topic_score_gemma":0.00002854058,"teacher_disagreement_score":0.97720224,"about_ca_system_score_codex":0.00012125415,"about_ca_system_score_gemma":0.000056421817,"threshold_uncertainty_score":0.61271703},"labels":[],"label_agreement":null},{"id":"W2983928186","doi":"10.1109/imtc.1999.776985","title":"Space compression revisited","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Overhead (engineering); Built-in self-test; Computer science; Very-large-scale integration; Algorithm; Benchmark (surveying); Combinational logic; Fault coverage; Electronic circuit; Computer engineering; Parallel computing; Logic gate; Engineering; Embedded system","score_opus":0.021901531372691373,"score_gpt":0.24298477976361227,"score_spread":0.2210832483909209,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2983928186","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026748471,0.00010304219,0.7785314,0.0002036532,0.00006598652,0.00002866287,5.4765493e-8,0.00020603859,0.21818633],"genre_scores_gemma":[0.9813708,0.0000031727716,0.016784117,0.0003991609,0.000014285611,7.350682e-7,2.6244345e-7,0.000002433553,0.0014250261],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994995,0.000040359533,0.00007291886,0.00015935133,0.00009614593,0.00013171224],"domain_scores_gemma":[0.9995985,0.000046162626,0.000023299277,0.0002527068,0.000027374475,0.0000519667],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013410236,0.000049455954,0.000059662296,0.000030586245,0.00007654487,0.00006759988,0.00023497669,0.00001776529,0.000054015727],"category_scores_gemma":[0.000076829376,0.000038742255,0.0000218442,0.0002354652,0.0000069902308,0.00016789365,0.000037083777,0.00004885481,0.00012156277],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.9338582e-8,0.00002523276,0.005668194,0.000007320124,0.0000028105771,0.000015363134,0.00009140585,0.000027806951,0.008669306,0.9297269,0.0059487536,0.04981687],"study_design_scores_gemma":[0.0020994786,0.00024169276,0.024713138,0.0005002259,0.000018492061,0.0004479927,0.00016643543,0.2776948,0.1339887,0.07963609,0.47852936,0.0019635945],"about_ca_topic_score_codex":0.0000050976705,"about_ca_topic_score_gemma":3.6241929e-7,"teacher_disagreement_score":0.978696,"about_ca_system_score_codex":0.000006473932,"about_ca_system_score_gemma":0.000013593227,"threshold_uncertainty_score":0.15798633},"labels":[],"label_agreement":null},{"id":"W2984063366","doi":"10.1109/imtc.2000.846855","title":"An adaptive path selection method for delay testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computerized adaptive testing; Path (computing); Computer science; Test (biology); SIGNAL (programming language); Selection (genetic algorithm); Control theory (sociology); Algorithm; Artificial intelligence; Mathematics","score_opus":0.08267408083357991,"score_gpt":0.2944154221906147,"score_spread":0.21174134135703476,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2984063366","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009263252,0.000015885746,0.9904456,0.00008359902,0.00005932982,0.000098667704,5.171378e-7,0.00040010954,0.007969969],"genre_scores_gemma":[0.46302274,1.8979247e-7,0.5364974,0.00024181364,0.000072113464,0.000009853827,2.7202586e-7,0.0000044285516,0.00015113554],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999206,0.000050677,0.00012239903,0.00029791327,0.000095337535,0.00022769265],"domain_scores_gemma":[0.99926305,0.00032588275,0.000051250176,0.00015126758,0.00013888757,0.00006964751],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032571834,0.00008098332,0.000083790896,0.000052196257,0.00021021692,0.0001025868,0.0002772917,0.000033056058,0.000013480707],"category_scores_gemma":[0.00015909226,0.00007187099,0.000031145013,0.000396025,0.000005923713,0.00046936583,0.000023331431,0.00006477841,0.000014290531],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.660671e-8,0.000044332883,0.00078214676,0.000003441392,0.000005191307,0.000002487713,0.00025170008,0.0009342278,0.005455332,0.01589488,0.0003711228,0.97625506],"study_design_scores_gemma":[0.000100375786,0.00030685987,0.00027860276,0.00000731059,0.0000035634969,0.000043260672,0.000018600302,0.9956056,0.0010041264,0.0023378013,0.00018114086,0.000112766975],"about_ca_topic_score_codex":0.00005887233,"about_ca_topic_score_gemma":0.0000120418745,"teacher_disagreement_score":0.99467134,"about_ca_system_score_codex":0.000023248183,"about_ca_system_score_gemma":0.000013801701,"threshold_uncertainty_score":0.2930814},"labels":[],"label_agreement":null},{"id":"W2988701837","doi":"10.1109/tim.2005.855093","title":"A built-in self-testing method for embedded multiport memory arrays","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Interfacing; Serial port; Computer science; Embedded system; Serial communication; Port (circuit theory); Overhead (engineering); Computer hardware; Fault (geology); Semiconductor memory; Engineering; Electronic engineering; Operating system","score_opus":0.07208465799316416,"score_gpt":0.30291593363785896,"score_spread":0.2308312756446948,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2988701837","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014054293,0.000016784461,0.98393077,0.00056301005,0.00023008665,0.00049478275,0.0000023943549,0.00018186384,0.0005260051],"genre_scores_gemma":[0.71676826,0.0000057372868,0.2825117,0.0005186472,0.000022119435,0.00014730034,5.618939e-7,0.00000809984,0.000017590828],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99867404,0.00008077776,0.00031997473,0.00035278406,0.0003442325,0.00022817063],"domain_scores_gemma":[0.9994073,0.000111144844,0.00009069632,0.00017387213,0.00012857652,0.0000884322],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001020185,0.00014451322,0.00014052211,0.00018702685,0.00019793311,0.00008886094,0.0001427928,0.000040659594,0.000004649652],"category_scores_gemma":[0.000021978423,0.00014933768,0.000054068358,0.0002496811,0.000010218785,0.0004237909,0.0000014032772,0.00012255556,0.0000043778114],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000026353569,0.00021651419,0.000092122034,0.000029480892,0.0000242882,0.0000011666601,0.0018647588,0.012734163,0.020904394,0.00019281413,0.000011770582,0.9639259],"study_design_scores_gemma":[0.0042182277,0.0002932906,0.0017927038,0.00017977667,0.000051009636,0.000054655113,0.0006370023,0.8504915,0.1409507,0.00040706203,0.00046729718,0.00045673232],"about_ca_topic_score_codex":0.00006573343,"about_ca_topic_score_gemma":0.00026196928,"teacher_disagreement_score":0.96346915,"about_ca_system_score_codex":0.00018165298,"about_ca_system_score_gemma":0.00010908348,"threshold_uncertainty_score":0.6089814},"labels":[],"label_agreement":null},{"id":"W2998594652","doi":"10.1007/s10836-019-05832-w","title":"Multi-PVT-Point Analysis and Comparison of Recent Small-Delay Defect Quality Metrics","year":2019,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Quality (philosophy); Reliability engineering; Point (geometry); Computer science; Mathematics; Engineering; Physics; Geometry","score_opus":0.089299062747093,"score_gpt":0.33709499259028486,"score_spread":0.24779592984319188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2998594652","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.62031007,0.0016266948,0.3777065,0.000074859694,0.00006455753,0.000057832418,4.8371453e-7,0.000023044297,0.00013598165],"genre_scores_gemma":[0.9556488,0.000024287923,0.04423483,0.000037539747,0.000035932822,4.3036698e-7,5.3036234e-7,0.000007777914,0.0000098647115],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975904,0.00023513006,0.0010583947,0.00026475708,0.00039911605,0.00045217315],"domain_scores_gemma":[0.9957816,0.0015927028,0.0015867718,0.0003033385,0.00061324646,0.00012234699],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0030320333,0.00015946597,0.0006997844,0.0005913636,0.00009034999,0.0000886154,0.00057125767,0.00006271076,0.0000075479384],"category_scores_gemma":[0.0027702833,0.00013575835,0.0002487342,0.0028950137,0.00002643655,0.00028343737,0.00012339956,0.000550729,0.0000018402134],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000022910137,0.0001893104,0.8318843,0.000052516294,0.00049926405,0.000008663489,0.0004981496,0.009531655,0.0126916105,0.0007922269,0.0000061118403,0.14384389],"study_design_scores_gemma":[0.0012974606,0.0012604711,0.16650628,0.00013704962,0.0005803164,0.00022286651,0.00023454938,0.82534313,0.0029810441,0.0009377209,0.00008940117,0.00040970164],"about_ca_topic_score_codex":0.00009037902,"about_ca_topic_score_gemma":0.00006802113,"teacher_disagreement_score":0.8158115,"about_ca_system_score_codex":0.00016607375,"about_ca_system_score_gemma":0.00029814616,"threshold_uncertainty_score":0.5536065},"labels":[],"label_agreement":null},{"id":"W3011074760","doi":"10.1109/mtv48867.2019.00009","title":"Expediting Design Bug Discovery in Regressions of x86 Processors Using Machine Learning","year":2019,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Debugging; Computer science; Expediting; x86; Leverage (statistics); Overhead (engineering); Embedded system; Software bug; Operating system; Machine learning; Engineering; Software","score_opus":0.04276156810023777,"score_gpt":0.2631641248513293,"score_spread":0.22040255675109152,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3011074760","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.486341,0.00008973321,0.5119963,0.000030600942,0.00006901977,0.000076964774,1.8554245e-7,0.00006185465,0.001334315],"genre_scores_gemma":[0.9829157,0.0000035013898,0.016572254,0.000033155342,0.000028799986,0.0000019859792,6.7825226e-7,0.000008278247,0.00043562925],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989237,0.00008915308,0.0002649127,0.00027545483,0.00019803115,0.0002487399],"domain_scores_gemma":[0.9992834,0.00027950545,0.00016306734,0.00019669211,0.000039976934,0.000037403297],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045120486,0.00010159362,0.00017612477,0.0001517397,0.00007569741,0.000076099845,0.0003848972,0.000037710437,0.0000137430325],"category_scores_gemma":[0.00024749042,0.000082908446,0.00003574326,0.0004977103,0.000016966107,0.00090062624,0.00016501322,0.00018689962,0.000006842148],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000016112871,0.00017316865,0.7024599,0.00017371567,0.000013250931,0.00004205987,0.0032442294,0.10907184,0.14498672,0.0054601748,0.000016659427,0.034356665],"study_design_scores_gemma":[0.00024287002,0.000059928454,0.0017794822,0.00042327834,0.000002264335,0.000012737564,0.00027982655,0.9828304,0.013728074,0.00046447173,0.000010541373,0.00016613574],"about_ca_topic_score_codex":0.00021569312,"about_ca_topic_score_gemma":0.000010307572,"teacher_disagreement_score":0.87375855,"about_ca_system_score_codex":0.000025760275,"about_ca_system_score_gemma":0.00008832441,"threshold_uncertainty_score":0.3380908},"labels":[],"label_agreement":null},{"id":"W3012304726","doi":"10.82308/26581","title":"Analog and mixed-signal test methods using on-chip embedded test cores","year":2002,"lang":"en","type":"article","venue":"eScholarship@McGill (McGill)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems; Natural Sciences and Engineering Research Council of Canada; McGill University","keywords":"Test (biology); Chip; Computer science; Test method; SIGNAL (programming language); Embedded system; Computer hardware; Statistics; Mathematics; Geology; Telecommunications","score_opus":0.05669299869793447,"score_gpt":0.28099629713263125,"score_spread":0.22430329843469676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3012304726","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.951121,0.00056950544,0.0017577884,0.00010115941,0.00078132923,0.00047889457,0.00021749256,0.00102472,0.043948162],"genre_scores_gemma":[0.9641111,0.00003701754,0.03452013,0.0008748611,0.00008092962,0.000015507148,0.000004709694,0.00007001507,0.00028575043],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9956629,0.0005391992,0.0007348659,0.0013677303,0.0006538012,0.0010414523],"domain_scores_gemma":[0.9948591,0.0029753586,0.00035760374,0.0010095624,0.00022773213,0.00057067303],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.0016225902,0.00061977754,0.0006149592,0.00044383635,0.0017517174,0.00039897152,0.0012867395,0.00027113457,0.00011052352],"category_scores_gemma":[0.0032205102,0.0006123714,0.00020687937,0.0012720108,0.00018568465,0.0013151,0.0005503075,0.0009889251,0.00014457309],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012496516,0.0004065466,0.0033954135,0.000051410334,0.00005325639,0.00023931048,0.000018666702,0.00016379246,0.11926894,0.041503865,0.0000131627885,0.8348844],"study_design_scores_gemma":[0.005341699,0.003100345,0.034269672,0.0015689408,0.00042031132,0.0032262262,0.00025662925,0.42176455,0.37330902,0.13217907,0.017594963,0.006968566],"about_ca_topic_score_codex":0.0001084172,"about_ca_topic_score_gemma":0.000039782826,"teacher_disagreement_score":0.82791585,"about_ca_system_score_codex":0.00023616842,"about_ca_system_score_gemma":0.000024672121,"threshold_uncertainty_score":0.9996328},"labels":[],"label_agreement":null},{"id":"W3048587360","doi":"10.1201/9781003077480-36","title":"A statistically-based approach for the design of HDD crossings","year":2020,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science","score_opus":0.08828949430987965,"score_gpt":0.2538190279092081,"score_spread":0.16552953359932843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3048587360","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[9.104786e-9,0.00009432068,0.862293,0.00027218237,0.00004168567,0.0003820897,0.000020258442,0.000096128184,0.13680033],"genre_scores_gemma":[0.0054916404,0.0000036424244,0.9325117,0.0017303004,0.00014128609,0.000038871425,0.000019844212,0.00004553869,0.06001718],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988109,0.000014554553,0.00030839542,0.00041406328,0.0002682431,0.00018386863],"domain_scores_gemma":[0.99781466,0.0013509222,0.00019798281,0.00041508581,0.00015021143,0.00007111599],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031059876,0.00020658952,0.00029428108,0.00004307533,0.00015701074,0.00018168357,0.0009940068,0.000105519044,0.000023307797],"category_scores_gemma":[0.00015493867,0.00013576423,0.00013448735,0.00004521765,0.00015603218,0.000055015764,0.000095643736,0.0001766612,0.000008556757],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011786801,0.000012498334,0.0000010695145,0.00012917165,0.00003773616,0.0000047105773,0.00008198978,0.0016116976,0.000065651286,0.9212614,0.0033744199,0.07341842],"study_design_scores_gemma":[0.00021852556,0.00013708546,0.000002327207,0.000054526263,0.00004397474,0.0000037391242,0.0000030709018,0.95180243,0.000076437886,0.039047163,0.00838126,0.00022947791],"about_ca_topic_score_codex":0.000008446815,"about_ca_topic_score_gemma":3.7428296e-7,"teacher_disagreement_score":0.9501907,"about_ca_system_score_codex":0.000017073991,"about_ca_system_score_gemma":0.00031783443,"threshold_uncertainty_score":0.5536305},"labels":[],"label_agreement":null},{"id":"W308651918","doi":"10.3233/2004-jid8_01","title":"ALIASING-FREE COMPACTION IN TESTING CORES-BASED SYSTEM-ON-CHIP (SOC) USING COMPATIBILITY OF RESPONSE DATA OUTPUTS","year":2004,"lang":"en","type":"article","venue":"Journal of Integrated Design and Process Science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Compatibility (geochemistry); Compaction; Chip; System on a chip; Computer science; Electronic engineering; Embedded system; Engineering; Materials science; Geotechnical engineering; Composite material","score_opus":0.16056664422551906,"score_gpt":0.3409612566928612,"score_spread":0.18039461246734215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W308651918","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49436617,0.00007314677,0.5052781,0.00006740279,0.00009336279,0.000080304075,0.0000032396088,0.000018572471,0.000019659657],"genre_scores_gemma":[0.9463662,9.868696e-7,0.053553175,0.000056347046,0.000016966187,4.0926332e-7,3.957954e-7,0.000005087195,4.7187854e-7],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99751484,0.00030800764,0.0007435914,0.0003984228,0.000743143,0.00029196325],"domain_scores_gemma":[0.99645233,0.0008989209,0.0008511743,0.0005808616,0.0010551307,0.00016159599],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.008003876,0.00016455114,0.00036204414,0.00051451195,0.00024529488,0.00024223933,0.0020706146,0.000049871207,4.0244765e-7],"category_scores_gemma":[0.005759196,0.00012337223,0.000028351937,0.0025661672,0.00036274391,0.0013410016,0.00010709859,0.0003551183,3.453638e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00054758845,0.00075787486,0.057492673,0.00051719317,0.000024250843,0.0003444485,0.0031935356,0.549038,0.3469144,0.0015359246,0.000015941217,0.03961813],"study_design_scores_gemma":[0.0011389885,0.00068808,0.010945888,0.0027543146,0.000011327546,0.00038847647,0.00047433944,0.9417748,0.040626314,0.0010331022,5.989703e-7,0.00016377664],"about_ca_topic_score_codex":0.00019912314,"about_ca_topic_score_gemma":0.000008677387,"teacher_disagreement_score":0.452,"about_ca_system_score_codex":0.00031834497,"about_ca_system_score_gemma":0.0028028735,"threshold_uncertainty_score":0.6894711},"labels":[],"label_agreement":null},{"id":"W3094109025","doi":"10.1109/fpl50879.2020.00033","title":"A Deep-Learning Framework for Predicting Congestion During FPGA Placement","year":2020,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Deep learning; Inference; Field-programmable gate array; Artificial intelligence; Encoder; Convolutional neural network; Machine learning; Real-time computing; Embedded system","score_opus":0.026782887035394713,"score_gpt":0.24935851161596323,"score_spread":0.2225756245805685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3094109025","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03154232,0.00005053854,0.9652159,0.0013633332,0.0001062787,0.00016116507,2.153223e-7,0.0006126904,0.0009475452],"genre_scores_gemma":[0.935377,0.0000027723152,0.063793615,0.0004918044,0.00024985388,0.000023096482,0.0000014998011,0.000009315981,0.00005105916],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990173,0.000029058248,0.00018449557,0.0003369172,0.000157819,0.00027443818],"domain_scores_gemma":[0.9993346,0.00028417847,0.0000837391,0.00011951823,0.00005262611,0.00012537214],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016901539,0.00009924472,0.000110526336,0.000030101688,0.00028797842,0.0001556377,0.00030688383,0.000050627044,0.000016314705],"category_scores_gemma":[0.0008750836,0.0000973265,0.00004934082,0.0002149595,0.000009537607,0.0002529874,0.00013209552,0.00019866314,0.000018558596],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009770892,0.000100697536,0.09017787,0.0005771404,0.00012685657,0.00005464126,0.01723655,0.14526574,0.011183154,0.17879204,0.00016327082,0.55631226],"study_design_scores_gemma":[0.00035764743,0.00015491656,0.0030416802,0.00008638829,0.000007796757,0.000008293914,0.0003448007,0.9920417,0.0020883982,0.0014502162,0.00023463047,0.00018354355],"about_ca_topic_score_codex":0.000003739844,"about_ca_topic_score_gemma":0.0000010094429,"teacher_disagreement_score":0.90383464,"about_ca_system_score_codex":0.0000264671,"about_ca_system_score_gemma":0.000018903038,"threshold_uncertainty_score":0.39688593},"labels":[],"label_agreement":null},{"id":"W3140929758","doi":"10.1109/aspdac.2011.5722237","title":"Managing complexity in design debugging with sequential abstraction and refinement","year":2011,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Abstraction; Algorithmic program debugging; TRACE (psycholinguistics); Programming language; Design flow; Very-large-scale integration; Computer engineering; Parallel computing; Algorithm; Theoretical computer science; Embedded system","score_opus":0.1836093713931212,"score_gpt":0.2632638903698208,"score_spread":0.07965451897669959,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3140929758","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03381177,0.00001481237,0.9515618,0.00012235228,0.000029870158,0.00006336941,4.7983264e-8,0.00012331404,0.014272647],"genre_scores_gemma":[0.91685915,0.0000023466866,0.08300687,0.00008899758,0.000009110952,0.000003050201,2.4472598e-7,0.0000028030763,0.000027427515],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99942064,0.000026525242,0.0001062973,0.00020069713,0.000088005945,0.00015783233],"domain_scores_gemma":[0.99976915,0.000021813343,0.000037543923,0.0001198153,0.000015305339,0.00003639796],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002454708,0.00006505199,0.00006554816,0.00007650341,0.00007338548,0.0000562751,0.00013071373,0.000013383558,0.000019520303],"category_scores_gemma":[0.000004458207,0.000053463864,0.0000071511604,0.00012809233,0.000024981902,0.0003223076,0.0000527959,0.000066754066,0.000004514243],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005492319,0.00017213456,0.05357993,0.000059785743,0.000035646215,0.00031922836,0.005163699,0.00090141664,0.0038095878,0.086131535,0.00008731211,0.84973425],"study_design_scores_gemma":[0.001190583,0.00028570913,0.33453473,0.00019459947,0.000016668426,0.0002565691,0.00033461524,0.60676396,0.0075939447,0.048149228,0.000068072164,0.000611327],"about_ca_topic_score_codex":0.0007509228,"about_ca_topic_score_gemma":0.00021940429,"teacher_disagreement_score":0.8830474,"about_ca_system_score_codex":0.000022588554,"about_ca_system_score_gemma":0.00001782475,"threshold_uncertainty_score":0.2180193},"labels":[],"label_agreement":null},{"id":"W3143982981","doi":"10.1109/date.2010.5457009","title":"Formal verification of analog circuits in the presence of noise and process variation","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; Concordia University","funders":"","keywords":"Integrator; Noise (video); Variation (astronomy); Process (computing); Computer science; Process variation; Electronic circuit; Stochastic process; Noise measurement; Electronic engineering; Analogue electronics; Differential (mechanical device); Algorithm; Mathematics; Electrical engineering; Noise reduction; Engineering; Artificial intelligence; Statistics; Telecommunications; Physics","score_opus":0.014657200202724308,"score_gpt":0.24546626208005703,"score_spread":0.23080906187733272,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3143982981","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8407282,0.000009264102,0.1569637,0.00010754144,0.00003382774,0.000079741796,4.0666768e-7,0.000010603116,0.0020666867],"genre_scores_gemma":[0.9993922,0.0000018351201,0.00056292897,0.000024040186,0.000009741958,0.0000040469986,5.084876e-7,9.4591803e-7,0.000003757008],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9995283,0.000021011778,0.00014545805,0.00010173334,0.00012646569,0.00007702741],"domain_scores_gemma":[0.9995386,0.000101345235,0.00008983928,0.0001843747,0.000073739924,0.000012092118],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047485525,0.00003346518,0.000055048582,0.000039019447,0.000027687705,0.000019903344,0.00033296074,0.000024106128,0.0000017142753],"category_scores_gemma":[0.00015099914,0.00002338493,0.000008675003,0.00029831662,0.000028464972,0.0004670719,0.000022953629,0.00006772417,3.432646e-7],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.5422613e-7,0.0001574943,0.11249996,0.00014492581,0.000004871262,0.0000013224138,0.016220959,0.00016044873,0.2865278,0.25525692,0.0000099853205,0.32901484],"study_design_scores_gemma":[0.000143686,0.00003765048,0.8768417,0.000015957403,0.0000025429483,0.0000089402265,0.0001277463,0.108750686,0.008896335,0.0051146825,0.000005394301,0.00005462555],"about_ca_topic_score_codex":0.00007095163,"about_ca_topic_score_gemma":0.00003959828,"teacher_disagreement_score":0.7643418,"about_ca_system_score_codex":0.0000014685809,"about_ca_system_score_gemma":0.000030383018,"threshold_uncertainty_score":0.09536098},"labels":[],"label_agreement":null},{"id":"W3145435162","doi":"10.1109/date.2010.5456904","title":"Enabling efficient post-silicon debug by clustering of hardware-assertions","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Debugging; Computer science; Assertion; Background debug mode interface; Embedded system; Cluster analysis; Scheduling (production processes); Software bug; Energy consumption; Cluster (spacecraft); Computer architecture; Parallel computing; Software; Operating system; Programming language; Engineering; Electrical engineering","score_opus":0.010595063233487103,"score_gpt":0.22953792906947457,"score_spread":0.21894286583598746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3145435162","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48444912,0.000032263626,0.51105225,0.00028137487,0.0002751422,0.000059063903,0.0000018694639,0.00018473982,0.0036641925],"genre_scores_gemma":[0.99492985,0.000001045551,0.004617408,0.00019780404,0.000030778,0.0000035594087,0.000002094768,0.0000064886153,0.00021098983],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990742,0.000016052181,0.0002283115,0.00025897258,0.0001758346,0.00024658174],"domain_scores_gemma":[0.9992166,0.00010274444,0.00007275025,0.00038299573,0.00013516081,0.000089747395],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023169577,0.00009439292,0.00011835989,0.000089078574,0.00013587356,0.00008920804,0.0005511625,0.0000477341,0.00003120737],"category_scores_gemma":[0.00014159792,0.000083760766,0.00005980377,0.00026189804,0.000027048398,0.0001744263,0.00017362653,0.00016125373,0.000023413202],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3476277e-7,0.00007448491,0.0013199415,0.000015097633,0.000006075983,0.0000026028779,0.00035013354,0.0007774968,0.9148706,0.0040004076,0.00013564942,0.07844734],"study_design_scores_gemma":[0.0003096108,0.000077694574,0.004045304,0.000045541612,0.00000790669,0.0000444394,0.0001273989,0.84372294,0.15015192,0.00016872038,0.0009894678,0.00030903087],"about_ca_topic_score_codex":0.0002409711,"about_ca_topic_score_gemma":0.0001145574,"teacher_disagreement_score":0.84294546,"about_ca_system_score_codex":0.000009506717,"about_ca_system_score_gemma":0.000046104724,"threshold_uncertainty_score":0.34156647},"labels":[],"label_agreement":null},{"id":"W3149777975","doi":"10.1109/iccad.2008.4681564","title":"A succinct memory model for automated design debugging","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Encoding (memory); Memory model; TRACE (psycholinguistics); Reduction (mathematics); Semiconductor memory; Embedded system; State (computer science); Programming language; Parallel computing; Computer hardware; Shared memory; Artificial intelligence","score_opus":0.09463807136907813,"score_gpt":0.2662407108130699,"score_spread":0.17160263944399173,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3149777975","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028966756,0.000036999125,0.99172884,0.00016621334,0.000054805627,0.00015778022,3.9464817e-7,0.002620656,0.00233763],"genre_scores_gemma":[0.79248226,0.0000013576833,0.20621926,0.00042779595,0.000024071382,0.000017371249,6.506541e-7,0.0000075735343,0.0008196831],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991505,0.000021919795,0.00015112945,0.00026383082,0.000120435856,0.00029216922],"domain_scores_gemma":[0.9993892,0.0001782679,0.00003937829,0.00025235207,0.000066971006,0.00007383513],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022889092,0.000097679964,0.000115604154,0.000071081166,0.0002835592,0.00004565696,0.00043939997,0.00003397991,0.0000036193478],"category_scores_gemma":[0.00007602736,0.00008485051,0.000055193534,0.0001913626,0.00001689761,0.00032864924,0.00005984104,0.00004479722,0.000021258516],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015297736,0.0001848253,0.001026982,0.000052775995,0.000056562458,0.00013455501,0.0038075703,0.78266233,0.008888437,0.015984438,0.038576607,0.14862338],"study_design_scores_gemma":[0.00021549742,0.000022703167,0.00017263526,0.000007950338,0.0000027784133,0.000072969095,0.000004115333,0.99689776,0.0011113076,0.0013503982,0.000012038797,0.00012987643],"about_ca_topic_score_codex":0.000018074663,"about_ca_topic_score_gemma":0.0000026562711,"teacher_disagreement_score":0.78958553,"about_ca_system_score_codex":0.00002359573,"about_ca_system_score_gemma":0.0001496233,"threshold_uncertainty_score":0.34601033},"labels":[],"label_agreement":null},{"id":"W3150324789","doi":"10.1109/date.2007.364455","title":"Abstraction and Refinement Techniques in Automated Design Debugging","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Abstraction; Bottleneck; Benchmark (surveying); Algorithmic program debugging; Programming language; Design flow; Computer engineering; Embedded system","score_opus":0.027405287025098347,"score_gpt":0.2792073637248832,"score_spread":0.2518020766997848,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3150324789","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017681502,0.000027353255,0.97421706,0.00013017024,0.00002404634,0.000063018124,1.8640954e-8,0.0013105792,0.0065462426],"genre_scores_gemma":[0.9211955,0.000003399323,0.0786275,0.00012805856,0.000010691844,0.0000020737825,1.6660742e-7,0.000002148646,0.000030470128],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994839,0.000012431051,0.00013650546,0.00014393713,0.0000735193,0.00014971067],"domain_scores_gemma":[0.99975526,0.00007976226,0.000029958475,0.00008934274,0.000015923411,0.000029772258],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069930434,0.00004905124,0.000049667535,0.00011956436,0.00004342974,0.000051435847,0.00009718039,0.0000260368,0.000003013965],"category_scores_gemma":[0.000025172942,0.00004398303,0.0000065587315,0.00018901624,0.000007303312,0.00021077912,0.000032618806,0.000053623895,0.0000032946523],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.901906e-7,0.000025849551,0.0040306514,0.000006364227,0.0000019769334,0.000040982017,0.00018328488,0.000054399512,0.024394544,0.0023610198,0.00020856694,0.9686922],"study_design_scores_gemma":[0.00028162336,0.00011584411,0.18721972,0.000120895274,0.0000032848204,0.00011469964,0.00007342305,0.660879,0.14723636,0.0028532906,0.00075223553,0.00034957848],"about_ca_topic_score_codex":0.000111706875,"about_ca_topic_score_gemma":0.00003381799,"teacher_disagreement_score":0.9683426,"about_ca_system_score_codex":0.000029492076,"about_ca_system_score_gemma":0.0000130966555,"threshold_uncertainty_score":0.17935759},"labels":[],"label_agreement":null},{"id":"W3150902856","doi":"10.1109/date.2008.4484890","title":"Built-in Clock Skew System for On-line Debug and Repair","year":2008,"lang":"en","type":"article","venue":"2008 Design, Automation and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Skew; Timing failure; Clock skew; Debugging; Digital clock manager; Computer science; Overhead (engineering); Clock domain crossing; Embedded system; Margin (machine learning); Electronic engineering; Engineering; Clock signal; Synchronous circuit; Telecommunications","score_opus":0.055628923657138375,"score_gpt":0.2591049581642449,"score_spread":0.20347603450710652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3150902856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.330317,0.00085641944,0.66393954,0.00047554888,0.00023056594,0.0008889982,0.0000054588077,0.0013674911,0.001919],"genre_scores_gemma":[0.98472553,0.000075773896,0.014769099,0.00020371223,0.000041597814,0.00002085605,0.0000023441426,0.000012710988,0.00014835865],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989188,0.000103377206,0.00030653182,0.000338171,0.00012251081,0.00021065352],"domain_scores_gemma":[0.9988868,0.0006732633,0.00008475689,0.00021138003,0.00007662646,0.00006715147],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004449581,0.00012803393,0.00017139455,0.00018384636,0.00014390152,0.000053089254,0.00016476629,0.000043699994,8.517761e-7],"category_scores_gemma":[0.0006517562,0.000118557306,0.00001986542,0.00050296355,0.000032219665,0.00022037135,0.000040832496,0.00008280021,0.000014627864],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023633424,0.001676555,0.39736763,0.0016900272,0.000045886078,0.0024166654,0.009067728,0.012089092,0.007955911,0.083813034,0.009597472,0.47425637],"study_design_scores_gemma":[0.00082423596,0.00027648252,0.11526168,0.00021600584,0.000002904965,0.0002741446,0.0000096148615,0.8815144,0.00034572298,0.00014029896,0.0009348454,0.00019967271],"about_ca_topic_score_codex":0.000029571282,"about_ca_topic_score_gemma":0.000010143514,"teacher_disagreement_score":0.8694253,"about_ca_system_score_codex":0.00002947158,"about_ca_system_score_gemma":0.00005907514,"threshold_uncertainty_score":0.48346266},"labels":[],"label_agreement":null},{"id":"W3160865949","doi":"10.1109/tcad.2021.3079126","title":"Algorithm Selection Framework for Legalization Using Deep Convolutional Neural Networks and Transfer Learning","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Conselho Nacional de Desenvolvimento Científico e Tecnológico; Natural Sciences and Engineering Research Council of Canada; Coordenação de Aperfeiçoamento de Pessoal de Nível Superior","keywords":"Legalization; Convolutional neural network; Computer science; Transfer of learning; Artificial intelligence; Routing (electronic design automation); Selection (genetic algorithm); Artificial neural network; Deep learning; Algorithm; Machine learning; Displacement (psychology); Embedded system","score_opus":0.0413645283119608,"score_gpt":0.25118282700599187,"score_spread":0.20981829869403107,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3160865949","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037268142,0.0006179555,0.99402905,0.000024780935,0.0010499436,0.00037834168,0.000009820574,0.00015914362,0.000004168102],"genre_scores_gemma":[0.9561096,0.000049908336,0.04356387,0.000055725093,0.00013831224,0.000028842742,0.000008834395,0.000024461982,0.000020446027],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979698,0.0003869479,0.0005348754,0.00055675773,0.00023075764,0.00032085666],"domain_scores_gemma":[0.99847215,0.0005450202,0.00012729222,0.00015609177,0.00057784666,0.0001215893],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00041983536,0.00025991668,0.00040576168,0.00021449813,0.0005119597,0.00034602717,0.00015433003,0.00022181713,0.0000032763419],"category_scores_gemma":[0.000018862078,0.0002583068,0.000098206954,0.00069644325,0.00006169454,0.0004049906,0.0000023026673,0.00039855018,2.7631395e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021778203,0.000056761757,0.00003191134,0.000051706622,0.000074440155,0.0000054994903,0.00020383697,0.7605987,0.0027278443,0.0025813642,0.000003062474,0.23366268],"study_design_scores_gemma":[0.0004897637,0.00033775624,0.000035910918,0.00032660263,0.0000517894,0.0003856023,0.00010944122,0.9958571,0.0018106846,0.0003244982,0.000016140131,0.00025471655],"about_ca_topic_score_codex":0.00008524588,"about_ca_topic_score_gemma":0.000004778786,"teacher_disagreement_score":0.9523828,"about_ca_system_score_codex":0.000077102675,"about_ca_system_score_gemma":0.00013486687,"threshold_uncertainty_score":0.9999869},"labels":[],"label_agreement":null},{"id":"W3161351753","doi":"10.1145/3249740","title":"Session details: Session 19: testing and validation for timing defects","year":2006,"lang":"en","type":"article","venue":"Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Session (web analytics); Computer science; Reliability engineering; World Wide Web; Engineering","score_opus":0.10283464948495578,"score_gpt":0.289528808110138,"score_spread":0.18669415862518218,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3161351753","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049277473,0.000037823553,0.9490459,0.00012286931,0.00009285415,0.00032585193,0.0000010824853,0.00052021054,0.00057593413],"genre_scores_gemma":[0.81170976,0.0000011384332,0.18808496,0.000054111628,0.000051383602,0.000037527054,0.00000986942,0.000007765125,0.000043456148],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987899,0.00012588457,0.0002819947,0.00037138414,0.00019704601,0.0002337746],"domain_scores_gemma":[0.9982145,0.0010573055,0.00022859863,0.00019004731,0.00024149724,0.00006807391],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00061061914,0.00014263042,0.0001373867,0.0001279863,0.0004063485,0.0005102493,0.000225916,0.00007167719,0.0000040184254],"category_scores_gemma":[0.0008339168,0.00013506756,0.00002510713,0.0003167403,0.000022735827,0.0008648838,0.000060787686,0.000068976085,0.000008980947],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000014158167,0.000060214068,0.009567738,0.00018199344,0.000006111357,0.0000074524373,0.0004723807,0.006949314,0.24437888,0.031009631,0.0005905479,0.7067743],"study_design_scores_gemma":[0.00029128234,0.00004750844,0.008089557,0.0001936146,0.0000090454,0.000020698588,0.000016103531,0.9538152,0.020029217,0.017248755,0.000048015274,0.0001909588],"about_ca_topic_score_codex":0.000038843365,"about_ca_topic_score_gemma":0.0000014738025,"teacher_disagreement_score":0.9468659,"about_ca_system_score_codex":0.00003906779,"about_ca_system_score_gemma":0.00014514336,"threshold_uncertainty_score":0.55078954},"labels":[],"label_agreement":null},{"id":"W3161593038","doi":"10.1109/icfpt51103.2020.00057","title":"Towards Overlay-based Rapid In-Circuit Tuning of Deep Learning Designs","year":2020,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Engineering and Physical Sciences Research Council","keywords":"Field-programmable gate array; Computer science; Overlay; Debugging; Datapath; Computer architecture; Embedded system; Deep learning; Profiling (computer programming); Computer hardware; Artificial neural network; Artificial intelligence","score_opus":0.06397177591804296,"score_gpt":0.24696058523935463,"score_spread":0.18298880932131167,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3161593038","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009719999,0.00008833411,0.97233725,0.00048301395,0.00004198479,0.000063635365,1.7165114e-7,0.00020483132,0.017060807],"genre_scores_gemma":[0.9870133,0.0000024832354,0.012000887,0.0009196086,0.00003608835,0.0000026810815,0.0000010278098,0.000008986695,0.000014938175],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987664,0.000097498974,0.00028476707,0.00032143455,0.00024914026,0.00028072487],"domain_scores_gemma":[0.9993819,0.00015670763,0.00010217524,0.0001837688,0.000055999422,0.00011944616],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032628686,0.000118799886,0.00021375796,0.000105812076,0.000064117594,0.00006120341,0.0005872958,0.000046341993,0.000082786006],"category_scores_gemma":[0.000343966,0.00011620532,0.000072224444,0.00074500544,0.000026671676,0.000256114,0.00010004684,0.00021839039,0.000022305388],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.1232967e-7,0.000044908084,0.027348364,0.00007138527,0.000011104261,0.000063394225,0.0027174796,0.01880496,0.030579997,0.013411966,0.000030117808,0.9069156],"study_design_scores_gemma":[0.00048439944,0.00020174944,0.00786781,0.000051752388,0.0000043322143,0.0000038462044,0.0001343767,0.981943,0.00826732,0.00046540826,0.0003457995,0.00023016408],"about_ca_topic_score_codex":0.000062136656,"about_ca_topic_score_gemma":0.0000049047335,"teacher_disagreement_score":0.9772933,"about_ca_system_score_codex":0.000024003279,"about_ca_system_score_gemma":0.00010531371,"threshold_uncertainty_score":0.47387156},"labels":[],"label_agreement":null},{"id":"W3162227333","doi":"10.1145/3249778","title":"Session details: Session 58: advanced methods for interconnect extraction, clocks and reliability","year":2006,"lang":"en","type":"article","venue":"Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Session (web analytics); Computer science; Reliability (semiconductor); Interconnection; Computer architecture; Computer network; World Wide Web; Power (physics)","score_opus":0.0472984933411817,"score_gpt":0.35056389819838074,"score_spread":0.30326540485719905,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3162227333","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011918081,0.0000940014,0.98598856,0.0003705105,0.0002585289,0.00044311208,0.000001448133,0.00052202365,0.00040376498],"genre_scores_gemma":[0.57338995,0.0000062100103,0.42637902,0.00005188716,0.00002876788,0.000056444278,0.0000057526786,0.0000062647387,0.00007568231],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99824965,0.00040902596,0.0004152901,0.0005337028,0.00014741071,0.00024491342],"domain_scores_gemma":[0.9976412,0.0013193338,0.00025858582,0.00035603237,0.0003533474,0.00007149455],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013747467,0.00017621592,0.00021286386,0.000112337926,0.00030186612,0.00032269506,0.0003120668,0.00010437065,0.000016577793],"category_scores_gemma":[0.0007757058,0.00015789534,0.000049036717,0.00025598146,0.000042952106,0.0012002062,0.00007210818,0.00012477032,0.00000620026],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021637209,0.00004253845,0.000474024,0.000048875947,0.0000027125818,0.0000010172329,0.0001869522,0.00087025453,0.06269845,0.009765739,0.00016044574,0.9257468],"study_design_scores_gemma":[0.00037751172,0.0000937402,0.006885361,0.00013762193,0.000009386535,0.000020019339,0.000035294193,0.9191372,0.02967713,0.04228401,0.0011106977,0.00023205669],"about_ca_topic_score_codex":0.00002583922,"about_ca_topic_score_gemma":0.0000027425708,"teacher_disagreement_score":0.92551476,"about_ca_system_score_codex":0.000060243543,"about_ca_system_score_gemma":0.00012743888,"threshold_uncertainty_score":0.64387846},"labels":[],"label_agreement":null},{"id":"W3163169122","doi":"10.1145/3246249","title":"Session details: Testing for process- and timing-related faults","year":2005,"lang":"en","type":"article","venue":"Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Session (web analytics); Computer science; Process (computing); Reliability engineering; Operating system; Engineering; World Wide Web","score_opus":0.08659631721536967,"score_gpt":0.29992654620895676,"score_spread":0.21333022899358708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3163169122","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035708535,0.00004396704,0.96217996,0.0004444575,0.000047072048,0.00029608345,9.1729964e-7,0.00058441696,0.0006945864],"genre_scores_gemma":[0.86378187,0.0000010137871,0.13596839,0.00011306237,0.000029074956,0.00003784884,0.0000031365482,0.0000069433277,0.00005865842],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989455,0.000055442873,0.00027685237,0.00033734002,0.00015993114,0.00022493338],"domain_scores_gemma":[0.998802,0.00048488737,0.00018042077,0.00016579888,0.00029196014,0.00007490246],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044472632,0.00012788121,0.0001296265,0.00009114737,0.00025176487,0.00023566878,0.00029323512,0.000068355104,0.000008580391],"category_scores_gemma":[0.00068363926,0.00011943554,0.000018488689,0.00029856933,0.000027221391,0.00087517773,0.000039668834,0.00008135829,0.000021576534],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.8362998e-7,0.000022174327,0.0007160269,0.000046894995,0.000005228942,0.0000014280898,0.0011551905,0.0016359736,0.007801658,0.005639747,0.000057998313,0.9829173],"study_design_scores_gemma":[0.0002924387,0.00006592812,0.0021233938,0.00014911381,0.0000062263953,0.000025929345,0.000028675082,0.9885534,0.0033783524,0.005164514,0.000048910922,0.00016311975],"about_ca_topic_score_codex":0.0000027382066,"about_ca_topic_score_gemma":9.172413e-7,"teacher_disagreement_score":0.98691744,"about_ca_system_score_codex":0.00002289051,"about_ca_system_score_gemma":0.00014766333,"threshold_uncertainty_score":0.487044},"labels":[],"label_agreement":null},{"id":"W3170406947","doi":"10.1109/vts50974.2021.9441043","title":"Automated Observability Analysis for Mixed-Signal Circuits","year":2021,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Observability; Computer science; Mixed-signal integrated circuit; Benchmark (surveying); Analogue electronics; Electronic circuit; Automatic test pattern generation; Built-in self-test; Digital electronics; Design for testing; Electronic engineering; Integrated circuit; Computer engineering; Computer hardware; Embedded system; Reliability engineering; Testability; Engineering; Mathematics; Electrical engineering","score_opus":0.04665535760383147,"score_gpt":0.27346553840096377,"score_spread":0.2268101807971323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3170406947","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049329404,0.000059761423,0.9464421,0.00039467472,0.00012243459,0.00007626672,0.0000055168584,0.0010927008,0.002477111],"genre_scores_gemma":[0.9891649,8.2606255e-7,0.009947136,0.00040498658,0.00003989721,0.000014884441,0.000020130321,0.0000049462983,0.000402314],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986375,0.00007205928,0.00025993312,0.00052552356,0.00019357892,0.00031140685],"domain_scores_gemma":[0.998633,0.00032863542,0.000060006823,0.00055102946,0.00031885732,0.000108473105],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039098426,0.00011180483,0.00024140754,0.00008710193,0.0001623723,0.00020148748,0.00048950914,0.00005334305,0.00007910252],"category_scores_gemma":[0.00021770518,0.000105205065,0.0002616464,0.0018413943,0.000019401972,0.00027875658,0.00012077961,0.000060108807,0.000020770836],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.8097049e-7,0.0004722407,0.2750861,0.000123847,0.0011987323,0.000113617345,0.00054654974,0.006519843,0.019177748,0.06954513,0.0041227206,0.6230933],"study_design_scores_gemma":[0.00017605472,0.000019919595,0.11700272,0.000005432157,0.00008924161,0.00000965365,0.000027593087,0.8737244,0.006119689,0.00220549,0.0004315378,0.00018827406],"about_ca_topic_score_codex":0.00003168094,"about_ca_topic_score_gemma":0.00009355603,"teacher_disagreement_score":0.9398355,"about_ca_system_score_codex":0.000035060555,"about_ca_system_score_gemma":0.00015485327,"threshold_uncertainty_score":0.4290138},"labels":[],"label_agreement":null},{"id":"W3174010073","doi":"10.1109/ipdpsw52791.2021.00026","title":"A Machine Learning Approach to Predict Timing Delays During FPGA Placement","year":2021,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; Computer science; Router; Routing (electronic design automation); Static timing analysis; Placement; Delay calculation; Critical path method; Path (computing); Elmore delay; Computer engineering; Embedded system; Real-time computing; Propagation delay; Physical design; Computer network; Engineering; Circuit design","score_opus":0.028031621981493525,"score_gpt":0.22909404859378601,"score_spread":0.20106242661229248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3174010073","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035455957,0.00012663568,0.89421284,0.00020359787,0.00008117956,0.0000813487,5.543038e-7,0.00038734905,0.069450505],"genre_scores_gemma":[0.95713866,0.000004522507,0.039128304,0.00030158937,0.00007906813,0.000013800791,0.0000056813224,0.00001119236,0.0033171945],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99862367,0.000057350804,0.00020081917,0.00048003593,0.00027120265,0.00036692995],"domain_scores_gemma":[0.99938047,0.000049332353,0.000040458726,0.00031006936,0.000062319705,0.00015737374],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024501522,0.00012830892,0.00013962045,0.00008311776,0.00028446445,0.00020318959,0.00040157512,0.000031531417,0.000034206158],"category_scores_gemma":[0.00012562034,0.00012223388,0.000052396146,0.00048598382,0.0000070601545,0.00021866955,0.0004889003,0.00019409433,0.000054869244],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000030174251,0.00075260433,0.055048287,0.000371392,0.0002030262,0.00067874,0.010656761,0.5325848,0.05375135,0.03032041,0.0008239383,0.31480566],"study_design_scores_gemma":[0.00043990242,0.000056810743,0.0023457587,0.000067961315,0.000008981304,0.0002514609,0.0002329284,0.985185,0.009746128,0.00008668927,0.001239427,0.00033893427],"about_ca_topic_score_codex":0.00002995827,"about_ca_topic_score_gemma":0.000005346527,"teacher_disagreement_score":0.9216827,"about_ca_system_score_codex":0.000052141946,"about_ca_system_score_gemma":0.00005640161,"threshold_uncertainty_score":0.49845526},"labels":[],"label_agreement":null},{"id":"W3178798070","doi":"10.18280/ria.350310","title":"Test Scheduling and Test Time Reduction for SoC by Using Enhanced Firefly Algorithm","year":2021,"lang":"en","type":"article","venue":"Revue d intelligence artificielle","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Firefly algorithm; Computer science; Reduction (mathematics); Firefly protocol; Algorithm; Scheduling (production processes); System on a chip; Reliability engineering; Real-time computing; Embedded system; Engineering; Mathematical optimization; Mathematics","score_opus":0.037208919063151234,"score_gpt":0.275605960401455,"score_spread":0.23839704133830378,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3178798070","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03179166,0.00061001244,0.96637124,0.000500982,0.00021917523,0.00016025559,0.00001515115,0.0001340276,0.0001974935],"genre_scores_gemma":[0.9074176,0.000072891555,0.090397336,0.00013300218,0.00023312742,0.000017994491,0.000015663185,0.000022916303,0.0016894658],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984586,0.00002753487,0.00037490047,0.0006285542,0.0001323643,0.0003780411],"domain_scores_gemma":[0.99842244,0.00072345155,0.00013305592,0.00037682007,0.00023616667,0.00010803613],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003415375,0.00016639064,0.00020866367,0.000057129175,0.0004116207,0.0002561931,0.00029659778,0.00008163391,0.000022283355],"category_scores_gemma":[0.0009447831,0.00018708565,0.00007518521,0.00048683208,0.00006689789,0.00039143255,0.00012362548,0.00014144779,0.000054767614],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.5999896e-7,0.00007679802,0.00002601453,0.000028294628,0.0000051074403,0.0000052330906,0.00037362493,0.0015132206,0.59451526,0.00014956007,0.000088789566,0.40321794],"study_design_scores_gemma":[0.000025028243,0.00004418057,0.0000026816142,0.000079022684,0.000006735371,0.000079352656,0.00015674903,0.5575458,0.44123045,0.00046504266,0.00022550939,0.00013950188],"about_ca_topic_score_codex":0.000012930831,"about_ca_topic_score_gemma":7.4940465e-7,"teacher_disagreement_score":0.8759739,"about_ca_system_score_codex":0.00005057526,"about_ca_system_score_gemma":0.000092135524,"threshold_uncertainty_score":0.7629131},"labels":[],"label_agreement":null},{"id":"W3187612569","doi":"10.14288/1.0401092","title":"Circuit generation for machine learning-enhanced field programmable gate array architecture exploration","year":2021,"lang":"en","type":"article","venue":"cIRcle (University of British Columbia)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Programmable logic array; Computer science; Simple programmable logic device; Architecture; Computer architecture; Gate array; Artificial intelligence; Field (mathematics); Field-programmable gate array; Macrocell array; Embedded system; Logic gate; Engineering; Electrical engineering; Logic synthesis; Logic family; Mathematics","score_opus":0.02085455844596353,"score_gpt":0.18933445306575122,"score_spread":0.16847989461978768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3187612569","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20535026,0.00012169181,0.79331166,0.00025230122,0.000121193305,0.0001750939,0.000011420472,0.00013131801,0.000525067],"genre_scores_gemma":[0.99069774,0.00004192063,0.007928531,0.00008822728,0.00007508667,0.0000026707005,0.00007994614,0.000008933766,0.0010769636],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989276,0.00006958369,0.0001203742,0.00045727496,0.00018244967,0.00024272934],"domain_scores_gemma":[0.99915814,0.00007184133,0.00013051086,0.00025305015,0.00030804068,0.00007838566],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018005916,0.000047162528,0.00018095237,0.00003404208,0.00041874565,0.00029269705,0.0003288516,0.000080524274,0.00002147885],"category_scores_gemma":[0.00013880267,0.00015345545,0.000112882495,0.00036782277,0.00003474428,0.0005954574,0.00007209612,0.00015544401,0.000005207623],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.579203e-7,0.000055395176,0.00047718306,0.00005362098,0.000018621444,0.000038242,0.0004888608,0.00071567926,0.033793505,0.000019916275,0.00023757848,0.96410096],"study_design_scores_gemma":[0.014495343,0.0037337388,0.26235658,0.0019483976,0.0004018824,0.0011061814,0.005512852,0.62093043,0.018168798,0.049650718,0.016974932,0.0047201444],"about_ca_topic_score_codex":0.0041970955,"about_ca_topic_score_gemma":0.07452468,"teacher_disagreement_score":0.9593808,"about_ca_system_score_codex":0.000031770367,"about_ca_system_score_gemma":0.00010830058,"threshold_uncertainty_score":0.94236284},"labels":[],"label_agreement":null},{"id":"W3202815218","doi":"10.1109/icsew.2007.36","title":"An Improved Approach to Passive Testing of FSM-based Systems","year":2007,"lang":"en","type":"article","venue":"International Conference on Software Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Finite-state machine; Fault detection and isolation; Fault coverage; Fault (geology); Conformance testing; State (computer science); Reliability engineering; Artificial intelligence; Algorithm; Engineering; Actuator","score_opus":0.040046463641812365,"score_gpt":0.26424305313006213,"score_spread":0.22419658948824978,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3202815218","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03331516,0.0000058401347,0.9644475,0.000022489121,0.0004907046,0.00011890019,0.000006897969,0.000332076,0.0012604122],"genre_scores_gemma":[0.8725403,1.1618951e-7,0.12723856,0.00006624253,0.000109669214,0.0000135868995,0.000006741808,0.000012081854,0.000012698259],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987499,0.000012010597,0.00030748977,0.00033541207,0.00034190912,0.00025326342],"domain_scores_gemma":[0.99875325,0.00025898888,0.0001138062,0.00029140146,0.00043953527,0.00014301797],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033080927,0.00015216008,0.00015715747,0.00028128034,0.00003961516,0.00014221724,0.0009009883,0.000052493007,0.0000021000235],"category_scores_gemma":[0.0007632247,0.00015541972,0.00003774655,0.00032264198,0.000010947231,0.0002439415,0.000058151585,0.00015094945,0.000005322642],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000064887545,0.00040794967,0.013229775,0.0001842738,0.00008350666,0.000052560845,0.0011861727,0.56104803,0.13441329,0.14160882,0.000028285289,0.14775081],"study_design_scores_gemma":[0.0001547285,0.0001169007,0.004383766,0.00017627522,0.0000021242636,0.0000097246575,0.000051097435,0.9899496,0.0048850905,0.000027929294,0.000048210084,0.00019456111],"about_ca_topic_score_codex":0.00005824836,"about_ca_topic_score_gemma":0.0000011188207,"teacher_disagreement_score":0.8392252,"about_ca_system_score_codex":0.00007883683,"about_ca_system_score_gemma":0.00007574569,"threshold_uncertainty_score":0.6337833},"labels":[],"label_agreement":null},{"id":"W3203937550","doi":"10.1109/dac.1988.14728","title":"VLSI design synthesis with testability","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Datapath; Testability; Computer science; Design for testing; Tree (set theory); Application-specific integrated circuit; Computer engineering; Algorithm; Computer architecture; Reliability engineering; Parallel computing; Computer hardware; Embedded system; Mathematics; Engineering","score_opus":0.031922612259062975,"score_gpt":0.20440767041029073,"score_spread":0.17248505815122775,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3203937550","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00418321,0.000013449195,0.9464948,0.00010835071,0.000023589999,0.000065107386,9.217409e-8,0.0002286867,0.048882693],"genre_scores_gemma":[0.8819408,5.3480386e-7,0.1177699,0.00012956576,0.0000061686405,0.000009349823,2.670544e-8,0.0000038071055,0.00013988234],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999183,0.000105392406,0.000095201045,0.00026696353,0.00013975111,0.00020972188],"domain_scores_gemma":[0.9989186,0.0005414255,0.000026847652,0.00039169868,0.000049802373,0.000071649854],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046208713,0.00008237075,0.00008998217,0.000029916298,0.000099445024,0.00008796523,0.00031297343,0.000020930018,0.000055079316],"category_scores_gemma":[0.00043792304,0.000056919525,0.000020830716,0.00030671066,0.000029376,0.00024294652,0.00002058958,0.000052179108,0.000050001832],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.0541765e-7,0.0003598842,0.10362376,0.000038878716,0.000039766786,0.000101078425,0.0005481394,0.0012590986,0.0039870087,0.3138615,0.0007997567,0.5753805],"study_design_scores_gemma":[0.0019697235,0.00143055,0.084908366,0.0003561979,0.000115797,0.0013095222,0.0006915119,0.24580356,0.5667776,0.083092414,0.009103558,0.0044411924],"about_ca_topic_score_codex":0.000015300933,"about_ca_topic_score_gemma":0.00000464983,"teacher_disagreement_score":0.87775755,"about_ca_system_score_codex":0.000018180619,"about_ca_system_score_gemma":0.000082827304,"threshold_uncertainty_score":0.23211108},"labels":[],"label_agreement":null},{"id":"W3207568191","doi":"10.36724/2664-066x-2021-7-3-27-30","title":"TIME-INTERLEAVED MIXED-SIGNAL TEST CORE DIGITIZERS","year":2021,"lang":"en","type":"article","venue":"SYNCHROINFO JOURNAL","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Mixed-signal integrated circuit; Computer science; Electronics; Automatic test equipment; Integrated circuit; Engineering; Electrical engineering","score_opus":0.015981842894420048,"score_gpt":0.229053941566265,"score_spread":0.21307209867184496,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3207568191","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1556931,0.001358835,0.756351,0.0031788088,0.0024560993,0.00017422119,0.000020007981,0.0007670697,0.08000089],"genre_scores_gemma":[0.99156743,0.000023554028,0.004687273,0.0007055109,0.0006321097,0.0000015724074,0.000005212433,0.000019951103,0.0023573658],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981798,0.000058504887,0.00044162112,0.00032277068,0.00046998126,0.00052734243],"domain_scores_gemma":[0.99841666,0.0003476675,0.00021012232,0.00037907565,0.0003182632,0.00032818448],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039519253,0.0001983723,0.0002550787,0.000117665586,0.0003905479,0.0008085012,0.00084505026,0.00006821925,0.00042084118],"category_scores_gemma":[0.0004870979,0.00018431747,0.0002068169,0.0004718692,0.00008230588,0.00076030515,0.00022466667,0.0004992315,0.00061517773],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015688415,0.000376069,0.013572819,0.000057324087,0.00019196303,0.010391323,0.0019092766,0.00058884174,0.072765745,0.0035184463,0.054677125,0.8419495],"study_design_scores_gemma":[0.0077323588,0.0017980367,0.028873045,0.0031054893,0.00021295635,0.18738884,0.0025941483,0.6106495,0.05987072,0.036229365,0.05669646,0.004849066],"about_ca_topic_score_codex":0.000002180737,"about_ca_topic_score_gemma":0.000002884275,"teacher_disagreement_score":0.83710045,"about_ca_system_score_codex":0.00010422666,"about_ca_system_score_gemma":0.00050869625,"threshold_uncertainty_score":0.79070705},"labels":[],"label_agreement":null},{"id":"W3208979388","doi":"10.1109/ewdts52692.2021.9580997","title":"UVM Verification IP for AXI","year":2021,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Verilog; Functional verification; Intelligent verification; Reusability; High-level verification; Embedded system; Interface (matter); Verification; Formal verification; Computer architecture; Runtime verification; Flexibility (engineering); Coding (social sciences); Programming language; Operating system; Field-programmable gate array; Software","score_opus":0.030890235769691736,"score_gpt":0.2538583009763784,"score_spread":0.22296806520668666,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3208979388","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002130979,0.000047178386,0.9823712,0.0010461136,0.00012456228,0.000030416424,3.4119984e-7,0.00010949479,0.014139724],"genre_scores_gemma":[0.963882,0.0000021131775,0.033417933,0.0006172238,0.00006442721,0.000008261824,0.0000036501222,0.0000024434241,0.0020019342],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996341,0.000007876636,0.000063422885,0.0001515207,0.000052263975,0.000090819005],"domain_scores_gemma":[0.99963534,0.00005260425,0.000015776253,0.0001996255,0.00007212663,0.00002455136],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007829241,0.00002908619,0.000036838737,0.000012390862,0.00006155989,0.000073415315,0.00016609933,0.000014336896,0.000013847665],"category_scores_gemma":[0.000079138386,0.00002735311,0.00002558378,0.00013434669,0.0000039666875,0.00013450412,0.000029465386,0.000018891058,0.00003336184],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.8557308e-8,0.000024183108,0.00047292435,0.0000104071605,0.000003945324,0.000003490829,0.00013246622,0.000017955545,0.015280332,0.37374112,0.0022227613,0.6080904],"study_design_scores_gemma":[0.0009045242,0.000107920714,0.02367079,0.000050947485,0.000014308236,0.00009520982,0.00021705394,0.55959064,0.2188688,0.06918644,0.12665111,0.0006422138],"about_ca_topic_score_codex":0.000003790178,"about_ca_topic_score_gemma":0.0000031691459,"teacher_disagreement_score":0.96175104,"about_ca_system_score_codex":0.0000071279223,"about_ca_system_score_gemma":0.000042408243,"threshold_uncertainty_score":0.11154275},"labels":[],"label_agreement":null},{"id":"W3210183632","doi":"10.5281/zenodo.823297","title":"Datasets For Predicting Tf Binding Using Virtual Chip-Seq","year":2018,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Chip; Data mining; Telecommunications","score_opus":0.06458392582838181,"score_gpt":0.2803095754634961,"score_spread":0.2157256496351143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3210183632","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0003007366,0.000032327025,0.07452344,0.00007266492,0.0005106451,0.0005383206,0.9226385,0.00082609325,0.00055727654],"genre_scores_gemma":[0.0009171752,0.000025720126,0.0011452456,0.00013072477,0.000959895,8.110061e-8,0.99590516,0.00086248864,0.000053519558],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9967419,0.00031930814,0.0004969791,0.0010533266,0.00061169063,0.0007767748],"domain_scores_gemma":[0.99739313,0.000114745075,0.00041622753,0.001303364,0.00050106546,0.0002714827],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0014963867,0.00034139425,0.00032408282,0.000538754,0.0045535252,0.0025989348,0.0043962346,0.00019580542,0.00087812083],"category_scores_gemma":[0.0021040582,0.00037500725,0.00010532967,0.00085234025,0.00017036905,0.0007602646,0.003976613,0.00052856095,0.0022267774],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000024102778,0.00006029232,7.5955666e-7,0.00012309864,0.000047892958,0.000019351462,0.00011558811,0.000033713477,0.00062384683,0.00021454769,0.9746628,0.02409569],"study_design_scores_gemma":[0.0003559751,0.0003062727,0.0000076138253,0.00021602634,0.000039256414,0.00018578954,0.00004184044,0.010768205,0.00008680148,0.000058347658,0.9875398,0.00039406674],"about_ca_topic_score_codex":0.00004230417,"about_ca_topic_score_gemma":0.0000010721317,"teacher_disagreement_score":0.0733782,"about_ca_system_score_codex":0.00023228975,"about_ca_system_score_gemma":0.000023062556,"threshold_uncertainty_score":0.9998702},"labels":[],"label_agreement":null},{"id":"W3216071695","doi":"10.1109/mwsym.1999.779470","title":"An aggressive approach to parameter extraction","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Extraction (chemistry); Estimation theory; Uniqueness; Computer science; Selection (genetic algorithm); Algorithm; Filter (signal processing); Mathematical optimization; Mathematics; Artificial intelligence; Chromatography; Computer vision","score_opus":0.03337927121888983,"score_gpt":0.2817394544827005,"score_spread":0.24836018326381065,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3216071695","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016880708,0.000016060307,0.90125525,0.000037370373,0.00009654952,0.000058715454,8.746292e-8,0.00014844406,0.08150679],"genre_scores_gemma":[0.88687646,4.0684074e-7,0.112295195,0.0005391431,0.000024461911,0.000007981953,4.6938376e-7,0.000003411555,0.00025245562],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999304,0.00005037602,0.000086704254,0.00027150157,0.00011404593,0.00017338179],"domain_scores_gemma":[0.9994481,0.000046211597,0.00004276406,0.0003139752,0.000035254667,0.00011367822],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015586575,0.000065028755,0.000061033777,0.000054460095,0.000079146856,0.00014146426,0.00027445523,0.000026865453,0.0000115460525],"category_scores_gemma":[0.00013346381,0.000054165062,0.000022248221,0.00023958413,0.000006529174,0.00044679875,0.000015246297,0.00006046775,0.000075765325],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.4398238e-7,0.00031504213,0.0030997107,0.000006643995,0.000009196421,0.000023449868,0.00093565846,0.0014170134,0.005923334,0.36930308,0.0010026915,0.617964],"study_design_scores_gemma":[0.0011488134,0.0009236737,0.030534977,0.00008909966,0.000026901807,0.0014670758,0.0009811327,0.8109516,0.08332268,0.046398204,0.021758797,0.0023970834],"about_ca_topic_score_codex":0.00001292474,"about_ca_topic_score_gemma":0.0000012232027,"teacher_disagreement_score":0.8699958,"about_ca_system_score_codex":0.000013013752,"about_ca_system_score_gemma":0.00001914604,"threshold_uncertainty_score":0.22087872},"labels":[],"label_agreement":null},{"id":"W4211035621","doi":"10.1145/3490422.3502344","title":"Yosys+Odin-II: The Odin-II Partial Mapper with Yosys Coarse-grained Netlists in VTR","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Verilog; Computer science; Routing (electronic design automation); Embedded system; Interface (matter); Computer hardware; Field-programmable gate array; Operating system","score_opus":0.016136382177361863,"score_gpt":0.206687860982338,"score_spread":0.19055147880497614,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4211035621","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.81899536,0.00024896176,0.101445116,0.019767081,0.0012779887,0.0010737962,0.00001956519,0.0011633567,0.056008805],"genre_scores_gemma":[0.9938578,0.0000018302337,0.0008777712,0.0021503842,0.00014212806,0.0000857751,0.000006775798,0.00001846744,0.0028590718],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99760777,0.0001971371,0.0003509788,0.00060483307,0.00060284726,0.00063642854],"domain_scores_gemma":[0.99882734,0.00014627249,0.00011978578,0.0007367827,0.000053698594,0.00011609387],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008050385,0.00023236692,0.00024636614,0.00013195425,0.001295305,0.00018847782,0.0015143517,0.00003961885,0.00027302053],"category_scores_gemma":[0.00005474764,0.00015520153,0.00008230649,0.0010941674,0.00009002618,0.00030838288,0.0011348649,0.00041675003,0.00003323584],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003304334,0.0017208034,0.09264706,0.00007686097,0.00018956586,0.0013479694,0.037412345,0.022218414,0.0072169066,0.52704114,0.05758375,0.25251216],"study_design_scores_gemma":[0.004399551,0.0022020813,0.015409366,0.00011069253,0.000048557296,0.0007610474,0.0031431944,0.79574245,0.0015090187,0.0058546504,0.16875377,0.0020656048],"about_ca_topic_score_codex":0.0005601694,"about_ca_topic_score_gemma":0.00047234603,"teacher_disagreement_score":0.77352405,"about_ca_system_score_codex":0.0000924019,"about_ca_system_score_gemma":0.00017880437,"threshold_uncertainty_score":0.99625695},"labels":[],"label_agreement":null},{"id":"W4229759008","doi":"10.1109/edtc.1995.470387","title":"Complexity of sequential ATPG","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Automatic test pattern generation; Computer science; Sequential logic; Retiming; Key (lock); Encoding (memory); Algorithm; Test (biology); Computer engineering; Electronic circuit; Theoretical computer science; Logic gate; Artificial intelligence; Engineering","score_opus":0.14905720958975463,"score_gpt":0.26217285715182104,"score_spread":0.11311564756206641,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229759008","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025246987,0.000046591937,0.8169262,0.0004710035,0.00011874552,0.00003179783,6.36221e-7,0.00017287818,0.1569852],"genre_scores_gemma":[0.9917263,0.0000011975403,0.007635428,0.00013398458,0.000026316437,3.6033958e-7,1.9277942e-7,0.0000014856292,0.0004747302],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995566,0.000014783299,0.000104186416,0.00011126079,0.00010617664,0.00010697981],"domain_scores_gemma":[0.9996898,0.000020555934,0.000032587104,0.00019490544,0.000029748622,0.000032400054],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006475231,0.000038420076,0.00006744657,0.00002664181,0.00003820395,0.000021865242,0.0003350804,0.0000137294555,0.00026290142],"category_scores_gemma":[0.000015638518,0.000033445005,0.000032859876,0.0001497974,0.000049674476,0.00013729659,0.000076451135,0.000033655288,0.000080234626],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.143836e-8,0.00009870769,0.0043574935,0.000016453121,0.000011137695,0.000014014694,0.00045379956,0.00003471691,0.008270615,0.7573172,0.0030732092,0.22635265],"study_design_scores_gemma":[0.00051516976,0.00012241348,0.010908965,0.00003109825,0.0000067713972,0.00007126465,0.000027202714,0.92849797,0.02087454,0.03566188,0.0029236095,0.00035912642],"about_ca_topic_score_codex":0.000051719493,"about_ca_topic_score_gemma":0.000006364731,"teacher_disagreement_score":0.9664793,"about_ca_system_score_codex":0.000005356897,"about_ca_system_score_gemma":0.000004461542,"threshold_uncertainty_score":0.28785864},"labels":[],"label_agreement":null},{"id":"W4230415846","doi":"10.1109/tsp.2018.2858370","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230415846","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022722343,0.000017877104,0.9929884,0.00055296574,0.00034259172,0.0002744025,0.000008998065,0.000746734,0.0027958076],"genre_scores_gemma":[0.9944626,0.000003651187,0.003877389,0.0011996942,0.0001696591,0.00006892009,0.0000033128433,0.000025841493,0.00018893907],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975208,0.00007953173,0.0006146389,0.0005330068,0.00070439995,0.0005476276],"domain_scores_gemma":[0.99829453,0.00013100891,0.0002986073,0.00033993466,0.0007294452,0.00020647055],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00045604075,0.00032984227,0.00023217993,0.00064493483,0.0016655085,0.0010261815,0.0006353203,0.00017186913,0.00012963105],"category_scores_gemma":[0.0000072579337,0.00032937643,0.00013734713,0.0015837969,0.00014317263,0.005104033,8.5629625e-7,0.000554257,0.00039478907],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008151788,0.00018219226,0.000002761153,0.00006772934,0.00001842447,0.0000016491962,0.0015929013,0.009789669,0.0044239336,0.00005505784,0.00006755529,0.98379],"study_design_scores_gemma":[0.0006782868,0.0005923974,0.000037158192,0.00041688894,0.000051352803,0.00008277522,0.000195239,0.7359191,0.26003787,0.0005740895,0.00077193667,0.0006429023],"about_ca_topic_score_codex":0.000019306051,"about_ca_topic_score_gemma":0.000011220905,"teacher_disagreement_score":0.99219036,"about_ca_system_score_codex":0.0001815849,"about_ca_system_score_gemma":0.00038454155,"threshold_uncertainty_score":0.99991584},"labels":[],"label_agreement":null},{"id":"W4231097844","doi":"10.1109/aspdac.2005.1466550","title":"Register-transfer level functional scan for hierarchical designs","year":2005,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Register-transfer level; Scan chain; Design for testing; Computer science; Abstraction; Testability; Transfer (computing); Shift register; High-level synthesis; Register (sociolinguistics); Logic synthesis; Parallel computing; Computer architecture; Logic gate; Embedded system; Reliability engineering; Algorithm; Integrated circuit; Engineering; Field-programmable gate array","score_opus":0.08925124745465288,"score_gpt":0.24746071642811046,"score_spread":0.15820946897345758,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231097844","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012654434,0.00008640191,0.9744867,0.0030135405,0.00017879234,0.0008503227,0.000029864314,0.000285854,0.008414102],"genre_scores_gemma":[0.96133864,0.000012462423,0.034973998,0.00014308731,0.00021159166,0.00009179523,0.000005640414,0.000023678747,0.0031991357],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997495,0.00005074112,0.000637871,0.00062333595,0.0005726421,0.00062041846],"domain_scores_gemma":[0.9985811,0.00020396154,0.0002836154,0.0002589287,0.0004517896,0.00022056943],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012625294,0.00033123855,0.00038822877,0.0002508683,0.0005069559,0.00042342677,0.00080121,0.00018427511,0.00004374718],"category_scores_gemma":[0.00019903526,0.00026296635,0.00017073372,0.00032198257,0.00022040194,0.00085766,0.00009509282,0.00026568671,0.000018985276],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000097435564,0.0007542061,0.009328759,0.00071957125,0.00041029506,0.0000023304692,0.017464422,0.00091261975,0.08975352,0.5376837,0.04066837,0.30220473],"study_design_scores_gemma":[0.0038182025,0.0004587762,0.028499838,0.0008114267,0.0002478678,0.0001846809,0.002669164,0.8952001,0.02745828,0.02863985,0.010297883,0.0017139298],"about_ca_topic_score_codex":0.0000031970012,"about_ca_topic_score_gemma":0.0000027809688,"teacher_disagreement_score":0.94868416,"about_ca_system_score_codex":0.000069383364,"about_ca_system_score_gemma":0.00031044238,"threshold_uncertainty_score":0.99998224},"labels":[],"label_agreement":null},{"id":"W4231603221","doi":"10.1109/date.2004.1268882","title":"Wrapper design for testing IP cores with multiple clock domains","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Testability; Overhead (engineering); Design for testing; Clock rate; Embedded system; System on a chip; Chip; Dissipation; Computer hardware; Engineering; Reliability engineering","score_opus":0.057190916488534936,"score_gpt":0.2395133995194343,"score_spread":0.18232248303089935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231603221","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17426081,0.0000503617,0.82427704,0.0002876357,0.000019695446,0.0005047105,0.0000014136086,0.0002791625,0.00031915325],"genre_scores_gemma":[0.9015214,0.000030725052,0.098150805,0.00016629358,0.000032494518,0.00006860563,0.0000037283996,0.000013667709,0.000012307503],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988648,0.000019027666,0.00025431442,0.00043332367,0.0001515459,0.0002769539],"domain_scores_gemma":[0.9988039,0.0005056,0.00015387083,0.00007137362,0.00037517687,0.00009008262],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046179476,0.00018592206,0.00016863011,0.0001632595,0.00027734946,0.00047316222,0.000147543,0.000056992583,7.754867e-7],"category_scores_gemma":[0.0010945791,0.0001606972,0.00001185202,0.0005594693,0.00007309731,0.0009693419,0.000041440024,0.000105967236,0.0000035038415],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050913983,0.0005558045,0.15578483,0.00085717416,0.000039424634,0.00006303058,0.012863008,0.0021645608,0.27317962,0.18264323,0.0003121697,0.37148622],"study_design_scores_gemma":[0.0038520517,0.0017128364,0.09274196,0.0013609736,0.000028714121,0.0003019148,0.00033989182,0.8582142,0.018379001,0.02218666,0.0001138835,0.0007679236],"about_ca_topic_score_codex":0.000018420069,"about_ca_topic_score_gemma":0.000004562492,"teacher_disagreement_score":0.85604966,"about_ca_system_score_codex":0.000028955432,"about_ca_system_score_gemma":0.00010917508,"threshold_uncertainty_score":0.65530413},"labels":[],"label_agreement":null},{"id":"W4232748959","doi":"10.1109/iwsoc.2004.1319859","title":"An embedded tester core for system-on-chip architectures","year":2004,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Embedded system; System on a chip; Core (optical fiber); Computer science; Overhead (engineering); Chip; Automatic test equipment; Power consumption; Multi-core processor; System testing; Built-in self-test; Computer hardware; Engineering; Power (physics); Reliability engineering; Operating system","score_opus":0.03652253873455077,"score_gpt":0.278394259430413,"score_spread":0.24187172069586224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4232748959","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15004608,0.000011369665,0.8414681,0.00020619763,0.00017274417,0.00020690616,0.000002373447,0.00055982923,0.0073264055],"genre_scores_gemma":[0.9789251,5.4913116e-8,0.019871885,0.00092833705,0.00015584088,0.000020363655,0.0000020799607,0.000009607801,0.00008670412],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990858,0.0000139937665,0.00014761675,0.00033604275,0.00014561362,0.00027092674],"domain_scores_gemma":[0.9992253,0.0001214687,0.000043772394,0.00045735762,0.000045086483,0.00010699635],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014762538,0.00011954012,0.00012305437,0.00007579039,0.00015234285,0.00014681117,0.0006035411,0.00003816811,0.0000023240352],"category_scores_gemma":[0.000044677137,0.00008910607,0.000060084833,0.00014035158,0.000018974733,0.000101604324,0.00003284474,0.000072943025,0.000031638603],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000022204129,0.00023993425,0.0019852489,0.0001787933,0.000028314475,0.000058583813,0.0025464424,0.022010444,0.012348331,0.7729269,0.00032548702,0.18734924],"study_design_scores_gemma":[0.0085316,0.005929222,0.027802523,0.0013981019,0.00006461333,0.001148317,0.0013763817,0.66022533,0.06550684,0.22366178,0.001092168,0.0032631028],"about_ca_topic_score_codex":0.000022136377,"about_ca_topic_score_gemma":0.000016256565,"teacher_disagreement_score":0.82887906,"about_ca_system_score_codex":0.0000306665,"about_ca_system_score_gemma":0.00004960791,"threshold_uncertainty_score":0.363364},"labels":[],"label_agreement":null},{"id":"W4232923857","doi":"10.1145/503066.503069","title":"FPGA test time reduction through a novel interconnect testing scheme","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Field-programmable gate array; Interconnection; Reduction (mathematics); Computer science; Embedded system; Shift register; Scheme (mathematics); Cost reduction; Built-in self-test; Computer hardware; Chip; Telecommunications","score_opus":0.07455184307737298,"score_gpt":0.2387510496534092,"score_spread":0.16419920657603623,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4232923857","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022877991,0.00011170515,0.7790799,0.0022558407,0.00034657415,0.000169678,0.0000018397828,0.0017206841,0.19343579],"genre_scores_gemma":[0.8795113,0.0000021036433,0.11657845,0.0004929346,0.0002240607,0.000006018352,7.5326494e-7,0.000012200202,0.0031721634],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987893,0.000015227325,0.00024221043,0.00043927087,0.0001854366,0.00032856417],"domain_scores_gemma":[0.99903554,0.0003178695,0.00008614608,0.00039112216,0.000104765175,0.00006457362],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00018535135,0.0001456109,0.00014036168,0.00006251801,0.00019049531,0.00019890768,0.0005467705,0.000050445557,0.00016047762],"category_scores_gemma":[0.00090872607,0.00013305833,0.000052219373,0.0006661553,0.000037084108,0.00096705474,0.00016564548,0.00015793965,0.00086696626],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.0392526e-7,0.00032344085,0.0007789788,0.000020793786,0.000018494804,0.000021516886,0.001215825,0.00006852846,0.5340651,0.008976644,0.0039314264,0.45057914],"study_design_scores_gemma":[0.0004491874,0.00019733603,0.00046676333,0.00013940719,0.0000074126906,0.0007928483,0.000064263775,0.9701643,0.024185255,0.0012346628,0.0017949879,0.0005035488],"about_ca_topic_score_codex":0.000062489344,"about_ca_topic_score_gemma":0.0000010626328,"teacher_disagreement_score":0.9700958,"about_ca_system_score_codex":0.00004073532,"about_ca_system_score_gemma":0.000015970707,"threshold_uncertainty_score":0.99991095},"labels":[],"label_agreement":null},{"id":"W4233345581","doi":"10.32920/ryerson.14654679","title":"Mixed signal testing system technique with algebraic signature analyzer without carry propagation","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Carry (investment); Computer science; Logic analyzer; Radix (gastropod); SIGNAL (programming language); Algorithm; Algebraic number; Coding (social sciences); Arithmetic; Computer engineering; Computer hardware; Theoretical computer science; Mathematics; Statistics","score_opus":0.027418445665447086,"score_gpt":0.22340083979695796,"score_spread":0.19598239413151086,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233345581","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020835038,0.00024506275,0.9694121,0.00010496836,0.00024731728,0.0009425402,0.0000037881782,0.0018566812,0.0063525313],"genre_scores_gemma":[0.8511204,7.689822e-7,0.14811319,0.0000855344,0.00022149841,0.00022782997,0.000043103333,0.000044224525,0.00014341627],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99630046,0.00029491284,0.0005898153,0.0014974169,0.0007700007,0.00054737896],"domain_scores_gemma":[0.99697936,0.00020518503,0.00056452525,0.0011724647,0.0008916204,0.00018686743],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00081283896,0.0005806218,0.00068218133,0.0003122777,0.00028276563,0.00097375404,0.0013898925,0.0005150293,0.000009761026],"category_scores_gemma":[0.00013580994,0.00045875247,0.00015435205,0.0011749667,0.000061270795,0.0004277886,0.0010683626,0.0014335673,0.0000071792833],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009380337,0.00075722527,0.109087855,0.015972892,0.0017508494,0.006070499,0.004308715,0.085996546,0.3029243,0.048952445,0.0009502323,0.42321905],"study_design_scores_gemma":[0.00048869854,0.00024037741,0.0046626045,0.0094397385,0.00021770464,0.0013244778,0.00066377595,0.92505294,0.05492464,0.0007257713,0.000018532028,0.0022407384],"about_ca_topic_score_codex":0.0003134296,"about_ca_topic_score_gemma":0.00008230002,"teacher_disagreement_score":0.8390564,"about_ca_system_score_codex":0.00025645437,"about_ca_system_score_gemma":0.0010785591,"threshold_uncertainty_score":0.99978644},"labels":[],"label_agreement":null},{"id":"W4233600857","doi":"10.1145/611851.611865","title":"Recursive circuit clustering for minimum delay and area","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Cluster analysis; Computer science; Parallel computing; Artificial intelligence","score_opus":0.04174516394402266,"score_gpt":0.24226767608229194,"score_spread":0.20052251213826927,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233600857","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011164781,0.00010884594,0.9633291,0.000121897516,0.00014637878,0.000114315335,6.749224e-7,0.000091678805,0.024922337],"genre_scores_gemma":[0.98132837,0.000004618421,0.017591365,0.00044186093,0.00002526414,0.000012360076,5.2070965e-7,0.000005984663,0.00058967463],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993001,0.000017345981,0.00011721642,0.0002653439,0.00007020197,0.00022976048],"domain_scores_gemma":[0.9994808,0.0001747852,0.00003619031,0.00018121666,0.000050081537,0.000076916825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019385997,0.00008216506,0.00009508095,0.00004473866,0.0001262723,0.000106677384,0.00019304092,0.000032871314,0.000007368813],"category_scores_gemma":[0.00015523021,0.000074746815,0.000031015297,0.000116981086,0.000017056267,0.00020983654,0.00004195302,0.000042371597,0.0000048800935],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.9346136e-7,0.000066971115,0.005926434,0.0000838182,0.00004259876,0.000043353302,0.0023506978,0.00015162787,0.0046851453,0.59028834,0.0025032486,0.39385727],"study_design_scores_gemma":[0.004412515,0.0010242634,0.0038950215,0.0003530375,0.00007035117,0.0016840941,0.001297628,0.6028333,0.013987465,0.31848308,0.04936293,0.002596366],"about_ca_topic_score_codex":0.0000067115147,"about_ca_topic_score_gemma":0.000013230822,"teacher_disagreement_score":0.9701636,"about_ca_system_score_codex":0.000013339298,"about_ca_system_score_gemma":0.000027757676,"threshold_uncertainty_score":0.30480865},"labels":[],"label_agreement":null},{"id":"W4233694000","doi":"10.1142/s0218126600000081","title":"NOVEL TEST GENERATION ALGORITHM FOR COMBINATION CIRCUITS","year":2000,"lang":"en","type":"article","venue":"Journal of Circuits Systems and Computers","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor; Toronto Metropolitan University","funders":"","keywords":"Automatic test pattern generation; Combinational logic; Testability; Algorithm; Test set; Fault coverage; Set (abstract data type); Fault (geology); Stuck-at fault; Upper and lower bounds; Electronic circuit; Enumeration; Sequential logic; Computer science; Mathematics; Logic gate; Fault detection and isolation; Engineering; Discrete mathematics; Statistics; Artificial intelligence","score_opus":0.028754580554792214,"score_gpt":0.23459901445591183,"score_spread":0.20584443390111962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233694000","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014982776,0.00065993244,0.9823444,0.00017730366,0.0012687882,0.00021507178,0.0000060406082,0.000041926687,0.0003037537],"genre_scores_gemma":[0.9944525,0.000042991,0.004166378,0.00020001446,0.00097320025,0.0000066046437,0.0000035251467,0.000014095286,0.00014072201],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99844795,0.00004542409,0.0006529622,0.0002487608,0.0003508692,0.0002540268],"domain_scores_gemma":[0.9985684,0.00026972248,0.0004371531,0.00018263163,0.00038471253,0.00015736144],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00070788956,0.00016540711,0.0003367599,0.000187389,0.0002252268,0.00049234,0.00044027157,0.00007743131,0.0000020431112],"category_scores_gemma":[0.00004099851,0.00015102996,0.00011056318,0.00024841228,0.000025654595,0.00078447507,0.000021792692,0.00013384811,0.0000028519746],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.714469e-8,0.0001050469,0.00015160644,0.000031580057,0.00002992095,0.000010263685,0.0002812699,0.0010073931,0.004410685,0.0019959854,0.0006443968,0.9913318],"study_design_scores_gemma":[0.001667759,0.0005738514,0.0021670533,0.00024091649,0.000026550328,0.0018546135,0.000038142447,0.9895487,0.00017484525,0.00023990948,0.0031963736,0.00027128498],"about_ca_topic_score_codex":0.000014812934,"about_ca_topic_score_gemma":7.3082174e-7,"teacher_disagreement_score":0.9910605,"about_ca_system_score_codex":0.000059336842,"about_ca_system_score_gemma":0.000091896094,"threshold_uncertainty_score":0.61588234},"labels":[],"label_agreement":null},{"id":"W4234114447","doi":"10.2307/2687305","title":"In Search of a Missing Link: A Case Study in Error-Correcting Codes","year":2001,"lang":"en","type":"article","venue":"College Mathematics Journal","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Mathematics; Link (geometry); Arithmetic; Statistics; Mathematics education; Combinatorics","score_opus":0.08564735269603951,"score_gpt":0.3409061562993457,"score_spread":0.25525880360330616,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234114447","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8956417,0.00008622806,0.10294155,0.0002673795,0.00011392712,0.00017469599,4.5389757e-7,0.000016909366,0.0007571704],"genre_scores_gemma":[0.9835504,0.0000032856074,0.016290281,0.00002347531,0.00006787356,0.0000028744917,3.007943e-8,0.0000099599965,0.000051789655],"study_design_codex":"case_report","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99824136,0.00017433186,0.000726857,0.00017704837,0.0003406645,0.00033975265],"domain_scores_gemma":[0.9987773,0.000530876,0.00022645316,0.00024406385,0.00012437801,0.00009693798],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0025680496,0.0001232334,0.00034552245,0.00051603833,0.00017428971,0.00013342343,0.00047431028,0.000043459375,0.0000109835555],"category_scores_gemma":[0.0004562666,0.00011269222,0.00005550144,0.0012234721,0.000025014844,0.00035080756,0.00013844998,0.00049252354,0.0000028447248],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000048505317,0.004403877,0.20252259,0.00041435933,0.00007839978,0.32460326,0.2127142,0.0044910735,0.0017514179,0.0028758883,0.00010487475,0.24603522],"study_design_scores_gemma":[0.0019706273,0.00029701294,0.0019709284,0.0011810039,0.000014314515,0.1993793,0.04941279,0.7318141,0.00026713038,0.013355165,0.000007340365,0.00033030656],"about_ca_topic_score_codex":0.000097396216,"about_ca_topic_score_gemma":0.00032625897,"teacher_disagreement_score":0.727323,"about_ca_system_score_codex":0.0001012197,"about_ca_system_score_gemma":0.00019691228,"threshold_uncertainty_score":0.45954555},"labels":[],"label_agreement":null},{"id":"W4234744634","doi":"10.1109/aspdac.2004.1337721","title":"Automatic process migration of datapath hard IP libraries","year":2005,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer architecture; Computer science; Process (computing); Reusability; Integrated circuit layout; Integrated circuit design; Circuit design; Embedded system; Integrated circuit; Operating system; Software","score_opus":0.041094588767523574,"score_gpt":0.24420037308689965,"score_spread":0.2031057843193761,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234744634","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15775491,0.00023031162,0.83669204,0.0007024039,0.00047706804,0.00080028834,0.000049449212,0.0009846782,0.0023088586],"genre_scores_gemma":[0.95070595,0.000028592725,0.0481297,0.00014856983,0.00017852036,0.0000805522,0.00006807759,0.00003425732,0.0006258066],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963247,0.00031332715,0.0010513571,0.000909105,0.000736926,0.00066459563],"domain_scores_gemma":[0.9972382,0.00023847772,0.00075156393,0.0008933924,0.00058656296,0.000291781],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008357746,0.000518135,0.00063248817,0.0004005196,0.0004102236,0.00077096425,0.0009800483,0.00026522425,0.000111939386],"category_scores_gemma":[0.0003440112,0.0004952901,0.00010405126,0.00080490677,0.00024103648,0.0028685627,0.00007583401,0.00025631353,0.00029365235],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025008578,0.0010112876,0.017113445,0.0019172782,0.00038265417,0.00007510604,0.09933908,0.008151327,0.053850316,0.026314182,0.0206087,0.7712116],"study_design_scores_gemma":[0.00075886224,0.00021667646,0.0060071186,0.00043784155,0.00006356794,0.000045556626,0.0016384466,0.9812355,0.006382631,0.0021683737,0.00032193837,0.00072347576],"about_ca_topic_score_codex":0.000036746667,"about_ca_topic_score_gemma":0.000010793512,"teacher_disagreement_score":0.9730842,"about_ca_system_score_codex":0.00007787594,"about_ca_system_score_gemma":0.0009027366,"threshold_uncertainty_score":0.9997499},"labels":[],"label_agreement":null},{"id":"W4235427344","doi":"10.32920/ryerson.14661957.v1","title":"Error locating: degree constraints","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; Toronto Metropolitan University","funders":"","keywords":"Degree (music); Graph; Computer science; Representation (politics); Algorithm; Mathematics; Theoretical computer science","score_opus":0.10856966705999489,"score_gpt":0.291768635109581,"score_spread":0.18319896804958613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4235427344","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0043982724,0.00021518768,0.88549745,0.0005025236,0.0007812988,0.00010430477,0.0000019384986,0.00048669192,0.108012326],"genre_scores_gemma":[0.9510543,0.000005516375,0.047556434,0.0006454912,0.00012558003,0.000011782293,0.00001811031,0.000011504338,0.00057131215],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982285,0.0000702698,0.0003148221,0.00076927914,0.00028102507,0.00033608952],"domain_scores_gemma":[0.9984117,0.00012682614,0.00015275057,0.0010065694,0.00016956513,0.00013257634],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030185882,0.00023322375,0.00028882665,0.00007902462,0.000100260484,0.0005807716,0.0014802248,0.00021481265,0.00017427052],"category_scores_gemma":[0.00021915957,0.00022524441,0.0001228226,0.00019216529,0.00008739417,0.00014256244,0.0019618564,0.0006433773,0.00007453361],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.968299e-8,0.000056298748,0.0012413259,0.00012475514,0.000046556783,0.00024597405,0.00066524005,0.00042292906,0.00031237325,0.018919438,0.0007359498,0.9772291],"study_design_scores_gemma":[0.0011079776,0.00011986977,0.01607573,0.0029959118,0.00010963598,0.0011561947,0.00215393,0.9380271,0.00647399,0.025095118,0.0019872526,0.0046973024],"about_ca_topic_score_codex":0.00011085028,"about_ca_topic_score_gemma":0.00003938646,"teacher_disagreement_score":0.97253186,"about_ca_system_score_codex":0.00004302997,"about_ca_system_score_gemma":0.00057288865,"threshold_uncertainty_score":0.9185201},"labels":[],"label_agreement":null},{"id":"W4236174831","doi":"10.1109/tsp.2018.2881554","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Santa Clara University; Queen's University Belfast; Mitsubishi Electric Research Laboratories; Carnegie Mellon University; Harvard University","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications; Programming language","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4236174831","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022722343,0.000017877104,0.9929884,0.00055296574,0.00034259172,0.0002744025,0.000008998065,0.000746734,0.0027958076],"genre_scores_gemma":[0.9944626,0.000003651187,0.003877389,0.0011996942,0.0001696591,0.00006892009,0.0000033128433,0.000025841493,0.00018893907],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975208,0.00007953173,0.0006146389,0.0005330068,0.00070439995,0.0005476276],"domain_scores_gemma":[0.99829453,0.00013100891,0.0002986073,0.00033993466,0.0007294452,0.00020647055],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00045604075,0.00032984227,0.00023217993,0.00064493483,0.0016655085,0.0010261815,0.0006353203,0.00017186913,0.00012963105],"category_scores_gemma":[0.0000072579337,0.00032937643,0.00013734713,0.0015837969,0.00014317263,0.005104033,8.5629625e-7,0.000554257,0.00039478907],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008151788,0.00018219226,0.000002761153,0.00006772934,0.00001842447,0.0000016491962,0.0015929013,0.009789669,0.0044239336,0.00005505784,0.00006755529,0.98379],"study_design_scores_gemma":[0.0006782868,0.0005923974,0.000037158192,0.00041688894,0.000051352803,0.00008277522,0.000195239,0.7359191,0.26003787,0.0005740895,0.00077193667,0.0006429023],"about_ca_topic_score_codex":0.000019306051,"about_ca_topic_score_gemma":0.000011220905,"teacher_disagreement_score":0.99219036,"about_ca_system_score_codex":0.0001815849,"about_ca_system_score_gemma":0.00038454155,"threshold_uncertainty_score":0.99991584},"labels":[],"label_agreement":null},{"id":"W4236878635","doi":"10.1109/tsp.2018.2858940","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories; Carnegie Mellon University; Harvard University","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Digital signal processing; Computer hardware; Programming language","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4236878635","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022722343,0.000017877104,0.9929884,0.00055296574,0.00034259172,0.0002744025,0.000008998065,0.000746734,0.0027958076],"genre_scores_gemma":[0.9944626,0.000003651187,0.003877389,0.0011996942,0.0001696591,0.00006892009,0.0000033128433,0.000025841493,0.00018893907],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975208,0.00007953173,0.0006146389,0.0005330068,0.00070439995,0.0005476276],"domain_scores_gemma":[0.99829453,0.00013100891,0.0002986073,0.00033993466,0.0007294452,0.00020647055],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00045604075,0.00032984227,0.00023217993,0.00064493483,0.0016655085,0.0010261815,0.0006353203,0.00017186913,0.00012963105],"category_scores_gemma":[0.0000072579337,0.00032937643,0.00013734713,0.0015837969,0.00014317263,0.005104033,8.5629625e-7,0.000554257,0.00039478907],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008151788,0.00018219226,0.000002761153,0.00006772934,0.00001842447,0.0000016491962,0.0015929013,0.009789669,0.0044239336,0.00005505784,0.00006755529,0.98379],"study_design_scores_gemma":[0.0006782868,0.0005923974,0.000037158192,0.00041688894,0.000051352803,0.00008277522,0.000195239,0.7359191,0.26003787,0.0005740895,0.00077193667,0.0006429023],"about_ca_topic_score_codex":0.000019306051,"about_ca_topic_score_gemma":0.000011220905,"teacher_disagreement_score":0.99219036,"about_ca_system_score_codex":0.0001815849,"about_ca_system_score_gemma":0.00038454155,"threshold_uncertainty_score":0.99991584},"labels":[],"label_agreement":null},{"id":"W4237135760","doi":"10.1109/date.2008.4484858","title":"Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation","year":2008,"lang":"en","type":"article","venue":"2008 Design, Automation and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":55,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; TRACE (psycholinguistics); Computer science; Identification (biology); Chip; Set (abstract data type); State (computer science); Software bug; Embedded system; Real-time computing; Software; Computer hardware; Algorithm; Operating system; Mathematics","score_opus":0.04872749868183594,"score_gpt":0.2643035914894865,"score_spread":0.21557609280765055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237135760","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.74621624,0.0001112153,0.25243682,0.00022158754,0.000050172628,0.0005483072,0.0000048396164,0.00039480103,0.00001605386],"genre_scores_gemma":[0.99276274,0.0000387257,0.0069891997,0.0000695906,0.000013736775,0.000043602504,0.000024533529,0.00001221869,0.000045629466],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983933,0.0002673924,0.0005359594,0.00043494656,0.00016221277,0.00020616839],"domain_scores_gemma":[0.9985097,0.0006988358,0.00023811348,0.0002118926,0.0002839272,0.00005754381],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012259796,0.00014100276,0.00016062845,0.00024183429,0.00019504142,0.00018238624,0.00015498848,0.000056966473,0.0000012766156],"category_scores_gemma":[0.0018577647,0.00014946767,0.0000149642965,0.0007139035,0.000046630998,0.0013271184,0.000032765383,0.00008905768,0.000005478298],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001007327,0.0004259372,0.1102993,0.00025731424,0.0000062169074,0.00003715452,0.008233161,0.007974382,0.58261806,0.0005927917,0.00014204731,0.28940353],"study_design_scores_gemma":[0.00032084764,0.00007287083,0.4477596,0.000019976724,0.0000020833145,0.000018784543,0.0000102925105,0.54691386,0.0045953835,0.00016732766,0.000011944488,0.000107067826],"about_ca_topic_score_codex":0.00010004768,"about_ca_topic_score_gemma":0.00003361707,"teacher_disagreement_score":0.5780227,"about_ca_system_score_codex":0.000056740017,"about_ca_system_score_gemma":0.0001198955,"threshold_uncertainty_score":0.6095115},"labels":[],"label_agreement":null},{"id":"W4237560975","doi":"10.1109/tsp.2018.2839129","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237560975","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022722343,0.000017877104,0.9929884,0.00055296574,0.00034259172,0.0002744025,0.000008998065,0.000746734,0.0027958076],"genre_scores_gemma":[0.9944626,0.000003651187,0.003877389,0.0011996942,0.0001696591,0.00006892009,0.0000033128433,0.000025841493,0.00018893907],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975208,0.00007953173,0.0006146389,0.0005330068,0.00070439995,0.0005476276],"domain_scores_gemma":[0.99829453,0.00013100891,0.0002986073,0.00033993466,0.0007294452,0.00020647055],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00045604075,0.00032984227,0.00023217993,0.00064493483,0.0016655085,0.0010261815,0.0006353203,0.00017186913,0.00012963105],"category_scores_gemma":[0.0000072579337,0.00032937643,0.00013734713,0.0015837969,0.00014317263,0.005104033,8.5629625e-7,0.000554257,0.00039478907],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008151788,0.00018219226,0.000002761153,0.00006772934,0.00001842447,0.0000016491962,0.0015929013,0.009789669,0.0044239336,0.00005505784,0.00006755529,0.98379],"study_design_scores_gemma":[0.0006782868,0.0005923974,0.000037158192,0.00041688894,0.000051352803,0.00008277522,0.000195239,0.7359191,0.26003787,0.0005740895,0.00077193667,0.0006429023],"about_ca_topic_score_codex":0.000019306051,"about_ca_topic_score_gemma":0.000011220905,"teacher_disagreement_score":0.99219036,"about_ca_system_score_codex":0.0001815849,"about_ca_system_score_gemma":0.00038454155,"threshold_uncertainty_score":0.99991584},"labels":[],"label_agreement":null},{"id":"W4238284633","doi":"10.1109/tsp.2018.2870784","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Santa Clara University; Queen's University Belfast; Mitsubishi Electric Research Laboratories; Carnegie Mellon University; Harvard University","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238284633","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022722343,0.000017877104,0.9929884,0.00055296574,0.00034259172,0.0002744025,0.000008998065,0.000746734,0.0027958076],"genre_scores_gemma":[0.9944626,0.000003651187,0.003877389,0.0011996942,0.0001696591,0.00006892009,0.0000033128433,0.000025841493,0.00018893907],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975208,0.00007953173,0.0006146389,0.0005330068,0.00070439995,0.0005476276],"domain_scores_gemma":[0.99829453,0.00013100891,0.0002986073,0.00033993466,0.0007294452,0.00020647055],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00045604075,0.00032984227,0.00023217993,0.00064493483,0.0016655085,0.0010261815,0.0006353203,0.00017186913,0.00012963105],"category_scores_gemma":[0.0000072579337,0.00032937643,0.00013734713,0.0015837969,0.00014317263,0.005104033,8.5629625e-7,0.000554257,0.00039478907],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008151788,0.00018219226,0.000002761153,0.00006772934,0.00001842447,0.0000016491962,0.0015929013,0.009789669,0.0044239336,0.00005505784,0.00006755529,0.98379],"study_design_scores_gemma":[0.0006782868,0.0005923974,0.000037158192,0.00041688894,0.000051352803,0.00008277522,0.000195239,0.7359191,0.26003787,0.0005740895,0.00077193667,0.0006429023],"about_ca_topic_score_codex":0.000019306051,"about_ca_topic_score_gemma":0.000011220905,"teacher_disagreement_score":0.99219036,"about_ca_system_score_codex":0.0001815849,"about_ca_system_score_gemma":0.00038454155,"threshold_uncertainty_score":0.99991584},"labels":[],"label_agreement":null},{"id":"W4239833819","doi":"10.1109/tsp.2018.2839121","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories","keywords":"Computer science; Signal processing; Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4239833819","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022722343,0.000017877104,0.9929884,0.00055296574,0.00034259172,0.0002744025,0.000008998065,0.000746734,0.0027958076],"genre_scores_gemma":[0.9944626,0.000003651187,0.003877389,0.0011996942,0.0001696591,0.00006892009,0.0000033128433,0.000025841493,0.00018893907],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975208,0.00007953173,0.0006146389,0.0005330068,0.00070439995,0.0005476276],"domain_scores_gemma":[0.99829453,0.00013100891,0.0002986073,0.00033993466,0.0007294452,0.00020647055],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00045604075,0.00032984227,0.00023217993,0.00064493483,0.0016655085,0.0010261815,0.0006353203,0.00017186913,0.00012963105],"category_scores_gemma":[0.0000072579337,0.00032937643,0.00013734713,0.0015837969,0.00014317263,0.005104033,8.5629625e-7,0.000554257,0.00039478907],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008151788,0.00018219226,0.000002761153,0.00006772934,0.00001842447,0.0000016491962,0.0015929013,0.009789669,0.0044239336,0.00005505784,0.00006755529,0.98379],"study_design_scores_gemma":[0.0006782868,0.0005923974,0.000037158192,0.00041688894,0.000051352803,0.00008277522,0.000195239,0.7359191,0.26003787,0.0005740895,0.00077193667,0.0006429023],"about_ca_topic_score_codex":0.000019306051,"about_ca_topic_score_gemma":0.000011220905,"teacher_disagreement_score":0.99219036,"about_ca_system_score_codex":0.0001815849,"about_ca_system_score_gemma":0.00038454155,"threshold_uncertainty_score":0.99991584},"labels":[],"label_agreement":null},{"id":"W4240612068","doi":"10.7873/date.2015.0342","title":"A Methodology for Automated Design of Embedded Bit-flips Detectors in Post-Silicon Validation","year":2015,"lang":"en","type":"article","venue":"Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), 2015","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"McGill University","keywords":"Computer science; Detector; Bit (key); Latency (audio); Domain (mathematical analysis); Embedded system; Computer hardware; Computer engineering; Real-time computing; Mathematics","score_opus":0.2614822672069271,"score_gpt":0.35945078265618186,"score_spread":0.09796851544925478,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4240612068","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.093848534,0.00006954575,0.9023088,0.00036736546,0.00035240428,0.0014754276,0.00004934199,0.0012428265,0.00028573858],"genre_scores_gemma":[0.6865642,0.000021433572,0.31199995,0.00022535994,0.000066618304,0.00022213679,0.00059829035,0.000063661246,0.00023832635],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9926026,0.0031455716,0.0016997145,0.0010866671,0.00068004464,0.0007854204],"domain_scores_gemma":[0.9919788,0.0030554263,0.0010983989,0.0010548333,0.00251396,0.00029857326],"candidate_categories":["metaresearch","metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0065335697,0.00055616564,0.00082358817,0.001372308,0.00014986203,0.00033551344,0.0010787332,0.00035188286,0.000075949145],"category_scores_gemma":[0.014298345,0.0005806931,0.00010203306,0.0025097793,0.00016455872,0.0016068496,0.0001927692,0.0003660698,0.00048188234],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009551325,0.0011011203,0.003776468,0.00030225838,0.000063096224,0.00002382902,0.011508022,0.07601246,0.8621477,0.0050000045,0.009005936,0.0309636],"study_design_scores_gemma":[0.0062151547,0.0010637257,0.017660735,0.0009990793,0.00009674371,0.00023128228,0.00026636024,0.9097501,0.047176596,0.010025091,0.0043087145,0.0022064238],"about_ca_topic_score_codex":0.00022585603,"about_ca_topic_score_gemma":0.00028022498,"teacher_disagreement_score":0.8337376,"about_ca_system_score_codex":0.00018467124,"about_ca_system_score_gemma":0.0010900768,"threshold_uncertainty_score":0.9996644},"labels":[],"label_agreement":null},{"id":"W4241528080","doi":"10.1109/tsp.2018.2870764","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories; Carnegie Mellon University; Harvard University","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241528080","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022722343,0.000017877104,0.9929884,0.00055296574,0.00034259172,0.0002744025,0.000008998065,0.000746734,0.0027958076],"genre_scores_gemma":[0.9944626,0.000003651187,0.003877389,0.0011996942,0.0001696591,0.00006892009,0.0000033128433,0.000025841493,0.00018893907],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975208,0.00007953173,0.0006146389,0.0005330068,0.00070439995,0.0005476276],"domain_scores_gemma":[0.99829453,0.00013100891,0.0002986073,0.00033993466,0.0007294452,0.00020647055],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00045604075,0.00032984227,0.00023217993,0.00064493483,0.0016655085,0.0010261815,0.0006353203,0.00017186913,0.00012963105],"category_scores_gemma":[0.0000072579337,0.00032937643,0.00013734713,0.0015837969,0.00014317263,0.005104033,8.5629625e-7,0.000554257,0.00039478907],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008151788,0.00018219226,0.000002761153,0.00006772934,0.00001842447,0.0000016491962,0.0015929013,0.009789669,0.0044239336,0.00005505784,0.00006755529,0.98379],"study_design_scores_gemma":[0.0006782868,0.0005923974,0.000037158192,0.00041688894,0.000051352803,0.00008277522,0.000195239,0.7359191,0.26003787,0.0005740895,0.00077193667,0.0006429023],"about_ca_topic_score_codex":0.000019306051,"about_ca_topic_score_gemma":0.000011220905,"teacher_disagreement_score":0.99219036,"about_ca_system_score_codex":0.0001815849,"about_ca_system_score_gemma":0.00038454155,"threshold_uncertainty_score":0.99991584},"labels":[],"label_agreement":null},{"id":"W4241836984","doi":"10.1109/iccad.2003.1257872","title":"Hardware/software co-testing of embedded memories in complex SOCs","year":2004,"lang":"en","type":"article","venue":"ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Embedded system; Overhead (engineering); Computer science; Scalability; System on a chip; Embedded software; Software; Chip; Design for testing; Computer hardware; Reliability engineering; Engineering; Operating system","score_opus":0.13819382706692487,"score_gpt":0.316617270461211,"score_spread":0.17842344339428615,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241836984","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021735843,0.00001734793,0.97046924,0.0004297705,0.0026510588,0.0006133058,0.00006023102,0.0004948457,0.0035283535],"genre_scores_gemma":[0.58477765,0.000017007904,0.4130983,0.0011621257,0.00054295576,0.000055958808,0.00007077741,0.000050995346,0.0002242279],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9948768,0.00031838147,0.0013422426,0.0012863,0.0013075955,0.0008686873],"domain_scores_gemma":[0.9935455,0.00081004447,0.0007121312,0.00092494965,0.0037227173,0.00028469786],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00088595174,0.0006823567,0.0008323436,0.0007315617,0.00025138952,0.0005504037,0.0031547179,0.00023796693,0.00011541714],"category_scores_gemma":[0.0019439267,0.0007155352,0.00014974129,0.0018018135,0.00026798295,0.0010722475,0.00034000436,0.0005998574,0.0003500025],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015205155,0.003583261,0.022540137,0.0006133829,0.000911674,0.0021683646,0.012716293,0.20732932,0.1225525,0.32674465,0.026159255,0.27452913],"study_design_scores_gemma":[0.002716858,0.0008951698,0.007857669,0.0017315621,0.000026132717,0.00020144429,0.00009532819,0.9526054,0.019534566,0.012308935,0.0005717245,0.0014551725],"about_ca_topic_score_codex":0.00023624934,"about_ca_topic_score_gemma":0.000028044535,"teacher_disagreement_score":0.7452761,"about_ca_system_score_codex":0.00048362886,"about_ca_system_score_gemma":0.0014807899,"threshold_uncertainty_score":0.9995296},"labels":[],"label_agreement":null},{"id":"W4241863838","doi":"10.1109/tsp.2018.2881566","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Santa Clara University; Queen's University Belfast; Mitsubishi Electric Research Laboratories; Carnegie Mellon University; Harvard University","keywords":"Computer science; Signal processing; SIGNAL (programming language); Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241863838","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022722343,0.000017877104,0.9929884,0.00055296574,0.00034259172,0.0002744025,0.000008998065,0.000746734,0.0027958076],"genre_scores_gemma":[0.9944626,0.000003651187,0.003877389,0.0011996942,0.0001696591,0.00006892009,0.0000033128433,0.000025841493,0.00018893907],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975208,0.00007953173,0.0006146389,0.0005330068,0.00070439995,0.0005476276],"domain_scores_gemma":[0.99829453,0.00013100891,0.0002986073,0.00033993466,0.0007294452,0.00020647055],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00045604075,0.00032984227,0.00023217993,0.00064493483,0.0016655085,0.0010261815,0.0006353203,0.00017186913,0.00012963105],"category_scores_gemma":[0.0000072579337,0.00032937643,0.00013734713,0.0015837969,0.00014317263,0.005104033,8.5629625e-7,0.000554257,0.00039478907],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008151788,0.00018219226,0.000002761153,0.00006772934,0.00001842447,0.0000016491962,0.0015929013,0.009789669,0.0044239336,0.00005505784,0.00006755529,0.98379],"study_design_scores_gemma":[0.0006782868,0.0005923974,0.000037158192,0.00041688894,0.000051352803,0.00008277522,0.000195239,0.7359191,0.26003787,0.0005740895,0.00077193667,0.0006429023],"about_ca_topic_score_codex":0.000019306051,"about_ca_topic_score_gemma":0.000011220905,"teacher_disagreement_score":0.99219036,"about_ca_system_score_codex":0.0001815849,"about_ca_system_score_gemma":0.00038454155,"threshold_uncertainty_score":0.99991584},"labels":[],"label_agreement":null},{"id":"W4242038055","doi":"10.1109/iccad.1996.569904","title":"Metrics, techniques and recent developments in mixed-signal testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Mixed-signal integrated circuit; Computer science; Analogue electronics; Sampling (signal processing); SIGNAL (programming language); Electronic circuit; Digital electronics; Automatic test equipment; Analog signal; Focus (optics); Electronic engineering; Integrated circuit; Digital signal processing; Computer hardware; Reliability engineering; Engineering; Electrical engineering; Telecommunications","score_opus":0.0740849164012327,"score_gpt":0.2405858848193171,"score_spread":0.16650096841808437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242038055","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08157361,0.002033888,0.5280559,0.0010456708,0.00025831335,0.00043740854,7.687274e-7,0.0017038556,0.3848906],"genre_scores_gemma":[0.85566056,0.00006875563,0.14386712,0.00018172497,0.000020996158,0.0000054970233,2.0829087e-7,0.0000044169515,0.00019073956],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991716,0.000025772415,0.00018503422,0.00025155925,0.00014443208,0.00022155781],"domain_scores_gemma":[0.99958044,0.00015416594,0.000039921983,0.00011179414,0.0000548409,0.000058820475],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030087156,0.000083036146,0.00009294842,0.00023488008,0.00007080376,0.00009902522,0.00026524242,0.000032716063,0.000015647563],"category_scores_gemma":[0.00019503575,0.00007538152,0.0000079572055,0.001148536,0.000014680392,0.00025754297,0.0001553145,0.00009314499,0.000014041501],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.0097907e-8,0.0000195766,0.04058309,0.000003433845,0.0000011874203,0.000029566772,0.0000757001,6.791841e-7,0.00024381786,0.0011643023,0.00012331278,0.9577553],"study_design_scores_gemma":[0.0021773744,0.00055601035,0.26630354,0.0008153116,0.00001521171,0.0012607414,0.00024990138,0.55786324,0.088459,0.015278259,0.06396076,0.0030606224],"about_ca_topic_score_codex":0.00004496111,"about_ca_topic_score_gemma":0.000011645817,"teacher_disagreement_score":0.9546947,"about_ca_system_score_codex":0.000037377875,"about_ca_system_score_gemma":0.0000147229375,"threshold_uncertainty_score":0.30739692},"labels":[],"label_agreement":null},{"id":"W4242199054","doi":"10.1109/dac.2003.1219139","title":"Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Die (integrated circuit); Power grid; Voltage; Voltage drop; Leakage (economics); Grid; Leakage power; Computer science; Environmental science; Electrical engineering; Electronic engineering; Power (physics); Engineering; Mechanical engineering; Transistor; Mathematics; Physics","score_opus":0.04336309476274766,"score_gpt":0.2768579591042649,"score_spread":0.23349486434151726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242199054","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06606331,0.000009906051,0.92959327,0.00021100878,0.00074117,0.0008062128,0.000017969807,0.00085940835,0.0016977784],"genre_scores_gemma":[0.7828525,0.0000056103577,0.21671292,0.00013993226,0.00008444015,0.00010568848,0.000019007872,0.000035418772,0.000044531756],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99627763,0.00005571871,0.0011747114,0.0009046469,0.0009178118,0.00066948746],"domain_scores_gemma":[0.9948177,0.00024401754,0.0009950149,0.00035852514,0.0032965466,0.00028822946],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010833926,0.0004865301,0.0005696337,0.00036865674,0.00041464504,0.00064826105,0.00090670283,0.00023944792,0.000055034303],"category_scores_gemma":[0.0035792629,0.00051010423,0.00006633244,0.0013570663,0.00015950298,0.0025243624,0.000090401096,0.0003715674,0.00018862991],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014442238,0.00076142146,0.0013152406,0.0010991592,0.0001861885,0.00006550364,0.021165961,0.023057487,0.45830345,0.4648322,0.000981571,0.02821738],"study_design_scores_gemma":[0.0008951657,0.00028960803,0.0014135716,0.00046640704,0.000053253734,0.000081248574,0.00032911843,0.90524876,0.07152152,0.019028796,0.000012404834,0.00066015514],"about_ca_topic_score_codex":0.00006436903,"about_ca_topic_score_gemma":0.0000042268853,"teacher_disagreement_score":0.88219124,"about_ca_system_score_codex":0.0002658146,"about_ca_system_score_gemma":0.0018907329,"threshold_uncertainty_score":0.99973506},"labels":[],"label_agreement":null},{"id":"W4242691277","doi":"10.1007/978-1-4020-6488-3_35","title":"Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-Chip Test Data Compression/Decompression","year":2008,"lang":"en","type":"book-chapter","venue":"Design, Automation, and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Compression (physics); Overhead (engineering); Computer science; Decompression; Test (biology); Embedded system; Chip; Compression ratio; Data compression; Test compression; Computer hardware; Engineering; Operating system; Materials science; Artificial intelligence; Telecommunications; Automatic test pattern generation; Electrical engineering; Medicine; Geology; Automotive engineering; Composite material; Surgery","score_opus":0.04238592642799162,"score_gpt":0.242673801311518,"score_spread":0.2002878748835264,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242691277","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00050445326,0.0019596862,0.97401917,0.00018358148,0.00033142784,0.0035185693,0.00056747877,0.0014511843,0.01746443],"genre_scores_gemma":[0.8976596,0.0018261572,0.059578586,0.0009425968,0.0017230478,0.00048839214,0.004728939,0.0006733697,0.03237931],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99654466,0.00011061069,0.0009694312,0.0014826038,0.00048315316,0.00040953927],"domain_scores_gemma":[0.99000424,0.0070701484,0.00089059095,0.001467972,0.00036431433,0.00020273296],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007298999,0.0006345044,0.00068432005,0.00038886856,0.00080177636,0.00042196782,0.0012039001,0.0003019578,0.0000065392405],"category_scores_gemma":[0.0015732576,0.000566415,0.000048339207,0.00021717665,0.00013266568,0.0008273477,0.00058104517,0.00039517804,0.00004694086],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037127662,0.0017345818,0.014097886,0.004897052,0.00013174777,0.00032489377,0.0024283992,0.002571694,0.08202092,0.032650873,0.05977739,0.79932743],"study_design_scores_gemma":[0.00095321593,0.00030564563,0.0043110964,0.002535428,0.000040278377,0.00017795518,0.000005801964,0.98277575,0.00027476734,0.00034481208,0.0075510517,0.0007242097],"about_ca_topic_score_codex":0.000028704852,"about_ca_topic_score_gemma":0.0000043481737,"teacher_disagreement_score":0.98020405,"about_ca_system_score_codex":0.000077552744,"about_ca_system_score_gemma":0.00018785137,"threshold_uncertainty_score":0.99967873},"labels":[],"label_agreement":null},{"id":"W4243308806","doi":"10.32920/ryerson.14660952","title":"Application Of Residue Codes For Error Detection In Mixed Signal Devices","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Adder; Computer science; Modulo; Residue (chemistry); Residue number system; Digital electronics; Electronic circuit; Error detection and correction; Electronic engineering; Mixed-signal integrated circuit; Algorithm; Computer hardware; Arithmetic; Integrated circuit; Mathematics; Electrical engineering; Engineering; Telecommunications","score_opus":0.03336020637837663,"score_gpt":0.28002973001090925,"score_spread":0.2466695236325326,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243308806","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08368652,0.00012038229,0.9153289,0.000086318425,0.00010685609,0.00029884363,0.0000027794686,0.00007671608,0.00029264388],"genre_scores_gemma":[0.97513217,0.0000028279333,0.024599057,0.00003755035,0.00004935411,0.00013383963,0.000018299559,0.0000064273213,0.00002045161],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885625,0.000056007353,0.00033813049,0.00046237154,0.00014251604,0.00014470212],"domain_scores_gemma":[0.99900746,0.00020469472,0.00022835631,0.00035759798,0.00017399808,0.000027881953],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040884299,0.00011800545,0.00023295429,0.0001403233,0.000041601535,0.00008660293,0.00051453477,0.00014150604,0.0000023178313],"category_scores_gemma":[0.00006564671,0.00011938597,0.00008207837,0.00024295742,0.000015795848,0.00012536146,0.00029341882,0.00015949777,0.0000010042291],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011861512,0.00011082668,0.0063229343,0.00082875445,0.000029860576,0.0000029601763,0.000552117,0.012834612,0.060543295,0.0036018034,0.000013846137,0.9151578],"study_design_scores_gemma":[0.00019255525,0.00003861537,0.030710423,0.00021174963,0.000012406175,0.0000041004914,0.0001582429,0.8219981,0.14053136,0.0058619096,0.000040383427,0.00024011615],"about_ca_topic_score_codex":0.0008248146,"about_ca_topic_score_gemma":0.004536388,"teacher_disagreement_score":0.9149177,"about_ca_system_score_codex":0.00004134349,"about_ca_system_score_gemma":0.00012365347,"threshold_uncertainty_score":0.48684186},"labels":[],"label_agreement":null},{"id":"W4243509556","doi":"10.1109/lpe.2002.1029518","title":"Low-leakage asymmetric-cell SRAM","year":2003,"lang":"en","type":"article","venue":"Proceedings of the International Symposium on Low Power Electronics and Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Computer science; Sense amplifier; Electronic engineering; Degradation (telecommunications); Latency (audio); Transistor; Electrical engineering; Computer hardware; Engineering; Semiconductor memory; Telecommunications","score_opus":0.008214495742209522,"score_gpt":0.20521458274762128,"score_spread":0.19700008700541174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243509556","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3859547,0.0015290482,0.21787784,0.005809801,0.0021002085,0.0011261146,0.0000071790864,0.00035100142,0.3852441],"genre_scores_gemma":[0.99741167,0.00007082547,0.0013905412,0.0005355858,0.00003045924,0.000009449179,2.4242905e-7,0.000013423444,0.0005378079],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985602,0.00001343384,0.00025158343,0.00036662698,0.0004889241,0.0003192598],"domain_scores_gemma":[0.9991759,0.00013981655,0.00022029947,0.00013550243,0.00025883148,0.00006964366],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005816571,0.00016720603,0.00014632699,0.000116916606,0.00013704639,0.00024224205,0.0010951224,0.00006186611,0.000006101749],"category_scores_gemma":[0.00016466262,0.00012819786,0.00009019392,0.00039250506,0.00003624172,0.0003031152,0.0001227164,0.00022935575,0.000007986349],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007819573,0.000470529,0.0015647783,0.00004335052,0.000070736045,0.0000023803452,0.0003811656,0.00035727175,0.26600525,0.7234822,0.0022679286,0.0053466046],"study_design_scores_gemma":[0.0007908831,0.00061223045,0.00031531134,0.00014187493,0.000016742628,0.000068927955,0.00003354529,0.018550457,0.94933516,0.024368916,0.005358091,0.00040784388],"about_ca_topic_score_codex":0.0000032868077,"about_ca_topic_score_gemma":1.7300995e-7,"teacher_disagreement_score":0.69911325,"about_ca_system_score_codex":0.000098173194,"about_ca_system_score_gemma":0.00007999839,"threshold_uncertainty_score":0.5227757},"labels":[],"label_agreement":null},{"id":"W4244146598","doi":"10.1109/cjece.2020.3015124","title":"Table of contents","year":2020,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Table (database); Information retrieval; Computer science; Database","score_opus":0.013664800257896506,"score_gpt":0.16333358050829064,"score_spread":0.14966878025039412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244146598","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03773095,0.0009921017,0.9605418,0.00052716746,0.00012294625,0.000019105253,5.3808884e-7,0.000010914134,0.00005447672],"genre_scores_gemma":[0.9952687,0.000005794946,0.0042541977,0.00032278226,0.00014248626,1.14289634e-7,8.646453e-8,0.0000035750022,0.0000022360434],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99945015,0.000007582388,0.00020120543,0.00007899651,0.000077372104,0.00018471351],"domain_scores_gemma":[0.9992698,0.000054965676,0.00006408916,0.00004682256,0.00008157164,0.00048278022],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000058032627,0.000062856096,0.00016313339,0.00010328256,0.00002633055,0.000049100934,0.00028690952,0.000022965156,0.0000017686434],"category_scores_gemma":[0.000068600246,0.00005746057,0.000037106667,0.00033997136,0.00000854794,0.00014933094,0.00001700627,0.00014275066,5.4330343e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000026880962,0.000048493257,0.041965257,0.00022394997,0.00028888686,0.001590095,0.002467079,0.04786118,0.014871879,0.07072806,0.005932475,0.81402],"study_design_scores_gemma":[0.00027389577,0.00032291075,0.006045425,0.00005724353,0.0000070567185,0.00023342884,0.000001947318,0.9885165,0.0008437074,0.000106421845,0.0034696853,0.0001217471],"about_ca_topic_score_codex":0.00009782519,"about_ca_topic_score_gemma":0.000009330323,"teacher_disagreement_score":0.9575378,"about_ca_system_score_codex":0.000011925322,"about_ca_system_score_gemma":0.000129267,"threshold_uncertainty_score":0.23431739},"labels":[],"label_agreement":null},{"id":"W4244770959","doi":"10.1109/test.1993.470619","title":"Fault location algorithms for repairable embedded RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Notation; Algorithm; Modular design; Word (group theory); Programming language; Fault (geology); Serial communication; Arithmetic; Parallel computing; Embedded system; Theoretical computer science; Computer hardware; Mathematics","score_opus":0.06057291357591013,"score_gpt":0.26525382785829227,"score_spread":0.20468091428238214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244770959","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00042477302,0.00012025391,0.98170257,0.00048658368,0.00016299421,0.00013139824,3.7413963e-7,0.00043558198,0.016535494],"genre_scores_gemma":[0.857098,0.000006185058,0.12773843,0.0010559929,0.00017579002,0.000038778,0.000003307666,0.000010130593,0.013873398],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99923307,0.000013127884,0.00014796747,0.0002668221,0.00011887803,0.00022013576],"domain_scores_gemma":[0.99937856,0.00008398664,0.0000438749,0.00031626993,0.00012212883,0.00005516969],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018077296,0.000073158364,0.00008243207,0.00004055403,0.0001378639,0.00011111435,0.00034295584,0.000035660134,0.000039146336],"category_scores_gemma":[0.00011205218,0.000064878215,0.00004416657,0.00030294387,0.000011519819,0.00035622122,0.000036465142,0.000043116557,0.000119438904],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.7731885e-8,0.00006773776,0.000111884976,0.000019419904,0.00000802391,0.000003097178,0.00044287287,0.0005286006,0.00048662606,0.018955184,0.016918857,0.96245766],"study_design_scores_gemma":[0.0001926291,0.000048202593,0.000053573258,0.000010994606,0.0000023096707,0.000010659227,0.00002825272,0.9920301,0.0010047695,0.0020839358,0.0044236965,0.00011088495],"about_ca_topic_score_codex":0.00002171642,"about_ca_topic_score_gemma":0.0000038544313,"teacher_disagreement_score":0.9915015,"about_ca_system_score_codex":0.000018210121,"about_ca_system_score_gemma":0.000011598802,"threshold_uncertainty_score":0.2645657},"labels":[],"label_agreement":null},{"id":"W4245588493","doi":"10.1109/tsp.2018.2839123","title":"IEEE Transactions on Signal Procesing Publication Information","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University; Queen's University Belfast; Mitsubishi Electric Research Laboratories","keywords":"Computer science; Signal processing; Speech recognition; Telecommunications","score_opus":0.0270076096818361,"score_gpt":0.25415090019481534,"score_spread":0.22714329051297924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245588493","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022722343,0.000017877104,0.9929884,0.00055296574,0.00034259172,0.0002744025,0.000008998065,0.000746734,0.0027958076],"genre_scores_gemma":[0.9944626,0.000003651187,0.003877389,0.0011996942,0.0001696591,0.00006892009,0.0000033128433,0.000025841493,0.00018893907],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975208,0.00007953173,0.0006146389,0.0005330068,0.00070439995,0.0005476276],"domain_scores_gemma":[0.99829453,0.00013100891,0.0002986073,0.00033993466,0.0007294452,0.00020647055],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00045604075,0.00032984227,0.00023217993,0.00064493483,0.0016655085,0.0010261815,0.0006353203,0.00017186913,0.00012963105],"category_scores_gemma":[0.0000072579337,0.00032937643,0.00013734713,0.0015837969,0.00014317263,0.005104033,8.5629625e-7,0.000554257,0.00039478907],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008151788,0.00018219226,0.000002761153,0.00006772934,0.00001842447,0.0000016491962,0.0015929013,0.009789669,0.0044239336,0.00005505784,0.00006755529,0.98379],"study_design_scores_gemma":[0.0006782868,0.0005923974,0.000037158192,0.00041688894,0.000051352803,0.00008277522,0.000195239,0.7359191,0.26003787,0.0005740895,0.00077193667,0.0006429023],"about_ca_topic_score_codex":0.000019306051,"about_ca_topic_score_gemma":0.000011220905,"teacher_disagreement_score":0.99219036,"about_ca_system_score_codex":0.0001815849,"about_ca_system_score_gemma":0.00038454155,"threshold_uncertainty_score":0.99991584},"labels":[],"label_agreement":null},{"id":"W4246053076","doi":"10.1109/dac.2001.935505","title":"On optimum switch box designs for 2-D FPGAs","year":2002,"lang":"en","type":"article","venue":"Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Lethbridge; University of Victoria","funders":"","keywords":"Routing (electronic design automation); Field-programmable gate array; Computer science; Topology (electrical circuits); Network topology; Network switch; Embedded system; Electrical engineering; Computer network; Engineering","score_opus":0.09769831982200068,"score_gpt":0.25716711033940975,"score_spread":0.1594687905174091,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246053076","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05188629,0.000017823344,0.93758667,0.0016607228,0.00075224653,0.0014085583,0.000008087891,0.00068848545,0.005991142],"genre_scores_gemma":[0.881338,0.00001805487,0.11629557,0.0005663763,0.00016000107,0.00019690624,0.000001444414,0.000039201463,0.0013844328],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971571,0.000047934755,0.0006936452,0.000744612,0.000699647,0.0006570513],"domain_scores_gemma":[0.99650663,0.00062227936,0.0007707329,0.00045480748,0.0014702352,0.000175335],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010542755,0.00041052836,0.0004452563,0.00025130057,0.000489295,0.0005083663,0.0023401189,0.00018920745,0.000057323585],"category_scores_gemma":[0.0013245968,0.00033195072,0.0002226195,0.00075043814,0.0001257708,0.0011348277,0.00013926736,0.00023782805,0.00014989595],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018032732,0.00067056966,0.00064489513,0.000783902,0.0001556657,0.0000030311207,0.0065875202,0.0031816976,0.6792958,0.15912141,0.053726465,0.09581101],"study_design_scores_gemma":[0.000595694,0.0002976098,0.00023644597,0.00038354265,0.000035243003,0.000018317123,0.00005077344,0.90208733,0.08080319,0.014974818,0.00010643082,0.00041059806],"about_ca_topic_score_codex":0.000012705963,"about_ca_topic_score_gemma":6.258879e-7,"teacher_disagreement_score":0.89890563,"about_ca_system_score_codex":0.00013915003,"about_ca_system_score_gemma":0.00014996836,"threshold_uncertainty_score":0.9999133},"labels":[],"label_agreement":null},{"id":"W4246422893","doi":"10.1109/iccad.2015.7372655","title":"Reducing post-silicon coverage monitoring overhead with emulation and Bayesian feature selection","year":2015,"lang":"en","type":"article","venue":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Emulation; Metric (unit); Overhead (engineering); Bayesian probability; Set (abstract data type); Data mining; Coverage probability; Algorithm; Artificial intelligence; Engineering; Statistics; Mathematics","score_opus":0.08073843140237887,"score_gpt":0.30016361835205957,"score_spread":0.21942518694968072,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246422893","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07401767,0.00004618391,0.920801,0.0018036434,0.001535905,0.0003207866,0.0000058060614,0.00034100987,0.0011280266],"genre_scores_gemma":[0.93596727,0.000016258926,0.062594295,0.00025760927,0.00082640134,0.000019267727,0.000017433515,0.00002875228,0.0002726977],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99718094,0.00023186786,0.00038239858,0.00090261217,0.00087041955,0.00043178457],"domain_scores_gemma":[0.99750084,0.00029252883,0.0003216141,0.00051723624,0.0010464452,0.00032136822],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006144272,0.0003999438,0.00032845538,0.00037080445,0.00023344188,0.0009033838,0.00105424,0.00017476482,0.000010614748],"category_scores_gemma":[0.00018017273,0.00037232085,0.000059388913,0.00036795868,0.000056377205,0.0013672248,0.00019347998,0.0004852571,0.000035478082],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025940756,0.00054411293,0.02775815,0.00010059586,0.0004897622,0.000318367,0.005791129,0.11416778,0.060652606,0.07048613,0.007203146,0.71222883],"study_design_scores_gemma":[0.0015009932,0.0012464983,0.009231597,0.0005424276,0.00002064104,0.00033265565,0.00007254216,0.9715769,0.006830728,0.007818923,0.00016098682,0.0006650547],"about_ca_topic_score_codex":0.00016355426,"about_ca_topic_score_gemma":0.000011529665,"teacher_disagreement_score":0.8619496,"about_ca_system_score_codex":0.00031750722,"about_ca_system_score_gemma":0.00039564804,"threshold_uncertainty_score":0.99987286},"labels":[],"label_agreement":null},{"id":"W4248062608","doi":"10.32920/ryerson.14661957","title":"Error locating: degree constraints","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; Toronto Metropolitan University","funders":"","keywords":"Degree (music); Graph; Computer science; Representation (politics); Algorithm; Mathematics; Theoretical computer science","score_opus":0.10856966705999489,"score_gpt":0.291768635109581,"score_spread":0.18319896804958613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4248062608","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0043982724,0.00021518768,0.88549745,0.0005025236,0.0007812988,0.00010430477,0.0000019384986,0.00048669192,0.108012326],"genre_scores_gemma":[0.9510543,0.000005516375,0.047556434,0.0006454912,0.00012558003,0.000011782293,0.00001811031,0.000011504338,0.00057131215],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982285,0.0000702698,0.0003148221,0.00076927914,0.00028102507,0.00033608952],"domain_scores_gemma":[0.9984117,0.00012682614,0.00015275057,0.0010065694,0.00016956513,0.00013257634],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030185882,0.00023322375,0.00028882665,0.00007902462,0.000100260484,0.0005807716,0.0014802248,0.00021481265,0.00017427052],"category_scores_gemma":[0.00021915957,0.00022524441,0.0001228226,0.00019216529,0.00008739417,0.00014256244,0.0019618564,0.0006433773,0.00007453361],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.968299e-8,0.000056298748,0.0012413259,0.00012475514,0.000046556783,0.00024597405,0.00066524005,0.00042292906,0.00031237325,0.018919438,0.0007359498,0.9772291],"study_design_scores_gemma":[0.0011079776,0.00011986977,0.01607573,0.0029959118,0.00010963598,0.0011561947,0.00215393,0.9380271,0.00647399,0.025095118,0.0019872526,0.0046973024],"about_ca_topic_score_codex":0.00011085028,"about_ca_topic_score_gemma":0.00003938646,"teacher_disagreement_score":0.97253186,"about_ca_system_score_codex":0.00004302997,"about_ca_system_score_gemma":0.00057288865,"threshold_uncertainty_score":0.9185201},"labels":[],"label_agreement":null},{"id":"W4248493726","doi":"10.1109/ishls.1994.302335","title":"Concurrent testing in high level synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Idle; Control flow graph; Data flow diagram; Graph; Signal-flow graph; Automatic test pattern generation; Parallel computing; Test data; Signature (topology); Data-flow analysis; Algorithm; Electronic circuit; Theoretical computer science; Programming language; Mathematics; Engineering; Operating system; Database","score_opus":0.15732788935497025,"score_gpt":0.2430599042369667,"score_spread":0.08573201488199644,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4248493726","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.124144465,0.0002753359,0.77385646,0.0016962978,0.0005006722,0.00014869169,0.0000024176832,0.00073674903,0.09863893],"genre_scores_gemma":[0.9926062,0.000002057128,0.0068981578,0.00017923748,0.00003700214,0.000006700205,8.612084e-8,0.0000038102503,0.00026671376],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99919385,0.0000289694,0.00016781186,0.00023740772,0.00013014063,0.00024181773],"domain_scores_gemma":[0.9991838,0.00050042145,0.000036790225,0.00019637865,0.000030865835,0.000051789746],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016049073,0.000079350364,0.00010554276,0.00008156098,0.000058171165,0.00007824416,0.00042334106,0.000024172487,0.00008048169],"category_scores_gemma":[0.0005401251,0.0000704658,0.00002036576,0.00045967134,0.000014806492,0.00022598627,0.00009153126,0.000084502564,0.00016806799],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.3893985e-9,0.000034818226,0.015944753,0.000004708374,0.0000013339055,0.000022034716,0.000087542496,0.000051269217,0.00028089172,0.010476715,0.00025265344,0.9728433],"study_design_scores_gemma":[0.00030049402,0.000040133637,0.08366043,0.00016881501,0.0000038311946,0.00005321653,0.00003186553,0.9111912,0.0022295578,0.0014825489,0.00040679998,0.00043108902],"about_ca_topic_score_codex":0.00018770195,"about_ca_topic_score_gemma":0.000021816546,"teacher_disagreement_score":0.97241217,"about_ca_system_score_codex":0.000026602254,"about_ca_system_score_gemma":0.000010067052,"threshold_uncertainty_score":0.2873512},"labels":[],"label_agreement":null},{"id":"W4249049220","doi":"10.1109/eurdac.1995.527408","title":"Quality considerations in delay fault testing","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Reliability engineering; Computer science; Very-large-scale integration; Quality (philosophy); Fault (geology); Spice; Test (biology); Electronic engineering; Embedded system; Engineering","score_opus":0.1509609129066438,"score_gpt":0.3026612094866335,"score_spread":0.1517002965799897,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249049220","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09650711,0.00012295696,0.60545194,0.002097704,0.000121465884,0.000109022374,7.099412e-7,0.00054672477,0.2950424],"genre_scores_gemma":[0.97038007,5.3526617e-7,0.028492613,0.00081843603,0.000021983702,0.000003384459,1.57335e-7,0.0000022550355,0.00028057554],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999222,0.000056290795,0.0002250136,0.00020312957,0.000111456735,0.00018209974],"domain_scores_gemma":[0.9990417,0.00060064555,0.00003860606,0.00021688544,0.000056725712,0.000045436584],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027977233,0.00005975922,0.000083089515,0.000058882095,0.00011249753,0.00011816985,0.00016794591,0.000024855844,0.000082752595],"category_scores_gemma":[0.00095739367,0.000055528366,0.00001821189,0.00036142816,0.00001579703,0.00030865413,0.000055189706,0.00009248056,0.00010485425],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.6350539e-8,0.00018878869,0.19301024,0.0000137960815,0.00000636748,0.00016774176,0.0019974958,0.0020944395,0.0035755767,0.37804684,0.002303431,0.41859525],"study_design_scores_gemma":[0.0003525495,0.000029174336,0.053221017,0.000029056539,0.0000012080649,0.00012920634,0.00006495915,0.9186982,0.00033327617,0.026578404,0.00024502198,0.00031795507],"about_ca_topic_score_codex":0.00022903834,"about_ca_topic_score_gemma":0.00018374824,"teacher_disagreement_score":0.91660374,"about_ca_system_score_codex":0.000017901282,"about_ca_system_score_gemma":0.000016089176,"threshold_uncertainty_score":0.2264381},"labels":[],"label_agreement":null},{"id":"W4249659896","doi":"10.32920/ryerson.14651967","title":"Designing of an algebraic signature analyzer for mixed-signal systems and testing","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Computer science; Logic analyzer; SIGNAL (programming language); Property (philosophy); Algebraic number; Computer engineering; Algorithm; Cryptography; Theoretical computer science; Electronic circuit; Simple (philosophy); Computer hardware; Mathematics; Engineering","score_opus":0.04143654287555854,"score_gpt":0.2598654539357702,"score_spread":0.21842891106021167,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249659896","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0691389,0.0018085942,0.9275894,0.000027295879,0.00036810507,0.00037268017,0.000008188896,0.00021389924,0.0004729327],"genre_scores_gemma":[0.84106535,0.0000031229588,0.1585695,0.00004984976,0.00017705638,0.000037110225,0.0000254677,0.000021284972,0.00005128692],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976507,0.00016713708,0.00054151675,0.0009553684,0.00030878736,0.00037650287],"domain_scores_gemma":[0.99739844,0.0008678232,0.00041670076,0.0006197014,0.0005373925,0.00015993416],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00095599366,0.00031758766,0.00059452496,0.00020546881,0.00016446594,0.0006700812,0.00088589767,0.00031589819,0.0000032122575],"category_scores_gemma":[0.0003617851,0.00029718605,0.00012436675,0.00038202936,0.000045101035,0.0003613401,0.00076209765,0.00045489808,3.3787092e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002191816,0.00035650432,0.011511297,0.0070421644,0.00066831766,0.00027651712,0.0033980273,0.080660656,0.23348562,0.023739727,0.00049048086,0.6383685],"study_design_scores_gemma":[0.0002483839,0.00013092905,0.0012507229,0.0012026002,0.00007233845,0.00008940194,0.0004026253,0.98544216,0.00802727,0.0025739863,0.000010640049,0.0005489419],"about_ca_topic_score_codex":0.00020172998,"about_ca_topic_score_gemma":0.000017523767,"teacher_disagreement_score":0.9047815,"about_ca_system_score_codex":0.00003037043,"about_ca_system_score_gemma":0.00032734658,"threshold_uncertainty_score":0.999948},"labels":[],"label_agreement":null},{"id":"W4249696243","doi":"10.1109/date.2003.1253696","title":"Delay fault testing of core-based systems-on-a-chip","year":2003,"lang":"en","type":"article","venue":"2003 Design, Automation and Test in Europe Conference and Exhibition","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Automatic test pattern generation; Computer science; Modular design; Fault coverage; Embedded system; System on a chip; Chip; System testing; Core (optical fiber); Reliability engineering; Engineering; Operating system","score_opus":0.07171636109265582,"score_gpt":0.25240612388767,"score_spread":0.18068976279501414,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249696243","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21520469,0.00016026224,0.7804524,0.000056416426,0.00012595896,0.00044711307,0.0000398582,0.00021772928,0.0032955997],"genre_scores_gemma":[0.9951181,0.000017024478,0.0046511847,0.00013857603,0.000008760951,0.000011444518,0.000033464763,0.00000624824,0.000015186404],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99886596,0.00018377737,0.0003257971,0.00028501602,0.00016067468,0.00017878095],"domain_scores_gemma":[0.998635,0.00056028744,0.00017482243,0.00016859698,0.00039419523,0.00006713015],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005300491,0.00013992874,0.00017043512,0.00014658782,0.00011011957,0.00014414475,0.0001046571,0.00005267897,0.0000046369755],"category_scores_gemma":[0.0020317535,0.000129627,0.000009469093,0.00085279933,0.000052406223,0.00024470402,0.000013992145,0.00010010277,0.000012361818],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011749637,0.0016682005,0.13428734,0.0011724569,0.00003266592,0.00030583848,0.0020096223,0.02115288,0.1515872,0.46082014,0.002985098,0.2239668],"study_design_scores_gemma":[0.00085822033,0.0005211232,0.020768562,0.00070015533,0.000009018095,0.000084100604,0.000044744327,0.97058564,0.0048448504,0.0010000129,0.00027021932,0.00031335655],"about_ca_topic_score_codex":0.000024426608,"about_ca_topic_score_gemma":0.0000023269788,"teacher_disagreement_score":0.94943273,"about_ca_system_score_codex":0.000013382193,"about_ca_system_score_gemma":0.0001347902,"threshold_uncertainty_score":0.5286036},"labels":[],"label_agreement":null},{"id":"W4249958438","doi":"10.1109/lpe.2000.876774","title":"High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies","year":2002,"lang":"en","type":"article","venue":"ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Computer science; Logic gate; Pass transistor logic; Electronic engineering; Logic synthesis; Computer architecture; Electrical engineering; Engineering; Transistor; Voltage","score_opus":0.00953221977719049,"score_gpt":0.21372013025405398,"score_spread":0.2041879104768635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249958438","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89135665,0.002685442,0.05958754,0.026659656,0.0015575583,0.0032572679,0.00010124228,0.0013787323,0.013415905],"genre_scores_gemma":[0.9892179,0.0007756249,0.008066053,0.0004450628,0.00007847776,0.00006159921,0.0000033084452,0.000037925245,0.0013140939],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99740607,0.00001802568,0.00051886303,0.00082450255,0.00056940503,0.0006631365],"domain_scores_gemma":[0.9983857,0.00023151858,0.00043305347,0.00028744477,0.0005736492,0.0000885899],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004973962,0.00041519836,0.0004005602,0.00022313444,0.00035764722,0.00043943955,0.0016793146,0.00021838826,0.000023333607],"category_scores_gemma":[0.00027071868,0.00032349903,0.00015369136,0.00035909025,0.00022498482,0.00059156277,0.00035229806,0.00028651106,0.000016441816],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009339082,0.00086372485,0.0016154743,0.00021139979,0.00041540436,0.000007456126,0.0012402559,0.00052960473,0.6462209,0.30745447,0.009043349,0.032304585],"study_design_scores_gemma":[0.00297452,0.0027202242,0.0008104882,0.0006156545,0.000098192024,0.00024019332,0.00019168526,0.85813695,0.054139007,0.07480947,0.0038134176,0.0014502036],"about_ca_topic_score_codex":0.00001695968,"about_ca_topic_score_gemma":0.0000024594208,"teacher_disagreement_score":0.85760736,"about_ca_system_score_codex":0.00028627785,"about_ca_system_score_gemma":0.00007486725,"threshold_uncertainty_score":0.9999217},"labels":[],"label_agreement":null},{"id":"W4249979638","doi":"10.32920/ryerson.14660952.v1","title":"Application Of Residue Codes For Error Detection In Mixed Signal Devices","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Adder; Computer science; Modulo; Digital electronics; Residue number system; Residue (chemistry); Electronic circuit; Error detection and correction; Electronic engineering; Computer hardware; Arithmetic; Algorithm; Mathematics; Electrical engineering; Engineering; Telecommunications","score_opus":0.03336020637837663,"score_gpt":0.28002973001090925,"score_spread":0.2466695236325326,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249979638","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08368652,0.00012038229,0.9153289,0.000086318425,0.00010685609,0.00029884363,0.0000027794686,0.00007671608,0.00029264388],"genre_scores_gemma":[0.97513217,0.0000028279333,0.024599057,0.00003755035,0.00004935411,0.00013383963,0.000018299559,0.0000064273213,0.00002045161],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885625,0.000056007353,0.00033813049,0.00046237154,0.00014251604,0.00014470212],"domain_scores_gemma":[0.99900746,0.00020469472,0.00022835631,0.00035759798,0.00017399808,0.000027881953],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040884299,0.00011800545,0.00023295429,0.0001403233,0.000041601535,0.00008660293,0.00051453477,0.00014150604,0.0000023178313],"category_scores_gemma":[0.00006564671,0.00011938597,0.00008207837,0.00024295742,0.000015795848,0.00012536146,0.00029341882,0.00015949777,0.0000010042291],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011861512,0.00011082668,0.0063229343,0.00082875445,0.000029860576,0.0000029601763,0.000552117,0.012834612,0.060543295,0.0036018034,0.000013846137,0.9151578],"study_design_scores_gemma":[0.00019255525,0.00003861537,0.030710423,0.00021174963,0.000012406175,0.0000041004914,0.0001582429,0.8219981,0.14053136,0.0058619096,0.000040383427,0.00024011615],"about_ca_topic_score_codex":0.0008248146,"about_ca_topic_score_gemma":0.004536388,"teacher_disagreement_score":0.9149177,"about_ca_system_score_codex":0.00004134349,"about_ca_system_score_gemma":0.00012365347,"threshold_uncertainty_score":0.48684186},"labels":[],"label_agreement":null},{"id":"W4250037017","doi":"10.32920/ryerson.14654679.v1","title":"Mixed signal testing system technique with algebraic signature analyzer without carry propagation","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Computer science; Carry (investment); Logic analyzer; Radix (gastropod); SIGNAL (programming language); Algebraic number; Algorithm; Coding (social sciences); Arithmetic; Computer hardware; Computer engineering; Theoretical computer science; Mathematics; Statistics","score_opus":0.027418445665447086,"score_gpt":0.22340083979695796,"score_spread":0.19598239413151086,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250037017","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020835038,0.00024506275,0.9694121,0.00010496836,0.00024731728,0.0009425402,0.0000037881782,0.0018566812,0.0063525313],"genre_scores_gemma":[0.8511204,7.689822e-7,0.14811319,0.0000855344,0.00022149841,0.00022782997,0.000043103333,0.000044224525,0.00014341627],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99630046,0.00029491284,0.0005898153,0.0014974169,0.0007700007,0.00054737896],"domain_scores_gemma":[0.99697936,0.00020518503,0.00056452525,0.0011724647,0.0008916204,0.00018686743],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00081283896,0.0005806218,0.00068218133,0.0003122777,0.00028276563,0.00097375404,0.0013898925,0.0005150293,0.000009761026],"category_scores_gemma":[0.00013580994,0.00045875247,0.00015435205,0.0011749667,0.000061270795,0.0004277886,0.0010683626,0.0014335673,0.0000071792833],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009380337,0.00075722527,0.109087855,0.015972892,0.0017508494,0.006070499,0.004308715,0.085996546,0.3029243,0.048952445,0.0009502323,0.42321905],"study_design_scores_gemma":[0.00048869854,0.00024037741,0.0046626045,0.0094397385,0.00021770464,0.0013244778,0.00066377595,0.92505294,0.05492464,0.0007257713,0.000018532028,0.0022407384],"about_ca_topic_score_codex":0.0003134296,"about_ca_topic_score_gemma":0.00008230002,"teacher_disagreement_score":0.8390564,"about_ca_system_score_codex":0.00025645437,"about_ca_system_score_gemma":0.0010785591,"threshold_uncertainty_score":0.99978644},"labels":[],"label_agreement":null},{"id":"W4251954744","doi":"10.1109/dac.1990.114927","title":"Chortle: a technology mapping program for lookup table-based field programmable gate arrays","year":2002,"lang":"en","type":"article","venue":"27th ACM/IEEE Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":88,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Computer science; Combinational logic; Table (database); Boolean function; Function (biology); Truth table; Logic synthesis; Algorithm; Logic gate; Theoretical computer science; Parallel computing; Data mining; Programming language","score_opus":0.09718467946465961,"score_gpt":0.2815929967923899,"score_spread":0.1844083173277303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251954744","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0015233274,0.00008664652,0.9905543,0.0022308994,0.00027766786,0.0017422218,0.0000033608587,0.0027787932,0.0008028183],"genre_scores_gemma":[0.6666368,0.000005752621,0.33164304,0.00037158345,0.000062769264,0.0010691254,0.000007762156,0.000019195466,0.00018393896],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976013,0.00008956806,0.0005059741,0.00070993573,0.00032410314,0.00076913147],"domain_scores_gemma":[0.9977024,0.00044270238,0.00032325793,0.000935884,0.0004527467,0.00014299677],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005416717,0.00030073835,0.00032752356,0.00039526672,0.0003829751,0.00070706796,0.0015171429,0.00022857035,0.00006854248],"category_scores_gemma":[0.0008270323,0.00030325967,0.000085885076,0.0013727709,0.000074754884,0.00061771576,0.00008424849,0.00025284637,0.00009062012],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013846469,0.000195621,0.00031161308,0.00012363524,0.000023899544,0.000013776795,0.00027073736,0.0012579327,0.0059078294,0.0065236688,0.0020215583,0.98334837],"study_design_scores_gemma":[0.0006597471,0.00043376128,0.000050898845,0.0001849715,0.000013248446,0.000020513162,0.000028796248,0.97196,0.015856331,0.006738733,0.0036703455,0.00038262925],"about_ca_topic_score_codex":0.000011984446,"about_ca_topic_score_gemma":0.0000039297483,"teacher_disagreement_score":0.9829657,"about_ca_system_score_codex":0.00006599935,"about_ca_system_score_gemma":0.00021856726,"threshold_uncertainty_score":0.99994195},"labels":[],"label_agreement":null},{"id":"W4252048528","doi":"10.1109/date.2008.4484892","title":"On Automated Trigger Event Generation in Post-Silicon Validation","year":2008,"lang":"en","type":"article","venue":"2008 Design, Automation and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Event (particle physics); Computer science; Set (abstract data type); State (computer science); Software bug; Embedded system; Real-time computing; Chip; Instruction set; Computer hardware; Software; Programming language","score_opus":0.04077090791037222,"score_gpt":0.2540600839340904,"score_spread":0.2132891760237182,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252048528","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9251234,0.00008363582,0.07255262,0.00041183917,0.00012647128,0.0003512076,0.0000016684033,0.0007093431,0.00063982524],"genre_scores_gemma":[0.9977059,0.000053430715,0.0016578303,0.00038062237,0.000033677392,0.000015838914,0.00002565887,0.000012148947,0.000114934184],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99855566,0.00026728035,0.0003920504,0.00035122028,0.00022389423,0.00020987132],"domain_scores_gemma":[0.99915045,0.00033163172,0.00012307779,0.00021081028,0.0001271813,0.000056857232],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004872506,0.0001477538,0.00014809777,0.00037714475,0.0001366299,0.000090187306,0.00017754262,0.000061031173,0.000012552845],"category_scores_gemma":[0.00088730245,0.00014326833,0.000018348523,0.0009496252,0.00002476969,0.0005408856,0.000029516417,0.000118684635,0.00009395761],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013351777,0.0030315698,0.080265895,0.00010991235,0.000027533471,0.0012463662,0.01305382,0.15252502,0.255669,0.016682211,0.0111104855,0.46626484],"study_design_scores_gemma":[0.0005036315,0.0001416163,0.20412973,0.0000324351,0.0000013936008,0.00006750806,0.000002691163,0.7915611,0.0032728533,0.000063214735,0.00007347635,0.00015030733],"about_ca_topic_score_codex":0.000041107913,"about_ca_topic_score_gemma":0.000009994499,"teacher_disagreement_score":0.6390361,"about_ca_system_score_codex":0.000059172555,"about_ca_system_score_gemma":0.000104660096,"threshold_uncertainty_score":0.5842313},"labels":[],"label_agreement":null},{"id":"W4252448601","doi":"10.1145/505340.505341","title":"Term ordering problem on MDG","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Rewriting; Computer science; Term (time); Binary decision diagram; Representation (politics); State (computer science); Theoretical computer science; Algorithm; Function (biology); Range (aeronautics); Programming language","score_opus":0.03550860151693333,"score_gpt":0.21769414425739705,"score_spread":0.18218554274046372,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252448601","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015799256,0.000046528898,0.36267954,0.0012496543,0.00012897239,0.00007863853,1.1665946e-7,0.0006699603,0.61934733],"genre_scores_gemma":[0.99067116,0.0000028132695,0.006030997,0.0005810017,0.00004598602,0.000002920991,9.425021e-8,0.000003820227,0.0026612254],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99943745,0.000008417922,0.00008326627,0.00018825762,0.00010689045,0.00017573031],"domain_scores_gemma":[0.9996685,0.000031694773,0.000019733947,0.00022127449,0.000014160739,0.00004463362],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000057477813,0.000060596365,0.00005358889,0.00004046212,0.00008184508,0.00009904209,0.00034473155,0.000016928185,0.00010353434],"category_scores_gemma":[0.000013368139,0.00004941872,0.000021950542,0.00017045026,0.00000813705,0.00017405768,0.000061785475,0.00006200893,0.0004222317],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.2176422e-8,0.00004567863,0.0020017787,0.000007426043,0.0000031207496,0.00002147633,0.00029933557,0.00008770833,0.0010381717,0.048408665,0.001587529,0.9464991],"study_design_scores_gemma":[0.0011108684,0.0005841487,0.014159334,0.00029835463,0.000007770424,0.00019799672,0.00005067984,0.9336473,0.0085567795,0.014032562,0.025980482,0.0013737269],"about_ca_topic_score_codex":0.000007253971,"about_ca_topic_score_gemma":0.000002391279,"teacher_disagreement_score":0.9748719,"about_ca_system_score_codex":0.000010488911,"about_ca_system_score_gemma":0.0000034310353,"threshold_uncertainty_score":0.5427075},"labels":[],"label_agreement":null},{"id":"W4253111545","doi":"10.1109/iccad.2015.7372654","title":"On-chip generation of uniformly distributed constrained-random stimuli for post-silicon validation","year":2015,"lang":"en","type":"article","venue":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Observability; Reuse; Computer science; Controllability; Chip; Silicon; Silicon chip; System on a chip; Embedded system; Distributed computing; Engineering; Mathematics; Telecommunications; Materials science","score_opus":0.21070800344640697,"score_gpt":0.33471159552160795,"score_spread":0.12400359207520098,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253111545","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02922711,0.0000147074725,0.9648476,0.001860633,0.0020961277,0.000737936,0.00020428696,0.00021104419,0.00080051064],"genre_scores_gemma":[0.9589613,0.0000058635783,0.039224718,0.0005660973,0.00054957677,0.00006114989,0.00051857706,0.000024087158,0.00008860402],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99678606,0.00028368423,0.00084037473,0.0007710095,0.0009011576,0.000417699],"domain_scores_gemma":[0.9949297,0.0011211836,0.0005897716,0.0007479026,0.0023334033,0.0002780633],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012148767,0.0004038064,0.00046811573,0.00038337734,0.00015576345,0.0004183104,0.0018437947,0.00017563989,0.000030240952],"category_scores_gemma":[0.0010775602,0.00038558478,0.0001724027,0.0002947384,0.000112721835,0.0007265955,0.00015201097,0.00025644436,0.000074943804],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030438317,0.0010322888,0.00033294593,0.00006977519,0.00037347173,0.00004449487,0.0011276936,0.14775352,0.065115,0.6214035,0.026985945,0.135457],"study_design_scores_gemma":[0.0034966534,0.0016030626,0.00014861714,0.0001662344,0.00002169409,0.00003227704,0.000031843952,0.94464946,0.023445854,0.02580444,0.00016319119,0.0004366791],"about_ca_topic_score_codex":0.00005381023,"about_ca_topic_score_gemma":0.0000071629174,"teacher_disagreement_score":0.92973423,"about_ca_system_score_codex":0.00020075607,"about_ca_system_score_gemma":0.0006396018,"threshold_uncertainty_score":0.99985963},"labels":[],"label_agreement":null},{"id":"W4253479099","doi":"10.1145/611851.611868","title":"Testing for bit error rate in FPGA communication interfaces","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Bit error rate; Computer science; Additive white Gaussian noise; Field-programmable gate array; Communications system; Scheme (mathematics); Speedup; Channel (broadcasting); Software; Embedded system; Computer hardware; Parallel computing; Telecommunications","score_opus":0.08144489204242937,"score_gpt":0.29596564012781995,"score_spread":0.21452074808539057,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253479099","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1836359,0.00019494796,0.7762496,0.00069347833,0.00010552349,0.00024658788,4.6800892e-7,0.0002526034,0.038620897],"genre_scores_gemma":[0.9494172,8.061401e-7,0.050130762,0.00022098448,0.0000055073415,0.000016484131,5.928433e-7,0.0000041023222,0.00020359531],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99936044,0.00007912315,0.00017126731,0.00016865596,0.000045986628,0.0001745043],"domain_scores_gemma":[0.9990104,0.00054565974,0.00005546128,0.0003012238,0.000060395392,0.000026875648],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006601359,0.00006426974,0.00008204234,0.000066803426,0.000095545016,0.00009636348,0.00045817145,0.000023034996,0.0000048545676],"category_scores_gemma":[0.00076393294,0.00005812927,0.000016443757,0.00035385706,0.000015576883,0.00029786568,0.000060595812,0.0000677735,0.000013135002],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.420645e-7,0.00019159185,0.06983357,0.00007437673,0.000014069781,0.0000062408135,0.002309238,0.0017996535,0.03908849,0.21601304,0.0008935828,0.66977566],"study_design_scores_gemma":[0.0018358649,0.0003292348,0.043812986,0.00046054646,0.000009722359,0.000038987146,0.0008296732,0.7862811,0.07155636,0.08942181,0.0044720965,0.0009515836],"about_ca_topic_score_codex":0.000054921355,"about_ca_topic_score_gemma":0.00007724956,"teacher_disagreement_score":0.78448147,"about_ca_system_score_codex":0.0000202336,"about_ca_system_score_gemma":0.000034255427,"threshold_uncertainty_score":0.23704429},"labels":[],"label_agreement":null},{"id":"W4253889669","doi":"10.1109/iccad.2017.8203766","title":"An automated SAT-based method for the design of on-chip bit-flip detectors","year":2017,"lang":"en","type":"article","venue":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Pruning; Detector; Bit (key); Computer hardware; Chip; Flip chip; 8-bit; Computer engineering; Algorithm; Parallel computing","score_opus":0.2204056047715306,"score_gpt":0.39432137075876855,"score_spread":0.17391576598723796,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253889669","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022350878,0.000012431459,0.9919392,0.0015072902,0.0024084758,0.00088715064,0.000038011713,0.0005441157,0.00042822957],"genre_scores_gemma":[0.68480873,0.0000057219086,0.31401953,0.0006200405,0.0003628278,0.000088573,0.000010875436,0.00003094118,0.00005274898],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9960948,0.0006330572,0.0007244132,0.001050646,0.0009112297,0.0005858375],"domain_scores_gemma":[0.9907139,0.0042304555,0.00107234,0.0028251018,0.00093278504,0.00022544543],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.0024341121,0.00051849073,0.0005403414,0.0003876367,0.0009963465,0.0013050648,0.008854404,0.0002019973,0.00002949808],"category_scores_gemma":[0.0010367691,0.000405388,0.00025445188,0.00016108702,0.00021365662,0.00070908654,0.00026532053,0.00039774238,0.00007475013],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002169904,0.0009530938,0.000641887,0.000071255025,0.00057897205,0.00009942766,0.000731224,0.26305953,0.07681609,0.10566036,0.007882882,0.5432883],"study_design_scores_gemma":[0.0011679056,0.0012232742,0.0029442098,0.00026968625,0.000029604851,0.000018796503,0.000009811089,0.9589071,0.027094426,0.0077873464,0.000095323216,0.00045247853],"about_ca_topic_score_codex":0.00015331499,"about_ca_topic_score_gemma":0.000012015746,"teacher_disagreement_score":0.69584763,"about_ca_system_score_codex":0.000117933574,"about_ca_system_score_gemma":0.00054813613,"threshold_uncertainty_score":0.9998398},"labels":[],"label_agreement":null},{"id":"W4254635952","doi":"10.32920/ryerson.14651967.v1","title":"Designing of an algebraic signature analyzer for mixed-signal systems and testing","year":2021,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Computer science; Logic analyzer; SIGNAL (programming language); Property (philosophy); Algebraic number; Computer engineering; Algorithm; Mixed-signal integrated circuit; Theoretical computer science; Simple (philosophy); Electronic circuit; Computer hardware; Integrated circuit; Mathematics; Engineering","score_opus":0.04143654287555854,"score_gpt":0.2598654539357702,"score_spread":0.21842891106021167,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254635952","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0691389,0.0018085942,0.9275894,0.000027295879,0.00036810507,0.00037268017,0.000008188896,0.00021389924,0.0004729327],"genre_scores_gemma":[0.84106535,0.0000031229588,0.1585695,0.00004984976,0.00017705638,0.000037110225,0.0000254677,0.000021284972,0.00005128692],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976507,0.00016713708,0.00054151675,0.0009553684,0.00030878736,0.00037650287],"domain_scores_gemma":[0.99739844,0.0008678232,0.00041670076,0.0006197014,0.0005373925,0.00015993416],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00095599366,0.00031758766,0.00059452496,0.00020546881,0.00016446594,0.0006700812,0.00088589767,0.00031589819,0.0000032122575],"category_scores_gemma":[0.0003617851,0.00029718605,0.00012436675,0.00038202936,0.000045101035,0.0003613401,0.00076209765,0.00045489808,3.3787092e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002191816,0.00035650432,0.011511297,0.0070421644,0.00066831766,0.00027651712,0.0033980273,0.080660656,0.23348562,0.023739727,0.00049048086,0.6383685],"study_design_scores_gemma":[0.0002483839,0.00013092905,0.0012507229,0.0012026002,0.00007233845,0.00008940194,0.0004026253,0.98544216,0.00802727,0.0025739863,0.000010640049,0.0005489419],"about_ca_topic_score_codex":0.00020172998,"about_ca_topic_score_gemma":0.000017523767,"teacher_disagreement_score":0.9047815,"about_ca_system_score_codex":0.00003037043,"about_ca_system_score_gemma":0.00032734658,"threshold_uncertainty_score":0.999948},"labels":[],"label_agreement":null},{"id":"W4282043149","doi":"10.1109/fccm53951.2022.9786137","title":"Odin-II Partial Technology Mapping for Yosys Coarse-grained Netlists in VTR","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Verilog; Computer science; Routing (electronic design automation); Computer architecture; Interface (matter); Embedded system; Parallel computing; Field-programmable gate array","score_opus":0.028609013036683527,"score_gpt":0.24135585861279876,"score_spread":0.21274684557611523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4282043149","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11022261,0.00009065049,0.87690073,0.0069836136,0.0005571203,0.00042820483,0.000005470641,0.0008047176,0.0040068673],"genre_scores_gemma":[0.9893534,6.336957e-7,0.009293596,0.000569204,0.00005602136,0.00015584978,0.0000042464926,0.000008247369,0.0005587867],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987392,0.00003633074,0.0002560221,0.00039315992,0.00015506495,0.0004202666],"domain_scores_gemma":[0.9994425,0.00009147615,0.000070551614,0.0003198585,0.000032468437,0.000043103402],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043146446,0.00010442001,0.00016505152,0.00032147233,0.00044090123,0.000048276397,0.0008337571,0.00004287945,0.00003813558],"category_scores_gemma":[0.00011802391,0.000108391454,0.000053510703,0.0010222002,0.00003008978,0.00014116154,0.0006582837,0.00017581136,0.0000063954785],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015683912,0.0002277398,0.012550905,0.000031763073,0.00001920448,0.00010701939,0.0017928189,0.0018467552,0.011590774,0.53209674,0.0041581313,0.43557656],"study_design_scores_gemma":[0.0014014608,0.00037598322,0.0006886695,0.000022230619,0.0000041013864,0.00010087826,0.000732701,0.90026915,0.0014146436,0.029489858,0.06501403,0.00048626927],"about_ca_topic_score_codex":0.000057237547,"about_ca_topic_score_gemma":0.00004626871,"teacher_disagreement_score":0.8984224,"about_ca_system_score_codex":0.000068763424,"about_ca_system_score_gemma":0.000079314705,"threshold_uncertainty_score":0.44200754},"labels":[],"label_agreement":null},{"id":"W4283739058","doi":"10.1109/ets54262.2022.9810365","title":"ETS 2022 Panel Discussion","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Automatic test pattern generation; Mixed-signal integrated circuit; Task (project management); Computer science; Computer engineering; Selection (genetic algorithm); Algorithm; Fault (geology); State (computer science); Electronic circuit; Digital electronics; Estimation; Theoretical computer science; Integrated circuit; Machine learning; Engineering; Electrical engineering; Systems engineering","score_opus":0.03453987174596114,"score_gpt":0.23605276141571735,"score_spread":0.20151288966975622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4283739058","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022884939,0.00013315052,0.8740337,0.011269399,0.0011281526,0.00014044566,0.0000030221727,0.00090615946,0.08950105],"genre_scores_gemma":[0.99225014,7.907049e-7,0.00076080597,0.00082564127,0.000031045674,0.000011049884,0.0000017660672,0.0000032350172,0.00611551],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99929446,0.000046649948,0.00008149423,0.00019751732,0.0002269425,0.00015293375],"domain_scores_gemma":[0.9996489,0.000026522626,0.000025026826,0.00024666465,0.000008592244,0.000044270382],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001972317,0.00004706622,0.000050411425,0.00004297511,0.00036020952,0.000047432375,0.0005742089,0.0000070436404,0.0004257175],"category_scores_gemma":[0.000015989566,0.000030246189,0.000031196112,0.00030089886,0.000006187396,0.00014953049,0.00058457063,0.00011369395,0.000044992077],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.17566e-8,0.000056305274,0.002671489,0.0000026502453,0.00000307551,0.000047665973,0.00056799233,0.00027183356,0.0034763913,0.04503595,0.008601155,0.93926543],"study_design_scores_gemma":[0.00096077356,0.00045180073,0.021601407,0.000018254139,0.000009701027,0.00046168428,0.0016055546,0.70734197,0.002110076,0.04598824,0.2183298,0.0011207337],"about_ca_topic_score_codex":0.00002006623,"about_ca_topic_score_gemma":0.0000018295472,"teacher_disagreement_score":0.96936524,"about_ca_system_score_codex":0.000023896086,"about_ca_system_score_gemma":0.000027744789,"threshold_uncertainty_score":0.46613082},"labels":[],"label_agreement":null},{"id":"W4285196889","doi":"10.1007/978-3-030-97899-0_5","title":"Unit Testing","year":2022,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Unit testing; Computer science; Unit (ring theory); Code (set theory); Quality (philosophy); Software engineering; Programming language; Software; Set (abstract data type); Psychology","score_opus":0.0898502409378196,"score_gpt":0.23823086807027571,"score_spread":0.14838062713245612,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285196889","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000001180417,0.0001292361,0.035730943,0.00012792242,0.00023102883,0.000060203987,0.000002190263,0.00057313085,0.9631442],"genre_scores_gemma":[0.0024082619,0.0000071409336,0.0068072956,0.00073082856,0.00018276095,0.0000042602796,0.000008269084,0.000033463548,0.98981774],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9988267,0.0000094250145,0.00020994068,0.00042638436,0.00031156436,0.00021601947],"domain_scores_gemma":[0.9989352,0.00025318598,0.00013001508,0.00053954124,0.000067279594,0.00007477516],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00018109973,0.00019731771,0.00018633174,0.00013622771,0.00024070471,0.00011294459,0.0010816101,0.000073554904,0.001567048],"category_scores_gemma":[0.000067280176,0.00019708609,0.00007600955,0.000088691115,0.00002083467,0.00016826193,0.0006561215,0.00042573363,0.00030286037],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.9600644e-9,0.0000021801739,0.00003038385,0.0000066451335,0.000007124662,0.00007728895,0.000016875292,0.000014480992,0.000008272525,0.7712496,0.0006661549,0.227921],"study_design_scores_gemma":[0.00008734382,0.000081235485,0.000039874016,0.00008160977,0.000013569383,0.00016269971,0.0000036695878,0.008023006,0.0000066436687,0.10726137,0.8836324,0.00060654053],"about_ca_topic_score_codex":0.00003458313,"about_ca_topic_score_gemma":0.000004191968,"teacher_disagreement_score":0.8829663,"about_ca_system_score_codex":0.000037793183,"about_ca_system_score_gemma":0.00013109481,"threshold_uncertainty_score":0.99934566},"labels":[],"label_agreement":null},{"id":"W4287607633","doi":"","title":"Modeling Novel Non-JTAG IEEE 1687-Like Architectures","year":2020,"lang":"en","type":"article","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Embedded system; Computer architecture","score_opus":0.02443612338906395,"score_gpt":0.21892908507104572,"score_spread":0.19449296168198177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4287607633","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06702835,0.0001454629,0.9104057,0.00994367,0.0001172104,0.0001339299,0.0000069052912,0.00039496727,0.011823782],"genre_scores_gemma":[0.93024546,0.000017032353,0.068165824,0.0010799394,0.000042810818,0.000011399736,0.000016006263,0.000021924541,0.00039961733],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974923,0.0006985582,0.00036101797,0.0006681146,0.00038114918,0.0003988532],"domain_scores_gemma":[0.9972238,0.00055830216,0.00014436047,0.0011033701,0.0006850141,0.00028518707],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016433308,0.00021746758,0.00022537817,0.00010036886,0.0004068065,0.00041703036,0.0019006376,0.0000815598,0.000016821092],"category_scores_gemma":[0.0007527853,0.0002228715,0.0001343387,0.00068057294,0.00007760834,0.0002314997,0.00047458446,0.00034862795,0.000061998435],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000039152724,0.00087447313,0.0029290647,0.00022809888,0.00013025884,0.000040238836,0.06735734,0.05044918,0.18913533,0.12727264,0.001580196,0.5599993],"study_design_scores_gemma":[0.0003342986,5.062198e-7,0.00025685393,0.00020118563,0.000007432045,0.000014473202,0.000041689294,0.97995543,0.016893677,0.00081401516,0.0012164088,0.00026403516],"about_ca_topic_score_codex":0.00036933422,"about_ca_topic_score_gemma":0.00017474584,"teacher_disagreement_score":0.92950624,"about_ca_system_score_codex":0.000031948748,"about_ca_system_score_gemma":0.00014307635,"threshold_uncertainty_score":0.9088436},"labels":[],"label_agreement":null},{"id":"W4297984654","doi":"10.1109/sbcci55532.2022.9893251","title":"Integrating Machine-Learning Probes into the VTR FPGA Design Flow","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; Routing (electronic design automation); Computer science; Verilog; Router; Embedded system; Path (computing); Interconnection; Place and route; Set (abstract data type); Computer architecture; Parallel computing; Computer engineering; Distributed computing; Computer network","score_opus":0.023934761848642464,"score_gpt":0.22596729622945425,"score_spread":0.20203253438081178,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4297984654","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001838843,0.00020893563,0.9902297,0.0014014787,0.00015866014,0.0001320971,1.6930257e-7,0.00039033324,0.0056397817],"genre_scores_gemma":[0.92282313,0.0000022291658,0.07528747,0.0007250381,0.00005562689,0.000051515373,0.0000015702573,0.0000097867705,0.0010436634],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986127,0.00037735593,0.00017779502,0.00029223363,0.00029000704,0.0002499087],"domain_scores_gemma":[0.99917454,0.00039085434,0.00007161833,0.00028372457,0.000036085246,0.00004316474],"candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0011513241,0.000112947484,0.00009834348,0.00006121922,0.0014279402,0.00024863708,0.0009385999,0.000014303167,0.00011927885],"category_scores_gemma":[0.00025188818,0.00007343051,0.00005414703,0.0005262815,0.00002458108,0.00022308344,0.00065025553,0.00049334794,0.000019314899],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.277588e-7,0.000028097405,0.0012307226,0.0000062200293,0.000011722955,0.000027173282,0.012450144,0.03730122,0.0014977204,0.014759844,0.00061583647,0.9320711],"study_design_scores_gemma":[0.00006942742,0.00008064667,0.000055932596,0.000007635577,0.0000026543826,0.000047853617,0.00074883515,0.99072653,0.000687769,0.003377678,0.004065275,0.00012975949],"about_ca_topic_score_codex":0.00028467472,"about_ca_topic_score_gemma":0.000024948287,"teacher_disagreement_score":0.9534253,"about_ca_system_score_codex":0.00004882728,"about_ca_system_score_gemma":0.00007507049,"threshold_uncertainty_score":0.9998721},"labels":[],"label_agreement":null},{"id":"W4308197436","doi":"10.32920/21502173.v1","title":"Designing of an Algebraic Signature Analyzer for Mixed-Signal Systems","year":2022,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Signature (topology); Algebraic number; Spectrum analyzer; Computer science; Coding (social sciences); Cryptography; Algorithm; SIGNAL (programming language); Carry (investment); Scheme (mathematics); Theoretical computer science; Arithmetic; Mathematics; Statistics; Programming language; Telecommunications","score_opus":0.030682335414621925,"score_gpt":0.2666986697595477,"score_spread":0.23601633434492578,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308197436","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0063169654,0.0008822393,0.98919374,0.00004926717,0.0010409899,0.00060924015,0.00003585671,0.0003318807,0.0015398333],"genre_scores_gemma":[0.9576178,0.0000034220234,0.041294686,0.000100162826,0.00025366028,0.00017510285,0.00009178528,0.000032483968,0.00043085092],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99729854,0.00024849412,0.0005846646,0.00093776884,0.00051543146,0.00041511576],"domain_scores_gemma":[0.9977825,0.00040835087,0.0004888492,0.0009462973,0.00023384353,0.00014011044],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012347,0.00032067552,0.000576101,0.00032011484,0.0002232704,0.00029272653,0.002334302,0.00025260088,0.000061622144],"category_scores_gemma":[0.00007540077,0.00030419175,0.00028057132,0.0003848484,0.000032111355,0.00026710943,0.0011360588,0.00065872533,0.0000020105813],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005812952,0.00067487115,0.0021146364,0.003932091,0.0009226058,0.0001851001,0.0033286652,0.49115205,0.043585934,0.22221932,0.00849133,0.22338758],"study_design_scores_gemma":[0.00036949728,0.000300222,0.00034285756,0.00028842053,0.00008780844,0.00003305889,0.00042189407,0.97995895,0.0036589692,0.01304705,0.00065646577,0.0008347938],"about_ca_topic_score_codex":0.0001735076,"about_ca_topic_score_gemma":0.000009591174,"teacher_disagreement_score":0.95130086,"about_ca_system_score_codex":0.00008033519,"about_ca_system_score_gemma":0.00035485358,"threshold_uncertainty_score":0.999941},"labels":[],"label_agreement":null},{"id":"W4308271044","doi":"10.32920/21502173","title":"Designing of an Algebraic Signature Analyzer for Mixed-Signal Systems","year":2022,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Signature (topology); Algebraic number; Spectrum analyzer; Computer science; Cryptography; Coding (social sciences); Algorithm; Arithmetic; Carry (investment); SIGNAL (programming language); Scheme (mathematics); Theoretical computer science; Mathematics; Statistics; Programming language; Telecommunications","score_opus":0.030682335414621925,"score_gpt":0.2666986697595477,"score_spread":0.23601633434492578,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308271044","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0063169654,0.0008822393,0.98919374,0.00004926717,0.0010409899,0.00060924015,0.00003585671,0.0003318807,0.0015398333],"genre_scores_gemma":[0.9576178,0.0000034220234,0.041294686,0.000100162826,0.00025366028,0.00017510285,0.00009178528,0.000032483968,0.00043085092],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99729854,0.00024849412,0.0005846646,0.00093776884,0.00051543146,0.00041511576],"domain_scores_gemma":[0.9977825,0.00040835087,0.0004888492,0.0009462973,0.00023384353,0.00014011044],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012347,0.00032067552,0.000576101,0.00032011484,0.0002232704,0.00029272653,0.002334302,0.00025260088,0.000061622144],"category_scores_gemma":[0.00007540077,0.00030419175,0.00028057132,0.0003848484,0.000032111355,0.00026710943,0.0011360588,0.00065872533,0.0000020105813],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005812952,0.00067487115,0.0021146364,0.003932091,0.0009226058,0.0001851001,0.0033286652,0.49115205,0.043585934,0.22221932,0.00849133,0.22338758],"study_design_scores_gemma":[0.00036949728,0.000300222,0.00034285756,0.00028842053,0.00008780844,0.00003305889,0.00042189407,0.97995895,0.0036589692,0.01304705,0.00065646577,0.0008347938],"about_ca_topic_score_codex":0.0001735076,"about_ca_topic_score_gemma":0.000009591174,"teacher_disagreement_score":0.95130086,"about_ca_system_score_codex":0.00008033519,"about_ca_system_score_gemma":0.00035485358,"threshold_uncertainty_score":0.999941},"labels":[],"label_agreement":null},{"id":"W4311839452","doi":"10.1109/icfpt56656.2022.9974385","title":"Boosting Domain-Specific Debug Through Inter-frame Compression","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Computer science; Lossy compression; Embedded system; Background debug mode interface; Field-programmable gate array; Context (archaeology); Lossless compression; Data compression; Artificial intelligence; Programming language","score_opus":0.0315975700068976,"score_gpt":0.24475519916918906,"score_spread":0.21315762916229147,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4311839452","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017578343,0.00026816427,0.93523866,0.00082589674,0.00052978325,0.00008521739,0.0000011305015,0.0005181731,0.044954658],"genre_scores_gemma":[0.95846164,0.0000045489273,0.039490476,0.0014105064,0.00009573857,0.000016793363,0.0000034396862,0.000011220966,0.0005056193],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9985778,0.00011056905,0.00023786498,0.00041836035,0.00032306145,0.00033239555],"domain_scores_gemma":[0.9991658,0.00017953683,0.000089488814,0.00047295316,0.000032711625,0.000059516344],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028073898,0.00012396056,0.00013871997,0.000057441717,0.00073159015,0.00015889817,0.0011127423,0.00002170894,0.00029404386],"category_scores_gemma":[0.000013427974,0.000113125054,0.00006920627,0.00041742765,0.000027869615,0.00039399968,0.0012063227,0.00029882026,0.00006237844],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.0150127e-7,0.00022749139,0.005205643,0.000019392988,0.000020987734,0.000212882,0.0067525427,0.0009616157,0.020232722,0.4623917,0.031481396,0.47249272],"study_design_scores_gemma":[0.0008619076,0.00026953104,0.0015487339,0.00009454681,0.000004422992,0.00043643892,0.002005444,0.050616357,0.002452679,0.06820015,0.8726597,0.0008500846],"about_ca_topic_score_codex":0.000059355632,"about_ca_topic_score_gemma":0.0000022495358,"teacher_disagreement_score":0.94088334,"about_ca_system_score_codex":0.000070432456,"about_ca_system_score_gemma":0.000027339594,"threshold_uncertainty_score":0.5626874},"labels":[],"label_agreement":null},{"id":"W4312889722","doi":"10.1109/tcad.2022.3226668","title":"Bulls-Eye: Active Few-Shot Learning Guided Logic Synthesis","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"National Science Foundation","keywords":"Shot (pellet); Computer science; Artificial intelligence; Materials science","score_opus":0.0656011685826022,"score_gpt":0.2561631510089744,"score_spread":0.1905619824263722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312889722","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00838549,0.00020137652,0.98844904,0.000100017714,0.0013844188,0.00055957766,0.00004089395,0.00043661214,0.00044257197],"genre_scores_gemma":[0.9978322,0.000036616188,0.0014252693,0.000121431156,0.00006420579,0.0002002119,0.000004083468,0.000038293743,0.00027773494],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99576145,0.0012986416,0.00086220965,0.00087886344,0.0006622752,0.0005365714],"domain_scores_gemma":[0.99726164,0.0011823858,0.00045745316,0.0005653548,0.0003345591,0.00019861433],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011454626,0.0004392529,0.00073612446,0.00061408395,0.0010608729,0.00028878576,0.0009727623,0.00013535075,0.000055225028],"category_scores_gemma":[0.000043388725,0.00041025828,0.00020113878,0.0011938787,0.000095018404,0.0003626961,0.000016753034,0.00087583705,0.000014657104],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008314603,0.000353409,0.000033377368,0.00008598222,0.0002553538,0.00009439255,0.0011991721,0.67572415,0.019525202,0.0015646133,0.00030537634,0.30085066],"study_design_scores_gemma":[0.0006728698,0.0012577916,0.00006704127,0.0003430646,0.00007774194,0.00050352776,0.00096560485,0.981858,0.012932435,0.00021664926,0.0004343337,0.0006709333],"about_ca_topic_score_codex":0.00042000375,"about_ca_topic_score_gemma":0.0000024021042,"teacher_disagreement_score":0.98944664,"about_ca_system_score_codex":0.000256857,"about_ca_system_score_gemma":0.00025483783,"threshold_uncertainty_score":0.99983495},"labels":[],"label_agreement":null},{"id":"W4318256984","doi":"10.1145/3557988.3569713","title":"Machine-Learning Based Delay Prediction for FPGA Technology Mapping","year":2022,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Lookup table; Computer science; Field-programmable gate array; Heuristics; Logic gate; Estimator; Delay calculation; Heuristic; Logic analyzer; Logic block; Algorithm; Computer engineering; Computer hardware; Propagation delay; Artificial intelligence; Spectrum analyzer","score_opus":0.019372535282054015,"score_gpt":0.2174524271682847,"score_spread":0.19807989188623068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4318256984","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0021213691,0.00007250652,0.99314445,0.0012561063,0.0001935189,0.00013218903,0.0000040206446,0.000914437,0.0021613992],"genre_scores_gemma":[0.97968125,5.9738585e-7,0.019311562,0.0004077151,0.000033475702,0.00010684319,0.00001133122,0.0000078512585,0.00043934598],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991705,0.00003897948,0.0001460949,0.00027829586,0.00013905752,0.00022708219],"domain_scores_gemma":[0.9995759,0.00010324427,0.00006174624,0.00019064602,0.000038302427,0.000030140842],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003670237,0.000072244206,0.000083121486,0.00025536807,0.00066053116,0.000044204804,0.0004670527,0.0000288016,0.00004517008],"category_scores_gemma":[0.00009740898,0.00007418231,0.000046139427,0.000627081,0.000012164326,0.00011941492,0.00020533241,0.00021655104,0.000004621712],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.5978e-7,0.0001121284,0.037527375,0.000041680858,0.000029760144,0.000033126078,0.0003924954,0.09101875,0.0066785244,0.056474432,0.0010964744,0.8065943],"study_design_scores_gemma":[0.00024318577,0.00012772846,0.00014657159,0.000004472366,0.0000023095313,0.00003422086,0.0000856219,0.9672431,0.00038068808,0.0018746629,0.02976968,0.00008778063],"about_ca_topic_score_codex":0.000015365675,"about_ca_topic_score_gemma":0.0000019144527,"teacher_disagreement_score":0.9775599,"about_ca_system_score_codex":0.00005277639,"about_ca_system_score_gemma":0.000049301667,"threshold_uncertainty_score":0.5080339},"labels":[],"label_agreement":null},{"id":"W4319320075","doi":"10.1002/jcd.21876","title":"Balanced covering arrays: A classification of covering arrays and packing arrays via exact methods","year":2023,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Wilfrid Laurier University","funders":"National Institute of Standards and Technology; Österreichische Forschungsförderungsgesellschaft","keywords":"Mathematics; Solver; Combinatorics; Extension (predicate logic); Tuple; Packing problems; Column (typography); Class (philosophy); Upper and lower bounds; Discrete mathematics; Rank (graph theory); Computer science; Mathematical optimization; Geometry","score_opus":0.06385576691572493,"score_gpt":0.3199365614301567,"score_spread":0.2560807945144318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4319320075","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09177583,0.00009085321,0.90504205,0.00010379204,0.002412572,0.00010208434,9.547933e-7,0.000081383536,0.0003905013],"genre_scores_gemma":[0.9729552,0.000080718266,0.026491383,0.000027901127,0.00041426087,0.0000030182646,6.923621e-7,0.000020244408,0.000006529368],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997705,0.00036218844,0.00078869145,0.00027505367,0.0005178765,0.00035123096],"domain_scores_gemma":[0.99723077,0.001058496,0.0009737005,0.00030745633,0.00025793986,0.00017163964],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0023849704,0.00020132655,0.0005287404,0.0003433869,0.00015871802,0.00018829867,0.0006308329,0.000108191336,0.000003993355],"category_scores_gemma":[0.0009432522,0.00019234847,0.00015742003,0.0008998328,0.000056858964,0.0008566871,0.000111774294,0.00035150134,0.0000034277234],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010303153,0.00006720152,0.0019587863,0.000085518346,0.00006885736,0.000054344047,0.0014199602,0.0020640844,0.9207785,0.019804582,0.0000811367,0.05360674],"study_design_scores_gemma":[0.005777482,0.0016194944,0.033497512,0.0012219277,0.00016124612,0.0005859357,0.0005842439,0.36380422,0.3667864,0.22347674,0.0012785397,0.0012062535],"about_ca_topic_score_codex":0.000008944909,"about_ca_topic_score_gemma":3.2198488e-7,"teacher_disagreement_score":0.88117945,"about_ca_system_score_codex":0.00009967074,"about_ca_system_score_gemma":0.00016448899,"threshold_uncertainty_score":0.7843743},"labels":[],"label_agreement":null},{"id":"W4319870499","doi":"10.1145/3543622.3573135","title":"Towards a Machine Learning Approach to Predicting the Difficulty of FPGA Routing Problems","year":2023,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Field-programmable gate array; Benchmark (surveying); Router; Routing (electronic design automation); Suite; Latency (audio); Network routing; Computer engineering; Machine learning; Embedded system; Parallel computing; Computer network","score_opus":0.03845802490921186,"score_gpt":0.24112559709556639,"score_spread":0.20266757218635453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4319870499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18010496,0.000036954563,0.7734746,0.0008921563,0.00012090341,0.00031607843,0.0000016821941,0.0011908277,0.043861877],"genre_scores_gemma":[0.9954916,0.0000021422597,0.0036464136,0.00009927707,0.00006763152,0.000019935937,0.0000042643173,0.000010318147,0.0006583964],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998616,0.00005802749,0.00028535974,0.0003351224,0.0003372415,0.00036828336],"domain_scores_gemma":[0.9992946,0.00015608709,0.00010711607,0.00029855766,0.00006998718,0.00007365618],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010636586,0.000119249285,0.00015797571,0.000093371316,0.00031977354,0.00012215631,0.00084341667,0.000032911474,0.0000024859971],"category_scores_gemma":[0.0004517599,0.00007431727,0.00006754336,0.0014292467,0.000022049811,0.00015549929,0.0005502418,0.00023276398,0.000021963788],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.825374e-7,0.00013981565,0.057813518,0.00018287127,0.0000669939,0.000008215578,0.031114154,0.22187018,0.012588918,0.033622146,0.0004863351,0.64210635],"study_design_scores_gemma":[0.000105658226,0.000046512658,0.011699811,0.000052241146,0.0000044330286,0.000013138556,0.0004717559,0.98657745,0.00053353736,0.0001893246,0.00018784724,0.00011829412],"about_ca_topic_score_codex":0.0003495519,"about_ca_topic_score_gemma":0.0000093838025,"teacher_disagreement_score":0.81538665,"about_ca_system_score_codex":0.000017670349,"about_ca_system_score_gemma":0.00003716073,"threshold_uncertainty_score":0.30305704},"labels":[],"label_agreement":null},{"id":"W4320801705","doi":"10.1109/tbcas.2023.3234474","title":"Editorial Selected Papers From the 2022 IEEE International Solid-State Circuits Conference","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Biomedical Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Solid-state; Electronic circuit; Electrical engineering; Computer science; State (computer science); Electronic engineering; Engineering physics; Engineering","score_opus":0.026119792478954514,"score_gpt":0.2495144559909987,"score_spread":0.22339466351204418,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4320801705","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0143201165,0.00015315473,0.8318659,0.001189213,0.15044382,0.00040989823,0.0005100272,0.00033599025,0.0007718752],"genre_scores_gemma":[0.9925874,0.000046570814,0.000005713576,0.00033282317,0.0065216133,0.00013427691,0.000023727107,0.000017526338,0.0003303847],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966534,0.00036167682,0.000499471,0.0006628792,0.0013920943,0.00043052953],"domain_scores_gemma":[0.99841887,0.0005872039,0.00016391871,0.0004121546,0.00015992044,0.00025795097],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006937132,0.00023937415,0.0002920206,0.00015850284,0.0011249769,0.0004188917,0.0012239233,0.000104205224,0.00017689035],"category_scores_gemma":[0.000034433968,0.0001908883,0.00009798685,0.00080634106,0.00016127666,0.00022364307,0.000015201336,0.0007950713,0.000021638243],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001123567,0.0010910932,0.00036573087,0.00006441028,0.00083727424,0.0001695506,0.009932395,0.0053835455,0.13165948,0.001391892,0.08040566,0.7686877],"study_design_scores_gemma":[0.008231033,0.0020448947,0.002608379,0.0004889887,0.00023790922,0.00088198716,0.0039525027,0.48731247,0.0023886114,0.0016636216,0.48713166,0.0030579485],"about_ca_topic_score_codex":0.00049183803,"about_ca_topic_score_gemma":0.000034770037,"teacher_disagreement_score":0.97826725,"about_ca_system_score_codex":0.00013523514,"about_ca_system_score_gemma":0.00025112205,"threshold_uncertainty_score":0.8652527},"labels":[],"label_agreement":null},{"id":"W4322397474","doi":"10.1145/3585074","title":"Optimal Pattern Retargeting in IEEE 1687 Networks: A SAT-based Upper-Bound Computation","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Computer science; Scalability; Upper and lower bounds; Computation; Satisfiability; Distributed computing; Bounded function; Theoretical computer science; Algorithm; Mathematics","score_opus":0.03149180253073142,"score_gpt":0.2612826725885759,"score_spread":0.2297908700578445,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4322397474","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05134294,0.00010413529,0.94691503,0.00020650434,0.00033904696,0.00044850173,0.0000024552294,0.0006204679,0.000020895886],"genre_scores_gemma":[0.995896,0.000010343396,0.0038442214,0.00004390299,0.00003950076,0.00009888963,0.000018664337,0.000021514727,0.000027000398],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99754125,0.00043356628,0.0006579668,0.00041490537,0.0003962523,0.0005560609],"domain_scores_gemma":[0.9981884,0.0009121835,0.00028742227,0.00044523375,0.000108980465,0.000057830875],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013839881,0.00019769861,0.00029088854,0.000635447,0.00019842772,0.00014262312,0.0005626448,0.00011765885,0.00000564102],"category_scores_gemma":[0.00006338726,0.00021451207,0.00010166797,0.0017209171,0.000026637592,0.00038374335,0.0000051586812,0.00027668852,0.000059314196],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021056005,0.000052662348,0.00015385578,0.000046236604,0.000021211377,0.0000046708083,0.00023731202,0.9455593,0.00082729757,0.000087779576,0.000039603798,0.05296794],"study_design_scores_gemma":[0.0005335817,0.00028956888,0.0010202613,0.00025307253,0.000010962125,0.000013992503,0.00006843994,0.9964503,0.0009870481,0.00016807398,0.000010476178,0.00019419538],"about_ca_topic_score_codex":0.000103267135,"about_ca_topic_score_gemma":0.00001650812,"teacher_disagreement_score":0.944553,"about_ca_system_score_codex":0.00027808198,"about_ca_system_score_gemma":0.00023165176,"threshold_uncertainty_score":0.87475485},"labels":[],"label_agreement":null},{"id":"W4323544935","doi":"10.5281/zenodo.7706943","title":"Low-Latency Distance Protective Relay on FPGA","year":2014,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Relay; Field-programmable gate array; Latency (audio); Computer science; Low latency (capital markets); Embedded system; Computer network; Telecommunications; Physics","score_opus":0.024463397563875645,"score_gpt":0.22209810622338008,"score_spread":0.19763470865950444,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4323544935","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006014654,0.000017197408,0.80905825,0.00080124673,0.00011731722,0.0003293617,0.000013462926,0.0014801838,0.18216833],"genre_scores_gemma":[0.9983548,0.000005498735,0.00037703564,0.00022301335,0.000118765376,5.2523156e-8,0.00004782161,0.00040552678,0.00046750292],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9983072,0.0003101349,0.0001834876,0.00049978023,0.00034734557,0.00035200184],"domain_scores_gemma":[0.998798,0.0000438506,0.0000976862,0.00059877534,0.00031924286,0.00014242249],"candidate_categories":["sts","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00068330794,0.00012630699,0.00011495984,0.00013787556,0.0017821996,0.000725429,0.0015317462,0.000044215827,0.00048267236],"category_scores_gemma":[0.0010199753,0.00012362775,0.000042066655,0.00061255007,0.0000790904,0.00035552986,0.0006685859,0.00028786494,0.0052584102],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000038593316,0.0001470424,0.0000051371485,0.00004248966,0.000014370188,0.000015502268,0.0011189089,0.00033593545,0.0025650712,0.087108426,0.012558664,0.8960846],"study_design_scores_gemma":[0.0007637999,0.0009666685,0.002035467,0.0002046805,0.000006811532,0.00011709736,0.000081125545,0.030790718,0.0038159923,0.00580485,0.9548812,0.0005316006],"about_ca_topic_score_codex":0.000005721459,"about_ca_topic_score_gemma":1.4780436e-7,"teacher_disagreement_score":0.99234015,"about_ca_system_score_codex":0.00009949952,"about_ca_system_score_gemma":0.000003112007,"threshold_uncertainty_score":0.9995173},"labels":[],"label_agreement":null},{"id":"W4327666220","doi":"10.5281/zenodo.7736505","title":"TA01-23: Analysing the impact of Undervolting on the REliability of modern Multicore Processors (UREMP)","year":2023,"lang":"en","type":"report","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Horizon 2020 Framework Programme; TRIUMF","keywords":"Multi-core processor; Reliability (semiconductor); Parallel computing; Computer science; Reliability engineering; Engineering; Physics","score_opus":0.16648951674332116,"score_gpt":0.3370432611537077,"score_spread":0.17055374441038654,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4327666220","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32396263,0.0011219986,0.21789281,0.0044709584,0.0010008663,0.005358413,0.0011873663,0.0055692755,0.4394357],"genre_scores_gemma":[0.9984391,0.00008538744,0.0000632188,0.000018000515,0.000114570365,6.7005296e-8,0.00020783918,0.0006633085,0.0004085399],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9964552,0.00059564307,0.0006442386,0.0006149246,0.0012755743,0.00041445583],"domain_scores_gemma":[0.9949515,0.00039504893,0.0008250181,0.0014086303,0.0023260266,0.000093798306],"candidate_categories":["metaresearch","sts"],"consensus_categories":[],"category_scores_codex":[0.004112818,0.00025159595,0.0003853073,0.00029766973,0.001645273,0.0005352492,0.003302511,0.000118412405,0.0002075756],"category_scores_gemma":[0.008660473,0.00015524021,0.00028399198,0.0017986636,0.00027513024,0.00019873955,0.0017198892,0.0006916302,0.00025164915],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019472403,0.0006988477,0.0004466525,0.0017695057,0.00087935006,0.000048463502,0.014512434,0.06658674,0.006819749,0.002562957,0.10298995,0.8026659],"study_design_scores_gemma":[0.0011398837,0.0016864298,0.026280189,0.0033433863,0.00035480023,0.0003686327,0.0018446574,0.89550734,0.0018717985,0.010512672,0.055356275,0.00173391],"about_ca_topic_score_codex":0.00026677808,"about_ca_topic_score_gemma":0.0000014521333,"teacher_disagreement_score":0.8289206,"about_ca_system_score_codex":0.00034477297,"about_ca_system_score_gemma":0.00008996868,"threshold_uncertainty_score":0.99969},"labels":[],"label_agreement":null},{"id":"W4362453037","doi":"10.1145/3590768","title":"MEDUSA: A Multi-Resolution Machine Learning Congestion Estimation Method for 2D and 3D Global Routing","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; National Tsing Hua University; Chinese University of Hong Kong; University of Hong Kong","keywords":"Computer science; Convolutional neural network; Router; Routing (electronic design automation); Network congestion; Real-time computing; Computer network; Artificial intelligence","score_opus":0.04535847245118739,"score_gpt":0.3110048256251456,"score_spread":0.2656463531739582,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4362453037","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001054912,0.00021134251,0.9968375,0.00023859084,0.0001850842,0.0006861858,0.000008089737,0.00076527917,0.000013004426],"genre_scores_gemma":[0.8121279,0.000022366463,0.1875744,0.000010462688,0.000017975413,0.00014642387,0.00001871487,0.000012135802,0.00006965448],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980883,0.00040485177,0.00046712317,0.0003805267,0.00026936427,0.00038981004],"domain_scores_gemma":[0.9982309,0.0009661904,0.00031541634,0.00028023368,0.0001494451,0.000057869365],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019086656,0.00017241627,0.00024876796,0.00025016532,0.0004091478,0.00011428429,0.00028154638,0.000115486226,0.0000016327558],"category_scores_gemma":[0.00046915436,0.00018009795,0.00006636584,0.00081191014,0.000021379248,0.00045124572,0.000008683659,0.00016870654,0.000011617241],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000031963045,0.00003070405,0.00003992258,0.00007118803,0.00003552236,4.5145055e-7,0.00024074764,0.77453846,0.001601749,0.004253915,0.000008233519,0.2191759],"study_design_scores_gemma":[0.0006831394,0.00030651363,0.00052238966,0.00014785313,0.000040729454,0.00004856769,0.00005754375,0.99645144,0.00060759205,0.0009500284,0.000026465415,0.00015776839],"about_ca_topic_score_codex":0.00015287822,"about_ca_topic_score_gemma":0.000017447415,"teacher_disagreement_score":0.81107295,"about_ca_system_score_codex":0.00026220153,"about_ca_system_score_gemma":0.00013312946,"threshold_uncertainty_score":0.7344181},"labels":[],"label_agreement":null},{"id":"W4380607193","doi":"10.1109/mdat.2023.3286334","title":"Integrating Machine-Learning Probes in FPGA CAD: Why and How?","year":2023,"lang":"en","type":"article","venue":"IEEE Design and Test","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; CAD; Computer science; Computer architecture; Embedded system; Current (fluid); Design flow; Machine learning; Engineering; Engineering drawing; Electrical engineering","score_opus":0.036332079742271824,"score_gpt":0.23663622381963625,"score_spread":0.20030414407736444,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4380607193","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31849566,0.00078061636,0.6758632,0.00240167,0.00022054625,0.00036596725,0.0000022334484,0.00090622564,0.0009638517],"genre_scores_gemma":[0.9960396,0.000046389112,0.0035489148,0.0001432605,0.000037065765,0.0000110617,0.0000010913803,0.000008676248,0.00016389572],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99918234,0.00008846003,0.00010212554,0.00028625538,0.00009802282,0.0002427673],"domain_scores_gemma":[0.99891126,0.00085767,0.000043551,0.00010001256,0.000022232523,0.00006524394],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000533769,0.00011102156,0.00012545819,0.0001536218,0.00015994212,0.00027881947,0.00014416613,0.000040308903,8.2126684e-7],"category_scores_gemma":[0.000499731,0.00009596708,0.000013818466,0.00050495396,0.0000324195,0.00027222704,0.00006272342,0.00021315865,0.0000054579027],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.092993e-7,0.000061387786,0.23118466,0.00012826592,0.00001358756,0.000584377,0.0059276433,0.00060790754,0.053919517,0.0045251604,0.0013613469,0.7016854],"study_design_scores_gemma":[0.0003660624,0.00017525199,0.012932219,0.00020248866,0.0000042741062,0.000111694804,0.000192449,0.97988856,0.002848702,0.0023816803,0.00060191035,0.00029469898],"about_ca_topic_score_codex":0.00009064311,"about_ca_topic_score_gemma":0.00004137571,"teacher_disagreement_score":0.97928065,"about_ca_system_score_codex":0.000009352694,"about_ca_system_score_gemma":0.000022679384,"threshold_uncertainty_score":0.3913424},"labels":[],"label_agreement":null},{"id":"W4380931213","doi":"10.2172/1985113","title":"Memorandum of Understanding for the 2006 Meson Test Beam Program: The FP420 (CMS+ATLAS) Fast Timing Test","year":2006,"lang":"en","type":"report","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Atlas (anatomy); Test (biology); Particle physics; Memorandum; Nuclear physics; Physics; Computer science; Political science; Geology","score_opus":0.12997704444023594,"score_gpt":0.31524944621313433,"score_spread":0.1852724017728984,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4380931213","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000030618372,0.0018914677,0.8559228,0.0022212127,0.001306478,0.0026052734,0.000110301866,0.00064414344,0.13526769],"genre_scores_gemma":[0.9489696,0.00043308697,0.0103216125,0.0004345207,0.003590197,0.0007046556,0.00019181971,0.00024685956,0.03510766],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9961351,0.00004141034,0.0009703024,0.0008054709,0.0012403659,0.00080732023],"domain_scores_gemma":[0.99186945,0.0053257034,0.0009213558,0.0012201396,0.0005724179,0.00009091676],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002155963,0.0005339247,0.00068049267,0.00018406297,0.0009111411,0.00065994903,0.0023356518,0.00028563855,0.00001303717],"category_scores_gemma":[0.0014389869,0.00029297933,0.00046588067,0.00088408595,0.00025229916,0.00025671785,0.00037757083,0.00057595794,0.00000685799],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001618063,0.0010986145,0.01301038,0.0015198234,0.00044047632,0.000063546715,0.00075817475,0.0013385856,0.00077037694,0.0077057006,0.38714615,0.5861466],"study_design_scores_gemma":[0.003295158,0.0025703926,0.0061074435,0.004863969,0.002079425,0.0013261422,0.0033319008,0.4245613,0.0051543983,0.010011029,0.5315435,0.005155359],"about_ca_topic_score_codex":0.0011019906,"about_ca_topic_score_gemma":0.0005523997,"teacher_disagreement_score":0.94893897,"about_ca_system_score_codex":0.0003500862,"about_ca_system_score_gemma":0.00093795604,"threshold_uncertainty_score":0.99995226},"labels":[],"label_agreement":null},{"id":"W4385585356","doi":"10.1145/3587135.3592184","title":"Tower field support for synthesis of datapaths","year":2023,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Finite field; Computer science; Field (mathematics); Finite field arithmetic; Tower; Cryptography; Vector space; Key (lock); Implementation; Computer architecture; Parallel computing; Embedded system; Computer engineering; Theoretical computer science; Engineering; Programming language; Mathematics; Algorithm; Pure mathematics; Discrete mathematics","score_opus":0.03825955692244742,"score_gpt":0.2795239102747581,"score_spread":0.24126435335231067,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385585356","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004489601,0.0000051497614,0.93750864,0.001178836,0.00023198841,0.00010487435,0.000009938787,0.00034412066,0.056126874],"genre_scores_gemma":[0.9928759,0.0000027635292,0.00471848,0.00033905613,0.00003410983,0.000015427648,0.0000029187086,0.0000034217965,0.0020079587],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99949706,0.0000049449036,0.000117717296,0.00014955366,0.00008488398,0.00014583192],"domain_scores_gemma":[0.99900824,0.0006228329,0.000029318486,0.00027747496,0.000033412616,0.000028713177],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023703178,0.000041495936,0.00008251913,0.000056345998,0.00003550199,0.000022135044,0.0004310434,0.000021603715,0.000080990954],"category_scores_gemma":[0.00039816037,0.000034958335,0.00004341767,0.00023358062,0.0000068248164,0.00014681826,0.00010397157,0.000020455866,0.000031122592],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.3026018e-7,0.000027287047,0.0023280615,0.000040030558,0.000014318936,0.000010682518,0.00019219685,0.000015783742,0.003529233,0.041559342,0.07150151,0.88078135],"study_design_scores_gemma":[0.0007149907,0.000758441,0.006917226,0.00018661065,0.00004893968,0.00003836869,0.0004373229,0.34347224,0.53653383,0.033109006,0.07674601,0.0010370135],"about_ca_topic_score_codex":0.000017976841,"about_ca_topic_score_gemma":0.0000032809278,"teacher_disagreement_score":0.9883863,"about_ca_system_score_codex":0.0000025346158,"about_ca_system_score_gemma":0.0000282073,"threshold_uncertainty_score":0.14255595},"labels":[],"label_agreement":null},{"id":"W4388821093","doi":"10.1109/ats59501.2023.10318022","title":"Industry Session I: On Automotive Testing","year":2023,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Microsemi (Canada)","funders":"","keywords":"Automotive industry; Session (web analytics); Quality (philosophy); Time to market; Test (biology); Test strategy; Automotive electronics; Computer science; Manufacturing engineering; Reliability engineering; Fault (geology); Engineering; Automotive engineering; Operating system","score_opus":0.08204957130390911,"score_gpt":0.2930687504635943,"score_spread":0.2110191791596852,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4388821093","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53266966,0.000006890796,0.11380545,0.0036642451,0.0006983949,0.00014430385,0.0000011315101,0.006494058,0.34251586],"genre_scores_gemma":[0.99544835,2.0891613e-7,0.00172814,0.0008953893,0.0000791178,0.0000028846734,7.5768344e-7,0.0000052549112,0.0018398999],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992257,0.000026128333,0.00009693165,0.0002465186,0.00017287022,0.00023188279],"domain_scores_gemma":[0.9993041,0.00032082608,0.00003361084,0.00021714286,0.000057776477,0.000066537155],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021728878,0.00007276092,0.00006745756,0.00010814024,0.00015720779,0.00008537395,0.00035362385,0.00011737985,0.000013338642],"category_scores_gemma":[0.00052225974,0.000058339185,0.000019697321,0.0011999063,0.000010662135,0.00019220196,0.00016053442,0.0003855178,0.0006270325],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.1404264e-8,0.00003760665,0.027347755,0.000008900841,0.0000056111207,0.00014886844,0.00038457444,0.0017088997,0.0028812871,0.01871553,0.008461189,0.94029975],"study_design_scores_gemma":[0.00029119718,0.0001961431,0.19127546,0.00028831977,0.000002910234,0.00003530965,0.00023757339,0.7909226,0.00707969,0.008553075,0.000698861,0.00041888474],"about_ca_topic_score_codex":0.000017930586,"about_ca_topic_score_gemma":5.995349e-7,"teacher_disagreement_score":0.93988085,"about_ca_system_score_codex":0.000018310535,"about_ca_system_score_gemma":0.00004475124,"threshold_uncertainty_score":0.80594426},"labels":[],"label_agreement":null},{"id":"W4389166808","doi":"10.1109/iccad57390.2023.10323739","title":"Invited Paper: RapidWright: Unleashing the Full Power of FPGA Technology with Domain-Specific Tooling","year":2023,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Field-programmable gate array; Computer science; Implementation; Leverage (statistics); Compiler; Flexibility (engineering); Computer architecture; Embedded system; Domain (mathematical analysis); Compile time; Predictability; Variety (cybernetics); Quality (philosophy); Software engineering; Operating system; Artificial intelligence","score_opus":0.014319789937563651,"score_gpt":0.20766245588317897,"score_spread":0.19334266594561533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389166808","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39959273,0.00031491686,0.5732807,0.01847982,0.0002201914,0.00022113249,0.0000011804487,0.0014262431,0.006463097],"genre_scores_gemma":[0.99118817,0.000017680162,0.007885962,0.00078076724,0.00003594377,0.000008713881,0.0000012117148,0.000013042973,0.000068534326],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99869025,0.000042993946,0.00025835462,0.00035264005,0.0002734286,0.00038233103],"domain_scores_gemma":[0.9988305,0.00022931448,0.000108664404,0.00069252815,0.00009489538,0.000044120177],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004549077,0.00013932337,0.00018157065,0.00029421455,0.00024823233,0.000101038,0.0010820241,0.00007448436,0.000022728273],"category_scores_gemma":[0.000029537254,0.00008024078,0.00005068335,0.0026699067,0.00014224171,0.00030303135,0.00026137012,0.00021937673,0.000051770665],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003666337,0.00008893643,0.0056756893,0.000035280093,0.00010383029,0.00024205912,0.0050244723,0.0009282983,0.09592762,0.684752,0.0062455195,0.20097263],"study_design_scores_gemma":[0.006180544,0.0025550786,0.031752225,0.0014808917,0.00007400621,0.0017014669,0.027511343,0.04926885,0.08981945,0.29906788,0.486347,0.004241284],"about_ca_topic_score_codex":0.000010871031,"about_ca_topic_score_gemma":0.000021145022,"teacher_disagreement_score":0.5915954,"about_ca_system_score_codex":0.0000178654,"about_ca_system_score_gemma":0.000024514044,"threshold_uncertainty_score":0.3272124},"labels":[],"label_agreement":null},{"id":"W4393028507","doi":"10.23919/usnc-ursinrsm60317.2024.10465070","title":"Deployment of an RFSoC-Based Correlator at the Deep Dish Development Array","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Software deployment; Computer hardware; Operating system","score_opus":0.01707241550236456,"score_gpt":0.23579146133627193,"score_spread":0.2187190458339074,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393028507","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12802315,0.00029940796,0.86704034,0.00048478143,0.0003519986,0.00009639518,5.8903186e-7,0.00029663194,0.003406703],"genre_scores_gemma":[0.9915393,8.090724e-7,0.0074615567,0.00035515658,0.000029055445,0.000011863784,0.0000025042473,0.000008108369,0.00059163966],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99904794,0.000034883877,0.00020064205,0.00026972414,0.00025783596,0.00018898865],"domain_scores_gemma":[0.99938154,0.0001567368,0.000033332235,0.00032634952,0.000030704763,0.00007134102],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031701778,0.000094586365,0.00008678603,0.000041175823,0.00015664642,0.0001142629,0.0005078779,0.000025419447,0.00006331086],"category_scores_gemma":[0.000019670779,0.000057919555,0.000046194284,0.00026375655,0.000035511188,0.00015915536,0.00009204809,0.000074897325,0.00008270918],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.113533e-7,0.00014393186,0.0064431964,0.00008084503,0.00005561451,0.00004481761,0.003560202,0.0013277966,0.00947682,0.014942793,0.001046924,0.96287656],"study_design_scores_gemma":[0.00044128712,0.00019383701,0.015364719,0.0002796059,0.000031564516,0.000051075764,0.00024868766,0.7360996,0.21727642,0.001310585,0.028036488,0.00066608994],"about_ca_topic_score_codex":0.000018213264,"about_ca_topic_score_gemma":0.00009995487,"teacher_disagreement_score":0.9622105,"about_ca_system_score_codex":0.00007040088,"about_ca_system_score_gemma":0.00014806086,"threshold_uncertainty_score":0.23618908},"labels":[],"label_agreement":null},{"id":"W4393428403","doi":"10.5281/zenodo.1188308","title":"Virtual Chip-Seq Predictions For Tf Binding In Cistrome And Encode-Dream Datasets","year":2018,"lang":"en","type":"dataset","venue":"Figshare","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"ENCODE; Computer science; Dream; Chip; Computational biology; Biology; Neuroscience; Genetics; Telecommunications; Gene","score_opus":0.046120791773983864,"score_gpt":0.2806521390408998,"score_spread":0.23453134726691593,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393428403","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000068332547,0.000073655436,0.00041845263,0.000022557479,0.00021664615,0.00032624658,0.998813,0.00009840572,0.000024227038],"genre_scores_gemma":[0.000167129,0.0000068165764,0.0001575665,0.00009496665,0.000437915,0.00024086151,0.998855,0.000014777469,0.00002496044],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981998,0.000048991165,0.0003262769,0.00074679404,0.0002353841,0.000442707],"domain_scores_gemma":[0.998352,0.0004610738,0.00020770985,0.00077446894,0.00005810043,0.00014663636],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00017536036,0.00028403633,0.00029800096,0.00031476177,0.00025376122,0.00033679456,0.0012815499,0.00024479502,0.0025007862],"category_scores_gemma":[0.0017658366,0.00029368652,0.000062785286,0.00035915946,0.000016789993,0.000464797,0.00066902273,0.0003459305,0.00035864644],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.871353e-7,0.00002704931,0.000004069126,0.00015301217,0.000010815161,0.000024804704,0.000020240974,0.0000051997577,0.0000034492891,0.000004595964,0.9976773,0.002069163],"study_design_scores_gemma":[0.00027045928,0.00014119894,0.00020557428,0.002277274,0.000012537162,0.000052270552,0.0000063533616,0.0060523157,0.000007654917,0.00003565131,0.990585,0.00035369748],"about_ca_topic_score_codex":0.0000329015,"about_ca_topic_score_gemma":0.00014433898,"teacher_disagreement_score":0.0070923003,"about_ca_system_score_codex":0.000061676394,"about_ca_system_score_gemma":0.00017087204,"threshold_uncertainty_score":0.99995154},"labels":[],"label_agreement":null},{"id":"W4393576971","doi":"10.1145/3626202.3637557","title":"HiSpMV: Hybrid Row Distribution and Vector Buffering for Imbalanced SpMV Acceleration on FPGAs","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Acceleration; Computer science; Parallel computing; Distribution (mathematics); Embedded system; Mathematics; Physics","score_opus":0.02127032867942789,"score_gpt":0.25356921540838084,"score_spread":0.23229888672895296,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393576971","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08877195,0.000107949694,0.9085879,0.0009320664,0.0003624541,0.00013403446,0.000010471732,0.00037219436,0.00072102813],"genre_scores_gemma":[0.9985211,0.000006973712,0.00094354764,0.00012511309,0.00016778777,0.00001935745,0.00002933062,0.0000060761995,0.00018069458],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99929905,0.000010554927,0.0001141745,0.00030512366,0.00009659143,0.00017453368],"domain_scores_gemma":[0.9996468,0.0001238014,0.0000184856,0.00013241573,0.00003143641,0.000047103167],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014231143,0.000088264416,0.00008109752,0.000033960638,0.00012429709,0.00041826774,0.00013525721,0.000021298996,0.0000044994254],"category_scores_gemma":[0.000059852064,0.00007579049,0.00003398679,0.00011887485,0.000009660549,0.00037703745,0.000040280833,0.00006376203,0.000012774478],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011145311,0.00003275498,0.0005265559,0.00012461304,0.000018105658,0.000018810573,0.00014613614,0.0002607774,0.022084475,0.33189493,0.0029663749,0.64192533],"study_design_scores_gemma":[0.00022169619,0.00016584594,0.0053841146,0.00012029604,0.0000074751842,0.000030028812,0.000007555043,0.9515436,0.032415397,0.005192499,0.004691679,0.00021978495],"about_ca_topic_score_codex":0.000011065676,"about_ca_topic_score_gemma":0.0000034445889,"teacher_disagreement_score":0.95128286,"about_ca_system_score_codex":0.00005748572,"about_ca_system_score_gemma":0.000025110636,"threshold_uncertainty_score":0.40333655},"labels":[],"label_agreement":null},{"id":"W4393640756","doi":"10.5281/zenodo.1209308","title":"Virtual Chip-Seq Predictions For Tf Binding In Cistrome And Encode-Dream Datasets","year":2018,"lang":"en","type":"dataset","venue":"Figshare","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"ENCODE; Computational biology; Computer science; Dream; Biology; Genetics; Neuroscience; Gene","score_opus":0.046120791773983864,"score_gpt":0.2806521390408998,"score_spread":0.23453134726691593,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393640756","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000068332547,0.000073655436,0.00041845263,0.000022557479,0.00021664615,0.00032624658,0.998813,0.00009840572,0.000024227038],"genre_scores_gemma":[0.000167129,0.0000068165764,0.0001575665,0.00009496665,0.000437915,0.00024086151,0.998855,0.000014777469,0.00002496044],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981998,0.000048991165,0.0003262769,0.00074679404,0.0002353841,0.000442707],"domain_scores_gemma":[0.998352,0.0004610738,0.00020770985,0.00077446894,0.00005810043,0.00014663636],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00017536036,0.00028403633,0.00029800096,0.00031476177,0.00025376122,0.00033679456,0.0012815499,0.00024479502,0.0025007862],"category_scores_gemma":[0.0017658366,0.00029368652,0.000062785286,0.00035915946,0.000016789993,0.000464797,0.00066902273,0.0003459305,0.00035864644],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.871353e-7,0.00002704931,0.000004069126,0.00015301217,0.000010815161,0.000024804704,0.000020240974,0.0000051997577,0.0000034492891,0.000004595964,0.9976773,0.002069163],"study_design_scores_gemma":[0.00027045928,0.00014119894,0.00020557428,0.002277274,0.000012537162,0.000052270552,0.0000063533616,0.0060523157,0.000007654917,0.00003565131,0.990585,0.00035369748],"about_ca_topic_score_codex":0.0000329015,"about_ca_topic_score_gemma":0.00014433898,"teacher_disagreement_score":0.0070923003,"about_ca_system_score_codex":0.000061676394,"about_ca_system_score_gemma":0.00017087204,"threshold_uncertainty_score":0.99995154},"labels":[],"label_agreement":null},{"id":"W4393718762","doi":"10.5281/zenodo.823296","title":"Datasets For Predicting Tf Binding Using Virtual Chip-Seq","year":2018,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Chip; Computational biology; Data mining; Biology; Telecommunications","score_opus":0.06458392582838181,"score_gpt":0.2803095754634961,"score_spread":0.2157256496351143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393718762","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0003007366,0.000032327025,0.07452344,0.00007266492,0.0005106451,0.0005383206,0.9226385,0.00082609325,0.00055727654],"genre_scores_gemma":[0.0009171752,0.000025720126,0.0011452456,0.00013072477,0.000959895,8.110061e-8,0.99590516,0.00086248864,0.000053519558],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9967419,0.00031930814,0.0004969791,0.0010533266,0.00061169063,0.0007767748],"domain_scores_gemma":[0.99739313,0.000114745075,0.00041622753,0.001303364,0.00050106546,0.0002714827],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0014963867,0.00034139425,0.00032408282,0.000538754,0.0045535252,0.0025989348,0.0043962346,0.00019580542,0.00087812083],"category_scores_gemma":[0.0021040582,0.00037500725,0.00010532967,0.00085234025,0.00017036905,0.0007602646,0.003976613,0.00052856095,0.0022267774],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000024102778,0.00006029232,7.5955666e-7,0.00012309864,0.000047892958,0.000019351462,0.00011558811,0.000033713477,0.00062384683,0.00021454769,0.9746628,0.02409569],"study_design_scores_gemma":[0.0003559751,0.0003062727,0.0000076138253,0.00021602634,0.000039256414,0.00018578954,0.00004184044,0.010768205,0.00008680148,0.000058347658,0.9875398,0.00039406674],"about_ca_topic_score_codex":0.00004230417,"about_ca_topic_score_gemma":0.0000010721317,"teacher_disagreement_score":0.0733782,"about_ca_system_score_codex":0.00023228975,"about_ca_system_score_gemma":0.000023062556,"threshold_uncertainty_score":0.9998702},"labels":[],"label_agreement":null},{"id":"W4393891185","doi":"10.5281/zenodo.1188307","title":"Virtual Chip-Seq Predictions For Tf Binding In Cistrome And Encode-Dream Datasets","year":2018,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"ENCODE; Computer science; Dream; Computational biology; Psychology; Biology; Genetics; Neuroscience; Gene","score_opus":0.0372425169514423,"score_gpt":0.25867396446351104,"score_spread":0.22143144751206872,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393891185","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0002528066,0.0000368854,0.033792768,0.00015033204,0.00024388527,0.000502639,0.96393317,0.0004440854,0.0006434398],"genre_scores_gemma":[0.002883776,0.00009931823,0.00035629814,0.000081463746,0.00032639047,2.38673e-7,0.99573743,0.00042469957,0.00009035889],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99756396,0.00027778058,0.00039190456,0.0008534594,0.00038089586,0.00053197937],"domain_scores_gemma":[0.99834013,0.00011753512,0.00020115788,0.0008911695,0.0002311024,0.00021891056],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.001200384,0.0002490518,0.00025912447,0.00060275383,0.001973791,0.0014581338,0.0023925048,0.00015318369,0.00060575805],"category_scores_gemma":[0.0014701603,0.0002740808,0.00004983109,0.000744627,0.00018642245,0.00055982993,0.0024016278,0.00044673838,0.0010828716],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000030007727,0.00008124909,0.0000010871413,0.000076300035,0.000022349139,0.00001719027,0.00013351432,0.000013202546,0.00013428589,0.00034318265,0.9819298,0.017244881],"study_design_scores_gemma":[0.00042609128,0.0003972149,0.00010402628,0.00013269717,0.000017407421,0.00015017495,0.000039220085,0.003032043,0.000014713153,0.00009332342,0.9953213,0.00027178944],"about_ca_topic_score_codex":0.000042286058,"about_ca_topic_score_gemma":0.0000044988064,"teacher_disagreement_score":0.03343647,"about_ca_system_score_codex":0.0001484895,"about_ca_system_score_gemma":0.000015870455,"threshold_uncertainty_score":0.99997115},"labels":[],"label_agreement":null},{"id":"W4396949573","doi":"10.1109/isqed60706.2024.10528365","title":"Fast Current Constraints Generation for Chip Safety","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Semiconductor Research Corporation","keywords":"Computer science; Current (fluid); System on a chip; Chip; Embedded system; Electrical engineering; Engineering; Telecommunications","score_opus":0.05402567065239991,"score_gpt":0.2941325262833827,"score_spread":0.2401068556309828,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4396949573","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0007211204,0.00032356402,0.9908496,0.0004845,0.00093744526,0.00009343958,0.0000044758576,0.0002700678,0.0063157803],"genre_scores_gemma":[0.99225295,0.000008656875,0.0069427774,0.00012417743,0.00038904414,0.000009950236,0.000010140662,0.000004027979,0.00025829306],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994449,0.000009755812,0.000113672206,0.00022278962,0.00007642879,0.00013245131],"domain_scores_gemma":[0.9997455,0.000061168714,0.000011131404,0.00011460815,0.000029147563,0.00003845967],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017096693,0.00005637007,0.00005075788,0.000039646395,0.00008685936,0.00021794322,0.00016557456,0.000015619047,0.000024441586],"category_scores_gemma":[0.000027036984,0.00004605789,0.00004305521,0.00012506993,0.000017922452,0.00020138442,0.000030068735,0.000048764206,0.00004994563],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.26366775e-8,0.0000049309806,0.000024765892,0.000013531259,0.000002529095,9.923535e-7,0.000078794335,0.000027790993,0.0015453062,0.1985101,0.0011689996,0.79862225],"study_design_scores_gemma":[0.00008331877,0.00002062827,0.00013031108,0.000039256196,0.0000033177646,0.000015262562,0.0000071557633,0.9833194,0.0012421998,0.002629791,0.012402379,0.00010700411],"about_ca_topic_score_codex":0.0000017423749,"about_ca_topic_score_gemma":0.0000036909016,"teacher_disagreement_score":0.9915318,"about_ca_system_score_codex":0.000018024886,"about_ca_system_score_gemma":0.00006378095,"threshold_uncertainty_score":0.21016315},"labels":[],"label_agreement":null},{"id":"W4400034195","doi":"10.1109/ets61313.2024.10567190","title":"Combining Built-In Redundancy Analysis with ECC for Memory Testing","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Computer science; Redundancy (engineering); Reliability engineering; Parallel computing; Operating system; Engineering","score_opus":0.0374927988206278,"score_gpt":0.2747800540312756,"score_spread":0.23728725521064778,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4400034195","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03092542,0.00023865339,0.9496244,0.00048819953,0.00010637105,0.00011928693,9.1567705e-7,0.0005588885,0.01793783],"genre_scores_gemma":[0.9445072,5.8257706e-7,0.054589663,0.00011541217,0.000047172776,0.000021037578,0.0000020199357,0.000010183479,0.000706739],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885416,0.000020620997,0.00021284452,0.00045188193,0.00015204473,0.00030846655],"domain_scores_gemma":[0.9990422,0.0005042656,0.000034975656,0.00029861517,0.00006127124,0.000058634003],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044807114,0.000114769726,0.00019163585,0.00037944634,0.00010461231,0.0003455593,0.0004188786,0.000028946542,0.000006536617],"category_scores_gemma":[0.00014952732,0.000090229165,0.000074104006,0.0028778452,0.000019840907,0.00037347927,0.00007545418,0.00011205292,0.000008745385],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.5419234e-7,0.0000798489,0.05467513,0.00021499819,0.0003828544,0.00030684765,0.0018832252,0.0141678145,0.0023523897,0.059524372,0.00048206383,0.8659297],"study_design_scores_gemma":[0.00016904947,0.00008491716,0.003605998,0.00016039865,0.000070202674,0.000021288317,0.00008397398,0.9924145,0.00039810088,0.002663494,0.00013063337,0.00019749772],"about_ca_topic_score_codex":0.00017852215,"about_ca_topic_score_gemma":0.00017323584,"teacher_disagreement_score":0.9782466,"about_ca_system_score_codex":0.00003400067,"about_ca_system_score_gemma":0.00010776406,"threshold_uncertainty_score":0.36794385},"labels":[],"label_agreement":null},{"id":"W4401023825","doi":"10.24963/ijcai.2024/616","title":"StarFT: Robust Fine-tuning of Zero-shot Models via Spuriosity Alignment","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Kootenay Association for Science & Technology","funders":"National Science and Technology Major Project","keywords":"Adaptation (eye); Computer science; Test (biology); Transfer (computing); Parallel computing; Physics","score_opus":0.06075186670880472,"score_gpt":0.24759304127799764,"score_spread":0.1868411745691929,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401023825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010261872,0.00031936207,0.971963,0.00031835987,0.00022017185,0.00006701022,0.000001910954,0.00030222873,0.01654612],"genre_scores_gemma":[0.98429585,0.0000064066708,0.014917166,0.00012837438,0.00004146981,0.0000028224988,0.0000017514792,0.000008334909,0.00059782603],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881864,0.000027695374,0.0002497142,0.00035688237,0.000289877,0.00025717643],"domain_scores_gemma":[0.99937296,0.000101605096,0.00003937157,0.0003580793,0.000045891175,0.000082083105],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030607192,0.00012284465,0.00015578643,0.00009952794,0.000076585624,0.00013295506,0.0005200905,0.000039552782,0.00003624334],"category_scores_gemma":[0.000012554904,0.00010574614,0.00007972753,0.00035760005,0.000024831785,0.00052131724,0.00023650884,0.0001125738,0.000028161041],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.085927e-7,0.00016587235,0.00093343813,0.00030923364,0.0001167584,0.00021108192,0.0030978913,0.14325394,0.03968613,0.45254946,0.0039836112,0.3556921],"study_design_scores_gemma":[0.000063369356,0.00004056913,0.000077667624,0.00010478931,0.000008004891,0.000017751612,0.000014178988,0.97562647,0.00528907,0.018451078,0.00016306527,0.00014397058],"about_ca_topic_score_codex":0.00017496177,"about_ca_topic_score_gemma":0.000018034589,"teacher_disagreement_score":0.97403395,"about_ca_system_score_codex":0.000040663912,"about_ca_system_score_gemma":0.00006530511,"threshold_uncertainty_score":0.43122023},"labels":[],"label_agreement":null},{"id":"W4401328687","doi":"10.1109/mm.2024.3436008","title":"A Comparison of Single-Ended, NRZ Unidirectional Signaling and Single-Ended, NRZ Simultaneous-Bidirectional Signaling for Die-to-Die Links","year":2024,"lang":"en","type":"article","venue":"IEEE Micro","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Die (integrated circuit); Computer science; Electronic engineering; Engineering","score_opus":0.05331171728180428,"score_gpt":0.29899589557327844,"score_spread":0.24568417829147415,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401328687","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33122325,0.0046141855,0.65960324,0.00049782865,0.0021830772,0.00042701853,0.00007075194,0.0006499472,0.0007306861],"genre_scores_gemma":[0.97751397,0.000009466635,0.021108901,0.00020344974,0.00069153873,0.00002645934,0.000015962489,0.000046122757,0.00038412542],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9972116,0.000088475295,0.00072873634,0.0009366066,0.00044522903,0.0005893861],"domain_scores_gemma":[0.9966672,0.0022755219,0.00018758205,0.00029283474,0.0003589508,0.00021789111],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000557154,0.00036525767,0.0005165614,0.0004317615,0.00042120423,0.0004925723,0.00050076377,0.00024241048,0.000009765778],"category_scores_gemma":[0.00029484034,0.00038310097,0.00022315365,0.0005951727,0.00011021812,0.00034825038,0.00013131625,0.00047460146,0.000020724648],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000953451,0.00021516984,0.00032681107,0.00020522557,0.00010704765,0.000049055743,0.0013032155,0.011408999,0.8938647,0.00029961305,0.00062960165,0.09158102],"study_design_scores_gemma":[0.0005252151,0.0005797265,0.000026838827,0.00083731796,0.00008311712,0.00017760372,0.00020603102,0.2413035,0.73847955,0.0018222576,0.015267963,0.00069085514],"about_ca_topic_score_codex":0.000044647695,"about_ca_topic_score_gemma":0.000044825003,"teacher_disagreement_score":0.6462907,"about_ca_system_score_codex":0.00018113028,"about_ca_system_score_gemma":0.00019480068,"threshold_uncertainty_score":0.9998621},"labels":[],"label_agreement":null},{"id":"W4401414663","doi":"10.1109/iseda62518.2024.10617677","title":"FPGA Divide-and-Conquer Placement using Deep Reinforcement Learning","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Machine Intelligence Institute","keywords":"Divide and conquer algorithms; Field-programmable gate array; Computer science; Reinforcement learning; Computer architecture; Artificial intelligence; Embedded system; Programming language","score_opus":0.029344314839098943,"score_gpt":0.26348098540636566,"score_spread":0.23413667056726672,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401414663","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007627317,0.00054247124,0.977866,0.00026463016,0.00022363364,0.000070013986,3.700086e-8,0.0004057463,0.013000138],"genre_scores_gemma":[0.9951879,0.000015411282,0.0028232841,0.00026986876,0.000081278675,0.0000040434165,9.809695e-7,0.000008223573,0.0016090052],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99899113,0.000026586105,0.00018739158,0.0003219231,0.00020520615,0.00026778615],"domain_scores_gemma":[0.99961,0.0001010367,0.000026285063,0.00015859786,0.000024435885,0.00007962561],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031922586,0.000113291535,0.00009696918,0.00009823929,0.00018261244,0.00045820067,0.00020502359,0.000029183737,0.00007453582],"category_scores_gemma":[0.00003538943,0.00009477773,0.00003711269,0.00021815102,0.000019643045,0.00042528505,0.00026225758,0.00014999774,0.00006222009],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.5730537e-7,0.000016166101,0.0021685183,0.00013562432,0.000077864934,0.0001258346,0.0027408407,0.14820985,0.004541475,0.15115392,0.00030713898,0.6905225],"study_design_scores_gemma":[0.0000766744,0.000039227703,0.00007770327,0.00008368849,0.00000845779,0.000038461723,0.000056196473,0.99453837,0.00067594886,0.0006457588,0.0036104757,0.00014902701],"about_ca_topic_score_codex":0.00006704571,"about_ca_topic_score_gemma":0.000003905861,"teacher_disagreement_score":0.9875606,"about_ca_system_score_codex":0.00005400984,"about_ca_system_score_gemma":0.000042249856,"threshold_uncertainty_score":0.44184396},"labels":[],"label_agreement":null},{"id":"W4403278921","doi":"10.1109/fpl64840.2024.00016","title":"Better Together: Combining Analytical and Annealing Methods for FPGA Placement","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Simulated annealing; Annealing (glass); Parallel computing; Embedded system; Algorithm; Materials science","score_opus":0.05415036455726825,"score_gpt":0.3706481131847995,"score_spread":0.3164977486275313,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4403278921","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0035267288,0.00051498436,0.99019146,0.0020180936,0.00020671212,0.000090182635,6.2834357e-7,0.00025623216,0.0031949996],"genre_scores_gemma":[0.4746039,0.000006479725,0.5230847,0.0016095557,0.00013860129,0.000018935923,0.0000018031269,0.000013718416,0.0005223466],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991334,0.000046140263,0.00016505478,0.00033905337,0.000081361286,0.00023500551],"domain_scores_gemma":[0.9990112,0.0007181493,0.00001500347,0.00015448811,0.000026028281,0.00007512658],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008897452,0.000092640286,0.00012327559,0.00007833954,0.000105685576,0.00038122392,0.00019575922,0.00003468151,0.000013767115],"category_scores_gemma":[0.00007034667,0.00007467831,0.000050762555,0.0001823997,0.000021946093,0.00020400451,0.000117170566,0.00008863446,0.0000061865317],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.5794019e-7,0.000007220823,0.0003164962,0.000048369046,0.000030577616,0.0000069431526,0.00047748254,0.00005411835,0.00076652213,0.072272964,0.0007253222,0.9252938],"study_design_scores_gemma":[0.00012164744,0.00006105401,0.00006244169,0.00005285535,0.000013888853,0.000017997801,0.000053496224,0.9826273,0.0011552979,0.008595758,0.007111369,0.0001269422],"about_ca_topic_score_codex":0.00000769751,"about_ca_topic_score_gemma":8.070666e-7,"teacher_disagreement_score":0.98257315,"about_ca_system_score_codex":0.000016137705,"about_ca_system_score_gemma":0.000025139441,"threshold_uncertainty_score":0.36761507},"labels":[],"label_agreement":null},{"id":"W4404057397","doi":"10.1109/socc62300.2024.10737861","title":"Assessing the Circuit Requirements for a Real-Time Spectrum Analyzer on 65-nm CMOS Technology","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Spectrum analyzer; CMOS; Computer science; Electronic engineering; Engineering; Telecommunications","score_opus":0.05166688467334686,"score_gpt":0.3288348053439317,"score_spread":0.2771679206705849,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404057397","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01575007,0.000120467324,0.89328736,0.013081548,0.0005155302,0.00037287435,0.0000021410244,0.0017053279,0.0751647],"genre_scores_gemma":[0.9945891,0.000006197114,0.0024615764,0.00044584085,0.00018173229,0.00003644292,0.0000021682654,0.000019004023,0.0022579443],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984736,0.00003428718,0.00024976337,0.00055215333,0.00024326364,0.00044693254],"domain_scores_gemma":[0.99893117,0.0003190938,0.00005587257,0.0006039283,0.00004119469,0.000048747148],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00057999155,0.0001588333,0.00016264032,0.0002720548,0.00030694663,0.0008549708,0.00090537034,0.000080133264,0.00004621999],"category_scores_gemma":[0.00009289496,0.000105112485,0.00010372607,0.0010570148,0.000057137095,0.0005146227,0.00014774328,0.00017748999,0.000217477],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.9114236e-7,0.00006178487,0.0006684077,0.000048516515,0.000091714,0.000075597854,0.00022603446,0.0000457687,0.026367165,0.49281842,0.004767935,0.47482848],"study_design_scores_gemma":[0.00047326522,0.00044407885,0.0018298895,0.0005856552,0.0000801041,0.00016264021,0.00022903422,0.69074833,0.0135966465,0.27893582,0.012119331,0.0007952241],"about_ca_topic_score_codex":0.000030515163,"about_ca_topic_score_gemma":0.0000061677797,"teacher_disagreement_score":0.97883904,"about_ca_system_score_codex":0.00008362138,"about_ca_system_score_gemma":0.00011242836,"threshold_uncertainty_score":0.8244503},"labels":[],"label_agreement":null},{"id":"W4404577475","doi":"10.1109/epeps61853.2024.10754066","title":"An Efficient Machine Learning Approach for PSIJ Analysis in a Chain of CMOS Inverters","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Computer science; Chain (unit); Electronic engineering; Computer architecture; Engineering","score_opus":0.01986821825024623,"score_gpt":0.25512071318307544,"score_spread":0.2352524949328292,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404577475","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04728598,0.00013076937,0.9511815,0.00006401514,0.000030429796,0.00010063465,0.0000014498708,0.00014442495,0.0010608329],"genre_scores_gemma":[0.981676,0.0000010688937,0.018138932,0.000054222324,0.000014173104,0.000012456067,0.000011214182,0.000005649335,0.000086293934],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99904525,0.000054168064,0.00021094615,0.00035528946,0.0001406327,0.00019370498],"domain_scores_gemma":[0.99958223,0.00009848398,0.00003373618,0.0002092343,0.000025113282,0.000051186526],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006346072,0.00008518219,0.00018432977,0.0004903847,0.000042395597,0.00009188936,0.00036668064,0.000029497716,0.0000049137448],"category_scores_gemma":[0.00003876499,0.00007028931,0.00011270365,0.0017901148,0.000016865248,0.00011644638,0.000049668226,0.00010407684,0.0000012758371],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.337914e-7,0.00017257,0.023308342,0.00014998887,0.00013473358,0.000010674096,0.0032698766,0.72277135,0.0025374424,0.021788053,0.000015510866,0.22584091],"study_design_scores_gemma":[0.00009485771,0.000057464895,0.0007715571,0.000013856272,0.00002740571,0.000002030303,0.00008049144,0.9985415,0.00020698523,0.00009791691,0.00001761187,0.0000883572],"about_ca_topic_score_codex":0.00025219866,"about_ca_topic_score_gemma":0.000047209807,"teacher_disagreement_score":0.93439,"about_ca_system_score_codex":0.000027240369,"about_ca_system_score_gemma":0.000031084568,"threshold_uncertainty_score":0.28663146},"labels":[],"label_agreement":null},{"id":"W4404609305","doi":"10.1109/epeps61853.2024.10754479","title":"Hand-Drawn Circuit Schematic Digitization and Netlisting Using Machine Learning with Emphasis on Signal Integrity Applications","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Schematic; Emphasis (telecommunications); Digitization; Signal integrity; Computer science; SIGNAL (programming language); Electrical engineering; Electronic engineering; Engineering; Telecommunications; Programming language","score_opus":0.0414855787540066,"score_gpt":0.26353408024771063,"score_spread":0.22204850149370403,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404609305","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0446234,0.00024220147,0.9519038,0.00010890163,0.000019225885,0.00013367724,0.0000010428778,0.00042154998,0.0025461842],"genre_scores_gemma":[0.9916137,0.000002796319,0.008095342,0.00007948064,0.00005517881,0.000013791646,0.0000067442465,0.000013838991,0.000119119046],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990053,0.000036390782,0.00018091683,0.00039090659,0.00019368462,0.000192797],"domain_scores_gemma":[0.9993981,0.000261262,0.000052219064,0.00015335488,0.000060231083,0.00007484189],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00023748595,0.00013499557,0.00012658042,0.00013896804,0.0005761989,0.0015172759,0.00017588452,0.000038333368,0.000011892882],"category_scores_gemma":[0.0000588578,0.00010619145,0.000024731144,0.0006301589,0.0000695237,0.00046444056,0.00006628574,0.00027856693,0.000011360868],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.469581e-7,0.00006320452,0.016400672,0.00034335238,0.00005046415,0.000035637728,0.0017194045,0.0040245317,0.008410104,0.12398646,0.000007676985,0.84495807],"study_design_scores_gemma":[0.00009078189,0.000054370375,0.00023136573,0.00032378695,0.000015865537,0.000109139495,0.0000474389,0.99540895,0.0012218193,0.001975427,0.0003512363,0.00016979102],"about_ca_topic_score_codex":0.0000913751,"about_ca_topic_score_gemma":0.000017249637,"teacher_disagreement_score":0.99138445,"about_ca_system_score_codex":0.000045869998,"about_ca_system_score_gemma":0.000085703985,"threshold_uncertainty_score":0.9995192},"labels":[],"label_agreement":null},{"id":"W4404848376","doi":"10.1109/itc51657.2024.00060","title":"Power-Aware Test Scheduling for Memory BIST","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Computer science; Built-in self-test; Embedded system; Scheduling (production processes); Reliability engineering; Engineering","score_opus":0.02113130188272484,"score_gpt":0.2659945834382687,"score_spread":0.24486328155554388,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404848376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012138028,0.0005910091,0.9764512,0.0012814195,0.0005306167,0.00009202135,0.000003035013,0.0008845475,0.018952314],"genre_scores_gemma":[0.97630924,0.0000027630156,0.0211118,0.00041776366,0.0001467673,0.00001195615,0.0000016065826,0.000011000364,0.001987118],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992035,0.0000060187617,0.00013078755,0.0003209285,0.00010879598,0.00022995142],"domain_scores_gemma":[0.99921674,0.00042907486,0.000014718147,0.0002269936,0.000048289618,0.000064174325],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021024242,0.00008791946,0.00008200233,0.000080305945,0.00012242552,0.00039230767,0.00041157295,0.000032674936,0.000030101717],"category_scores_gemma":[0.000128092,0.000073494164,0.00007164106,0.00031085868,0.000015492547,0.0003232929,0.00008493073,0.0000810208,0.00012889593],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.128034e-8,0.00005587049,0.00065096084,0.00019928858,0.000024590914,0.00008832647,0.00060063234,0.00013861129,0.0059960796,0.13146429,0.0058569894,0.85492426],"study_design_scores_gemma":[0.00012880961,0.0001000708,0.00016742758,0.00016488285,0.0000060762727,0.000054144733,0.000113456765,0.9797351,0.0032693008,0.005454502,0.010523987,0.000282292],"about_ca_topic_score_codex":0.000009220881,"about_ca_topic_score_gemma":0.0000033238464,"teacher_disagreement_score":0.97959644,"about_ca_system_score_codex":0.000020550548,"about_ca_system_score_gemma":0.00008455593,"threshold_uncertainty_score":0.3783032},"labels":[],"label_agreement":null},{"id":"W4405937423","doi":"10.1109/iccais63750.2024.10814271","title":"Anomaly Detection in Dynamic Power Events Using Data Fusion for Chip Design","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada); McMaster University","funders":"","keywords":"Anomaly detection; Chip; Computer science; System on a chip; Sensor fusion; Power (physics); Embedded system; Data mining; Artificial intelligence; Telecommunications; Physics","score_opus":0.08861643092463771,"score_gpt":0.318515474037961,"score_spread":0.22989904311332326,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405937423","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.089842536,0.00011700964,0.90921193,0.000057827267,0.0003535131,0.00014655563,0.0000022180898,0.00015513778,0.000113270646],"genre_scores_gemma":[0.9722312,0.0000019061938,0.027621886,0.000043288594,0.000021804051,0.0000034081406,0.0000042373804,0.0000075007047,0.00006474626],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99916244,0.000034124067,0.00013975137,0.00038494993,0.00009616952,0.00018258631],"domain_scores_gemma":[0.99946386,0.0001188063,0.000019689549,0.00035421253,0.000015642368,0.00002778168],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005090534,0.000073123556,0.00006844327,0.00014213122,0.000074994896,0.00012281504,0.00050154433,0.000035161036,0.00000505163],"category_scores_gemma":[0.00005990971,0.00006494999,0.000022128246,0.00039309997,0.00000496334,0.00067349704,0.00019527022,0.000066964334,0.000010436425],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.377132e-7,0.00004632449,0.0008989897,0.00005662091,0.000011919759,0.0000292564,0.00026457856,0.0012234193,0.09847645,0.00094339997,0.000051697505,0.8979964],"study_design_scores_gemma":[0.00008257593,0.000034469453,0.0026210023,0.00007243086,0.0000031716745,0.000022791657,0.000009261276,0.9943614,0.0006662338,0.0019797548,0.000057144916,0.00008976298],"about_ca_topic_score_codex":0.00006444917,"about_ca_topic_score_gemma":0.00011101771,"teacher_disagreement_score":0.99313796,"about_ca_system_score_codex":0.000058255104,"about_ca_system_score_gemma":0.000058120488,"threshold_uncertainty_score":0.2648584},"labels":[],"label_agreement":null},{"id":"W4406669948","doi":"10.1016/b978-0-08-093854-7.50011-2","title":"10.1016/b978-0-08-093854-7.50011-2","year":2000,"lang":"en","type":"book-chapter","venue":"Time to knit","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Electronic circuit; Computer security; Computer science; Engineering; Electrical engineering","score_opus":0.013461821114455421,"score_gpt":0.17598226140703477,"score_spread":0.16252044029257934,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406669948","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[1.3211154e-7,0.00030163687,0.0004025003,0.00018188509,0.0000096096755,0.00022856977,0.00002277605,0.0006137952,0.9982391],"genre_scores_gemma":[0.000003784108,5.485339e-7,0.00039059544,0.00014078387,0.00046539892,0.000010094314,0.000028645114,0.000074854295,0.9988853],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9976115,0.000023478811,0.00043829595,0.0008767336,0.00049751747,0.00055242976],"domain_scores_gemma":[0.9981591,0.00012555635,0.00016800394,0.0011191511,0.000110276094,0.00031788193],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00021522588,0.0005089718,0.0005154047,0.00031457352,0.00018077905,0.00025624922,0.0017455829,0.00029972123,0.97548693],"category_scores_gemma":[0.00003487284,0.0005315412,0.00023251658,0.00012807547,0.000055095985,0.00023861814,0.00037086473,0.000472055,0.9961219],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.4603717e-7,0.000012278065,8.707905e-9,0.000011587236,0.000029914447,0.00007956546,0.000016464428,0.000022377415,0.000005395887,0.0009015353,0.0732052,0.925715],"study_design_scores_gemma":[0.00012272669,0.00012605153,8.9694333e-7,0.00020959422,0.000026616495,0.00006769096,7.969506e-8,0.0006970038,0.000006897871,0.0016109172,0.99649197,0.00063954666],"about_ca_topic_score_codex":0.000013390963,"about_ca_topic_score_gemma":2.6682815e-7,"teacher_disagreement_score":0.9250755,"about_ca_system_score_codex":0.0000864888,"about_ca_system_score_gemma":0.00014218267,"threshold_uncertainty_score":0.9997136},"labels":[],"label_agreement":null},{"id":"W4408016951","doi":"10.1109/ojsscs.2025.3546889","title":"Simultaneous Bidirectional Signaling for Die-to-Die Links: Signal Integrity Challenges and Hybrid Circuits","year":2025,"lang":"en","type":"article","venue":"IEEE Open Journal of the Solid-State Circuits Society","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Die (integrated circuit); Signal integrity; SIGNAL (programming language); Electronic circuit; Computer science; Engineering; Electrical engineering; Printed circuit board","score_opus":0.05023149463749195,"score_gpt":0.30844015203189745,"score_spread":0.2582086573944055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408016951","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18124272,0.008095293,0.7936966,0.009496734,0.0040551084,0.0016002979,0.000079234,0.0001377028,0.001596342],"genre_scores_gemma":[0.994711,0.0006955636,0.0015734803,0.0020117743,0.00038334916,0.000020449063,9.1041335e-7,0.000028974968,0.0005745038],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971213,0.00024303836,0.00088213175,0.0005901018,0.0005320113,0.0006314336],"domain_scores_gemma":[0.99600166,0.0016899786,0.0006332356,0.00044798607,0.0009427249,0.00028444314],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00259708,0.00035278854,0.00066022406,0.00012807001,0.00089593866,0.00072092173,0.0029471312,0.00016038137,0.0000039641313],"category_scores_gemma":[0.0006284408,0.00027662984,0.00055727805,0.00036564827,0.00014255839,0.0007909008,0.00053694926,0.0011748428,0.0000036642334],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008128373,0.0002847443,0.00024482596,0.0002750569,0.00077325164,0.00009219309,0.009793805,0.018469313,0.042319153,0.0007202901,0.003181058,0.9238382],"study_design_scores_gemma":[0.01556137,0.0032022805,0.0054018963,0.011880441,0.0012494074,0.00359803,0.007710792,0.35373285,0.29775244,0.24934475,0.045027543,0.0055381907],"about_ca_topic_score_codex":0.000022477116,"about_ca_topic_score_gemma":0.000021267108,"teacher_disagreement_score":0.9183,"about_ca_system_score_codex":0.00023966549,"about_ca_system_score_gemma":0.0008038899,"threshold_uncertainty_score":0.9999686},"labels":[],"label_agreement":null},{"id":"W4408662702","doi":"10.12737/2219-0767-2025-44-51","title":"A set-theoretic model of a test structure for verifying in silicon libraries of standard digital elements","year":2025,"lang":"en","type":"article","venue":"Modeling of systems and processes","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Mitel (Canada)","funders":"","keywords":"Set (abstract data type); Computer science; Test (biology); Programming language; Geology","score_opus":0.02561653560717215,"score_gpt":0.25223050171891986,"score_spread":0.22661396611174772,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408662702","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43988025,0.0014589651,0.55828124,0.000015613348,0.000022283513,0.00014657031,0.000091742986,0.000013516161,0.000089822584],"genre_scores_gemma":[0.9984211,0.000018693945,0.0015247419,0.0000048629777,0.000005948937,0.000008601995,0.0000029431662,0.000004615495,0.000008548196],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991239,0.000006579619,0.00044607997,0.00017975735,0.00012382782,0.00011990136],"domain_scores_gemma":[0.9992911,0.00017128793,0.00016920891,0.0001235773,0.00022723856,0.00001755704],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014738477,0.00008980078,0.00028833366,0.0001228869,0.000037145586,0.000079662794,0.00022187819,0.000042168067,1.0465242e-7],"category_scores_gemma":[0.0002824225,0.0000776834,0.000021662005,0.00025728755,0.000039189777,0.00038498576,0.00006776615,0.000040680985,6.3294956e-9],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002392445,0.00008238348,0.05822172,0.040029623,0.00006540188,0.0000010426967,0.009224814,0.78363776,0.009865886,0.08047941,0.000011689508,0.01835632],"study_design_scores_gemma":[0.00028389794,0.0000709196,0.0000071493723,0.0014190021,0.000006939522,7.9194086e-7,0.00035997585,0.9629661,0.0028317021,0.031986736,0.0000015569533,0.00006523276],"about_ca_topic_score_codex":0.00002512047,"about_ca_topic_score_gemma":0.000004610003,"teacher_disagreement_score":0.5585408,"about_ca_system_score_codex":0.000006999834,"about_ca_system_score_gemma":0.00024275917,"threshold_uncertainty_score":0.3167837},"labels":[],"label_agreement":null},{"id":"W4408674003","doi":"10.14447/jnmes.v28i1.a04","title":"An Experimental Investigation on Feature Extraction and Fault Detection in Analog Circuits Using Fuzzy Logic and Neural Network","year":2025,"lang":"en","type":"article","venue":"Journal of New Materials for Electrochemical Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Fuzzy logic; Artificial neural network; Computer science; Pattern recognition (psychology); Artificial intelligence; Feature extraction; Feature (linguistics); Fault (geology); Electronic circuit; Fault detection and isolation; Engineering; Electrical engineering","score_opus":0.03184020385465785,"score_gpt":0.2937701139476578,"score_spread":0.26192991009299993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408674003","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95830333,0.0007679164,0.040094815,0.00009483611,0.0005373331,0.00017136351,4.4748285e-7,0.000019184223,0.0000107840215],"genre_scores_gemma":[0.9991019,0.000008475699,0.00025483646,0.00009394746,0.0005242857,0.000003915611,0.0000015394461,0.0000061178134,0.0000050189956],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99894595,0.00009762396,0.00037927457,0.0002087053,0.00015302906,0.0002154428],"domain_scores_gemma":[0.99935555,0.000072871655,0.0003133868,0.00008230939,0.00008033156,0.00009554446],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004792691,0.00012545659,0.00026721173,0.00013624906,0.000102039,0.0002763213,0.00013450182,0.00012263696,2.2133648e-7],"category_scores_gemma":[0.00007526439,0.00010981986,0.000028111646,0.0002220657,0.000017632232,0.0004517132,0.000013855365,0.00014393347,5.4691387e-8],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012225831,0.00001651021,0.00023731205,0.00003688569,0.000008337771,0.0000036478841,0.00007472158,0.00040657382,0.9959946,0.0004921995,0.00002903676,0.0026879227],"study_design_scores_gemma":[0.0007298449,0.0005719305,0.0010465301,0.000316191,0.000018216337,0.0005397638,0.0000573277,0.02887213,0.963732,0.00394803,0.000019851188,0.00014819669],"about_ca_topic_score_codex":0.000035068617,"about_ca_topic_score_gemma":0.0000041557496,"teacher_disagreement_score":0.040798545,"about_ca_system_score_codex":0.0001584655,"about_ca_system_score_gemma":0.000059041366,"threshold_uncertainty_score":0.4478324},"labels":[],"label_agreement":null},{"id":"W4409095292","doi":"10.36227/techrxiv.174362915.57674078/v1","title":"Keep Calm but Log for Trouble: Coordination-Free Fault-Tolerance for In-Switch Applications","year":2025,"lang":"en","type":"preprint","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Fault tolerance; Computer science; Distributed computing","score_opus":0.0305201941821239,"score_gpt":0.2927864858052114,"score_spread":0.26226629162308746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4409095292","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00024026119,0.00023440568,0.9847197,0.0034693873,0.00046180052,0.0025732366,0.0001813465,0.00032326876,0.007796582],"genre_scores_gemma":[0.60123867,0.00004076066,0.35234696,0.0023997147,0.00087970943,0.019117957,0.00036890857,0.00005460068,0.02355271],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977575,0.000025238587,0.00056115957,0.001015857,0.00019854019,0.00044173823],"domain_scores_gemma":[0.9970452,0.00080295117,0.00022519143,0.0013665509,0.00047975295,0.00008034671],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00044143456,0.0002871368,0.0004307748,0.00026108263,0.00022570942,0.00025366916,0.0027163175,0.00027134622,0.0000037293032],"category_scores_gemma":[0.0003028226,0.00029989233,0.00019681115,0.0004693983,0.00003331873,0.00018123796,0.00087552704,0.0003289485,0.000005427132],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019971076,0.00023212655,0.0011602222,0.0011539188,0.000053441785,0.000001697507,0.00028432594,0.010610311,0.00022344166,0.5007227,0.0083442135,0.47721156],"study_design_scores_gemma":[0.0014637264,0.00003827037,0.00048604968,0.00026084716,0.000028939474,0.0000033585482,0.000041097468,0.70656186,0.0006147963,0.27223662,0.017652443,0.0006120118],"about_ca_topic_score_codex":0.00025186143,"about_ca_topic_score_gemma":0.00032139546,"teacher_disagreement_score":0.6959515,"about_ca_system_score_codex":0.00014251552,"about_ca_system_score_gemma":0.00048513032,"threshold_uncertainty_score":0.99994534},"labels":[],"label_agreement":null},{"id":"W4410639847","doi":"10.1109/tcad.2025.3573225","title":"Automated Bitstream-Level Cost-Reliability Design-Space Exploration for SRAM-Based FPGAs","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Department of Municipal Affairs and Environment; Magistrat der Stadt Wien","keywords":"Bitstream; Static random-access memory; Field-programmable gate array; Reliability (semiconductor); Embedded system; Computer science; Space (punctuation); Reliability engineering; Computer architecture; Computer hardware; Engineering; Operating system; Decoding methods; Algorithm","score_opus":0.0858026392403485,"score_gpt":0.2823273070086705,"score_spread":0.19652466776832198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410639847","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009274782,0.00010665068,0.9936932,0.0002192184,0.0015846104,0.0023002827,0.000086756074,0.0010351109,0.00004672244],"genre_scores_gemma":[0.9655746,0.000012263662,0.033672296,0.00013822647,0.000037927242,0.00042710657,0.000013205251,0.000028165328,0.00009617656],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966496,0.00059517083,0.0009982561,0.00090182945,0.00036051442,0.0004945848],"domain_scores_gemma":[0.99577975,0.002014543,0.0003515659,0.00074134173,0.0009408069,0.00017201643],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013495843,0.0004705585,0.0007227601,0.0006760458,0.00045776297,0.00041744186,0.00065514207,0.00027731652,0.0000023382136],"category_scores_gemma":[0.00006794283,0.00042054764,0.00018972877,0.0013550076,0.00011674333,0.000591604,0.000004293861,0.0003079836,0.000005498802],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014978902,0.0003383664,0.000009781201,0.00023199487,0.00009992442,0.000005513089,0.00022777333,0.8405404,0.0070511783,0.0016129627,0.0006976775,0.14916945],"study_design_scores_gemma":[0.0013318993,0.000703923,0.000028729799,0.0008450197,0.00006177973,0.0000148536365,0.00008708596,0.96736634,0.028614853,0.000490014,0.000096612086,0.0003588743],"about_ca_topic_score_codex":0.00027875326,"about_ca_topic_score_gemma":0.000008571454,"teacher_disagreement_score":0.9646472,"about_ca_system_score_codex":0.00021715436,"about_ca_system_score_gemma":0.0006512776,"threshold_uncertainty_score":0.99982464},"labels":[],"label_agreement":null},{"id":"W4411173488","doi":"10.1109/vts65138.2025.11022822","title":"Periodic Non-Destructive Memory BIST for Automotive Applications","year":2025,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Automotive industry; Computer science; Embedded system; Engineering","score_opus":0.008822296399753512,"score_gpt":0.2614732971939645,"score_spread":0.252651000794211,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411173488","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00097231986,0.00004068757,0.92762697,0.00073600496,0.00010458751,0.00034517207,0.0000028324096,0.00021471542,0.06995669],"genre_scores_gemma":[0.9501753,0.0000020670072,0.044325396,0.00096658774,0.000074179196,0.00037746545,0.000003959128,0.000005797664,0.0040692794],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993244,0.0000099108465,0.0001242873,0.00030283432,0.000065118795,0.00017348908],"domain_scores_gemma":[0.9993251,0.00014644682,0.000037304708,0.00029558898,0.00015580928,0.00003973283],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010220905,0.000080802354,0.00009991741,0.00009776889,0.0002864808,0.000110863926,0.00048989634,0.000031960535,0.000005701381],"category_scores_gemma":[0.00004111823,0.00007434905,0.00005722035,0.0004473557,0.000048879247,0.0001724608,0.00009534678,0.00005858702,0.00002387418],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.4932836e-7,0.00004216205,0.00051097304,0.000033375472,0.000023849225,9.706725e-7,0.00042741362,0.000026316202,0.0011126553,0.331697,0.0013426334,0.6647825],"study_design_scores_gemma":[0.0027037964,0.00029744068,0.03583831,0.0002228742,0.00010429805,0.000043372438,0.00228775,0.5435832,0.031010076,0.34134856,0.04108986,0.0014704627],"about_ca_topic_score_codex":0.000025448535,"about_ca_topic_score_gemma":0.000006508532,"teacher_disagreement_score":0.94920295,"about_ca_system_score_codex":0.00003986759,"about_ca_system_score_gemma":0.00013877601,"threshold_uncertainty_score":0.30318666},"labels":[],"label_agreement":null},{"id":"W4411183891","doi":"10.1080/03610918.2025.2515193","title":"A simple and efficient eM-algorithm for one-shot device data analysis","year":2025,"lang":"en","type":"article","venue":"Communications in Statistics - Simulation and Computation","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Humanities and Social Science Fund of Ministry of Education of China; Xi’an Jiaotong-Liverpool University","keywords":"Simple (philosophy); Algorithm; Shot (pellet); Computer science; Single shot; One shot; SIMPLE algorithm; Physics; Materials science; Optics; Engineering; Computational physics; Mechanical engineering","score_opus":0.2658385146670058,"score_gpt":0.46930164693187465,"score_spread":0.20346313226486884,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411183891","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0025547016,0.00040489336,0.99623305,0.00018314524,0.000029668994,0.000273746,0.0001436211,0.000056156437,0.00012099963],"genre_scores_gemma":[0.6532092,0.000029781493,0.34598812,0.00011411571,0.0000044196454,0.000012556392,0.0006314741,0.0000030581152,0.000007281917],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99891347,0.00012366078,0.00037521648,0.00034743545,0.000110639565,0.00012958742],"domain_scores_gemma":[0.9965028,0.0021703981,0.0001280038,0.00093571114,0.00022359261,0.000039465],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051158643,0.00009712845,0.00018111251,0.00039244656,0.0003611466,0.00025379696,0.0006465212,0.000041429284,8.064606e-7],"category_scores_gemma":[0.00028936594,0.00011479074,0.000016009337,0.0011546105,0.00005994061,0.00018842275,0.00058441353,0.00009327286,6.178298e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.1406983e-7,0.0000736811,0.0019848752,0.000019575687,0.000046257996,1.9731279e-7,0.00042329883,0.2553001,0.000003497081,0.03417772,0.000021625776,0.70794874],"study_design_scores_gemma":[0.0003651557,0.000013948008,0.029181503,0.000021703141,0.00009630781,3.119895e-7,0.00010401111,0.9516407,0.0000010099112,0.018220073,0.00025098718,0.00010429283],"about_ca_topic_score_codex":0.000047815884,"about_ca_topic_score_gemma":0.00020614847,"teacher_disagreement_score":0.7078445,"about_ca_system_score_codex":0.000035234785,"about_ca_system_score_gemma":0.000057554567,"threshold_uncertainty_score":0.46810305},"labels":[],"label_agreement":null},{"id":"W4412105016","doi":"10.1080/03610918.2025.2527161","title":"On the maximum likelihood estimation based on one-shot test device data and the associated adaptive design","year":2025,"lang":"en","type":"article","venue":"Communications in Statistics - Simulation and Computation","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Xi’an Jiaotong-Liverpool University; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Maximum likelihood; Estimation; Statistics; Test (biology); Computer science; Maximum likelihood sequence estimation; Econometrics; Mathematics; Engineering; Biology","score_opus":0.26907235851098976,"score_gpt":0.41436910661066106,"score_spread":0.1452967480996713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4412105016","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00040595196,0.00008963921,0.9941732,0.0036101844,0.000037654856,0.0005116016,0.000048047783,0.000063651125,0.0010600304],"genre_scores_gemma":[0.9233599,0.000021027185,0.07510989,0.0012815184,0.0000041559374,0.000029358396,0.00018226265,0.0000061557544,0.000005762395],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99821895,0.0007883391,0.00035748736,0.00028858054,0.0002120644,0.00013457092],"domain_scores_gemma":[0.9725071,0.025967568,0.00020923966,0.0010917664,0.00019683612,0.000027476719],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015245718,0.00013022113,0.00014680508,0.00015974739,0.00070867414,0.00030997235,0.00093103264,0.000051414634,0.0000012735693],"category_scores_gemma":[0.0034491539,0.00010019452,0.0000116306255,0.00066616246,0.00018721554,0.00020443313,0.00033186164,0.00026100274,0.0000036092372],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000073364217,0.00016179068,0.00028405347,0.0000075180164,0.000013398865,3.5700762e-7,0.00050493464,0.57372826,0.0000021282278,0.19828591,0.000116224975,0.22688808],"study_design_scores_gemma":[0.0007611251,0.000051233706,0.0073794047,0.00012414536,0.00002034916,2.1945826e-7,0.00005683114,0.82209337,0.0000015744381,0.16941321,0.000015987527,0.00008255132],"about_ca_topic_score_codex":0.000039033774,"about_ca_topic_score_gemma":0.000060992043,"teacher_disagreement_score":0.9229539,"about_ca_system_score_codex":0.00006665137,"about_ca_system_score_gemma":0.00010829719,"threshold_uncertainty_score":0.545062},"labels":[],"label_agreement":null},{"id":"W4412964632","doi":"10.23919/vlsitechnologyandcir65189.2025.11074897","title":"A 3nm 125 Tops/W-29 TFLOPS/W, 90 TOPS/mm<sup>2</sup>-17 TFLOPS/mm<sup>2</sup> SRAM-Based INT8 and FP16 Digital-CIM Compiler with Multi-Weight Update/Cycle","year":2025,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"National Defence Medical Centre","funders":"","keywords":"TOPS; Computer science; Static random-access memory; Compiler; Operating system; Parallel computing; Computer graphics (images); Computer hardware; Physics","score_opus":0.011896974347527347,"score_gpt":0.22653231742507246,"score_spread":0.21463534307754512,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4412964632","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24426767,0.00068613625,0.7001909,0.005651208,0.00036160034,0.0014762732,0.000117482174,0.0022653458,0.044983387],"genre_scores_gemma":[0.97451663,0.000023052928,0.015453567,0.004874131,0.00021530954,0.00010100164,0.000107526466,0.00008575316,0.0046230108],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.993769,0.00020978705,0.0011853325,0.0022206423,0.0009370608,0.0016782114],"domain_scores_gemma":[0.9958761,0.00070031616,0.00030159365,0.0020158354,0.0004327537,0.000673457],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0006328983,0.0010922537,0.0011252388,0.000663712,0.00086657313,0.0019461948,0.0022978908,0.00039330655,0.00027677472],"category_scores_gemma":[0.00024876007,0.0009101211,0.000297178,0.0021262113,0.0004822491,0.0021551757,0.0010702711,0.0008765615,0.00026812506],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011500937,0.0037857883,0.19626722,0.0010452481,0.0011960575,0.0017974325,0.009663343,0.09429901,0.0003631414,0.05649295,0.03035246,0.60462236],"study_design_scores_gemma":[0.005111987,0.00040274992,0.006111834,0.00066862465,0.00011309292,0.0001672713,0.0006591011,0.9509132,0.0008372431,0.0023408965,0.030778043,0.0018959609],"about_ca_topic_score_codex":0.00034043344,"about_ca_topic_score_gemma":0.00010688165,"teacher_disagreement_score":0.8566142,"about_ca_system_score_codex":0.00023640349,"about_ca_system_score_gemma":0.00058286445,"threshold_uncertainty_score":0.99933493},"labels":[],"label_agreement":null},{"id":"W4413212618","doi":"10.1109/tcpmt.2025.3597811","title":"Stable HIPPO-Based Circuit Macro-Modeling","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Components Packaging and Manufacturing Technology","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Macro; Computer science; Electronic engineering; Computer architecture; Engineering; Programming language","score_opus":0.021946389548986395,"score_gpt":0.23679390555897387,"score_spread":0.21484751600998747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413212618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22470428,0.00007294363,0.7716736,0.0014142711,0.0004638386,0.00012015472,0.0000032816868,0.0011600606,0.0003875359],"genre_scores_gemma":[0.99632114,0.000016583435,0.0030241876,0.00041210977,0.000010786467,0.000030928277,0.0000013451015,0.000016134278,0.00016677471],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99830735,0.000040579576,0.00029569966,0.0006521699,0.00017102939,0.0005331454],"domain_scores_gemma":[0.99903804,0.000112290494,0.000064337415,0.00066485984,0.00003913943,0.00008134885],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019748182,0.00026272345,0.00028112138,0.0010539145,0.0006652855,0.00015721464,0.0006642374,0.00017129978,0.000006015514],"category_scores_gemma":[0.0000066188063,0.0002770476,0.000077468714,0.00041482327,0.00008969059,0.00020577841,0.000015945758,0.00055056304,0.000016690836],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005278416,0.00035614808,0.00042084476,0.0001866233,0.00014893137,0.00007047442,0.00015674016,0.10561882,0.022412205,0.0054830224,0.00005641705,0.86508447],"study_design_scores_gemma":[0.0011180901,0.0000753616,0.00017628532,0.00042151008,0.0000443492,0.000047251357,0.0000617325,0.6731139,0.30602267,0.017643068,0.00076254783,0.00051325274],"about_ca_topic_score_codex":0.000080191996,"about_ca_topic_score_gemma":0.000010781017,"teacher_disagreement_score":0.8645712,"about_ca_system_score_codex":0.00009139882,"about_ca_system_score_gemma":0.0000585445,"threshold_uncertainty_score":0.9999682},"labels":[],"label_agreement":null},{"id":"W4413278528","doi":"10.1109/icfpt64416.2024.11113427","title":"A Regression-Based Approach Towards Estimating the Area, Delay and Leakage Power of Synthesizable FPGA Tiles","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Leakage (economics); Computer science; Leakage power; Regression; Regression analysis; Embedded system; Power (physics); Parallel computing; Computer architecture; Statistics; Power consumption; Mathematics; Machine learning","score_opus":0.026180538752499455,"score_gpt":0.24935499920319956,"score_spread":0.2231744604507001,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413278528","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015501078,0.0007571531,0.9590858,0.00045609666,0.00010731137,0.00008747993,0.0000016410472,0.00022788366,0.02377556],"genre_scores_gemma":[0.94601923,0.0000013812179,0.053578835,0.00012902051,0.000023149662,0.000008705742,6.842788e-7,0.000008327675,0.00023065649],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999034,0.000046709756,0.00018847107,0.00031681027,0.00021906359,0.00019495774],"domain_scores_gemma":[0.9990348,0.00047865487,0.000048441372,0.00034949317,0.000039521146,0.00004904662],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005278311,0.00012097791,0.00014640507,0.00007211616,0.00014632211,0.0002390499,0.0004402643,0.000039874434,0.00002438102],"category_scores_gemma":[0.00018768047,0.00006471775,0.00005421832,0.00032798416,0.00007328994,0.00020442197,0.00012987637,0.0001248168,0.000004159856],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.466158e-7,0.00012166147,0.0013796535,0.0004815634,0.0000632312,0.00009154583,0.00403929,0.010686174,0.0029996207,0.03376292,0.0026311744,0.9437424],"study_design_scores_gemma":[0.000043301934,0.000024180128,0.00021500351,0.00029633846,0.00000800834,0.00003569225,0.00011188846,0.9961186,0.0020414467,0.0008796459,0.00012772199,0.000098138284],"about_ca_topic_score_codex":0.00007839018,"about_ca_topic_score_gemma":0.0000017894266,"teacher_disagreement_score":0.98543245,"about_ca_system_score_codex":0.000011529101,"about_ca_system_score_gemma":0.00010494714,"threshold_uncertainty_score":0.26391134},"labels":[],"label_agreement":null},{"id":"W4413755345","doi":"10.1109/isvlsi65124.2025.11130337","title":"HW/SW Formal Co-Verification of Rust-based Designs Using Hardware Abstraction Model","year":2025,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Computer science; Formal verification; Abstraction; Formal methods; Verification; Programming language; Rust (programming language); Intelligent verification; Embedded system; Software; Software development; Software construction","score_opus":0.08984288716523385,"score_gpt":0.32225323535860273,"score_spread":0.23241034819336887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413755345","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035985935,0.000009397328,0.95785123,0.00008740545,0.000063374355,0.00008137261,0.0000015880738,0.00011918136,0.005800533],"genre_scores_gemma":[0.94645864,5.6453314e-7,0.05323851,0.00014067364,0.000009763062,0.0000029968703,0.0000044555886,0.000002988539,0.0001413847],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99927974,0.000019150488,0.00022000383,0.00018467155,0.00013628587,0.00016016094],"domain_scores_gemma":[0.9994448,0.000054068936,0.00010141144,0.0002579282,0.00011304048,0.000028756122],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022416106,0.000073838986,0.000096342446,0.00012833443,0.000135172,0.00005650626,0.00026492917,0.00004779241,0.0000068602235],"category_scores_gemma":[0.00003653095,0.00007244817,0.00004720907,0.0002759542,0.00001818372,0.000567253,0.00002325832,0.00006761058,0.000004347026],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000022697734,0.00014182819,0.0024235318,0.00012388293,0.000020088453,0.0000023476623,0.00020644459,0.508294,0.26035133,0.05466151,0.0002772007,0.17349562],"study_design_scores_gemma":[0.00015465403,0.000010747581,0.0014601401,0.000033966626,0.0000066577254,0.0000010601294,0.000022344495,0.9404679,0.057213172,0.00053702644,0.000023090191,0.000069224036],"about_ca_topic_score_codex":0.000067177934,"about_ca_topic_score_gemma":0.000004225892,"teacher_disagreement_score":0.91047275,"about_ca_system_score_codex":0.00004879506,"about_ca_system_score_gemma":0.00020987546,"threshold_uncertainty_score":0.29543507},"labels":[],"label_agreement":null},{"id":"W4414539710","doi":"10.1109/icc52391.2025.11161873","title":"Performance-Complexity Tradeoff for ISAC Transceiver Design: A Deep Unfolding Method","year":2025,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Transceiver; Artificial neural network; Waveform; Iterative method; Interference (communication); Similarity (geometry); Reciprocal; Power (physics); Deep learning; Representation (politics)","score_opus":0.08526682396315237,"score_gpt":0.3160812659802182,"score_spread":0.2308144420170658,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4414539710","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016887583,0.00006545617,0.9833264,0.0006987772,0.00020110152,0.00029058,7.4775e-7,0.0003075348,0.0134206405],"genre_scores_gemma":[0.5743202,0.0000032173423,0.42441976,0.00061677763,0.00003186233,0.000029295355,7.946804e-7,0.0000053481754,0.000572753],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987777,0.00007022986,0.00024112644,0.00039634225,0.00013123536,0.0003834059],"domain_scores_gemma":[0.9990582,0.00047549084,0.000042050917,0.0002970817,0.00006334694,0.00006381658],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00067762187,0.000149627,0.00020908985,0.00014388192,0.00032061315,0.00012594585,0.0007250604,0.000058338093,0.000022811362],"category_scores_gemma":[0.000051309704,0.00013248654,0.00012433859,0.0005226341,0.000032525277,0.00043490515,0.000038013477,0.00010281082,0.000008744935],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018859624,0.00005527991,0.00064347504,0.0001148454,0.000045897137,0.0000024907572,0.0009104706,0.0016632688,0.0047813547,0.13207352,0.00066173467,0.8590458],"study_design_scores_gemma":[0.00048115168,0.00006899589,0.0014383144,0.000046498153,0.000020562222,0.000008774534,0.00003618648,0.9699902,0.014544532,0.012124344,0.0010426142,0.0001978199],"about_ca_topic_score_codex":0.000016073207,"about_ca_topic_score_gemma":0.000006590901,"teacher_disagreement_score":0.9683269,"about_ca_system_score_codex":0.00004203658,"about_ca_system_score_gemma":0.000089968904,"threshold_uncertainty_score":0.5402644},"labels":[],"label_agreement":null},{"id":"W4415028107","doi":"10.1145/3766550","title":"A Versatile Strategy for Comprehensive Data Collection and Retention in Embedded SoC Memories","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Embedded Computing Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Bitmap; Automotive industry; Encoding (memory); Data collection; Component (thermodynamics); Chip; Set (abstract data type); Test data; Flash (photography); Fault (geology)","score_opus":0.09791235405972466,"score_gpt":0.32872811746065184,"score_spread":0.2308157634009272,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415028107","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025605984,0.00029086266,0.9711236,0.00022661957,0.0012311767,0.00072118326,0.000019454279,0.00038055747,0.00040059595],"genre_scores_gemma":[0.9919687,0.000014459968,0.007607942,0.000080599624,0.000052737498,0.000040759704,0.000027177677,0.000012993292,0.00019462295],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979476,0.00018694195,0.000522543,0.00078362826,0.00020333327,0.00035597497],"domain_scores_gemma":[0.9975876,0.000908112,0.0001626927,0.0011039797,0.00017891622,0.00005867768],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051792746,0.00022031441,0.00035466702,0.00040647155,0.00057840365,0.00037694385,0.00092090556,0.00012400183,9.744691e-7],"category_scores_gemma":[0.00010951359,0.0002389133,0.000061899904,0.0009908763,0.00005232456,0.00047661693,0.000060752718,0.00024852512,0.0000026703997],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000062308114,0.00068836915,0.0007957778,0.0020433082,0.0006012983,0.00003778027,0.011968748,0.24425831,0.0059107845,0.015357185,0.0038123003,0.71446383],"study_design_scores_gemma":[0.0012561345,0.00014533085,0.00058785995,0.00048449737,0.000036204077,0.00002856889,0.0027189155,0.9927615,0.00032376393,0.0012390751,0.00017688502,0.00024127374],"about_ca_topic_score_codex":0.00024561584,"about_ca_topic_score_gemma":0.00007309551,"teacher_disagreement_score":0.9663627,"about_ca_system_score_codex":0.00012457707,"about_ca_system_score_gemma":0.00016363942,"threshold_uncertainty_score":0.9742602},"labels":[],"label_agreement":null},{"id":"W4415028235","doi":"10.1145/3771280","title":"Advanced And-Inverter Graph Decomposition Technique for Reducing Circuit Complexity","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Cybernet Systems Corporation (Canada)","funders":"Deutsche Forschungsgemeinschaft","keywords":"Circuit complexity; Parameterized complexity; Computational complexity theory; Benchmark (surveying); Upper and lower bounds; Scalability; Electronic design automation; Reduction (mathematics); Decomposition; Treewidth","score_opus":0.03414227269556842,"score_gpt":0.2868559670828685,"score_spread":0.25271369438730007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415028235","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0007955601,0.0002253816,0.996944,0.00029462873,0.00017225044,0.0011174129,0.000003844344,0.00029304274,0.00015386935],"genre_scores_gemma":[0.97251743,0.00001785737,0.026872883,0.000052183314,0.000009490614,0.00044592415,0.000004121153,0.000008807229,0.000071327144],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998644,0.00015503692,0.0004136973,0.00035096362,0.00014861082,0.00028769905],"domain_scores_gemma":[0.99868655,0.0004778661,0.00017675383,0.0004761593,0.00014543836,0.00003723789],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006012706,0.00014769363,0.00024310545,0.0003947518,0.0002834998,0.00007440435,0.0004154697,0.000087660665,0.0000021377148],"category_scores_gemma":[0.000045464993,0.00015676046,0.00008500761,0.00056222116,0.000040537358,0.00036540962,0.000005467211,0.00013461035,0.0000015852147],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014473292,0.00027565536,0.00002196781,0.0006528211,0.00021175185,9.156103e-7,0.0004654824,0.03854717,0.3741193,0.193746,0.00018868518,0.39175576],"study_design_scores_gemma":[0.0009715977,0.0006150488,0.00023813377,0.00081169215,0.000058147114,0.00005793276,0.000058961476,0.78412515,0.11822484,0.094431266,0.000093696195,0.00031353708],"about_ca_topic_score_codex":0.00003124343,"about_ca_topic_score_gemma":0.000003498311,"teacher_disagreement_score":0.9717218,"about_ca_system_score_codex":0.00016634521,"about_ca_system_score_gemma":0.00014518271,"threshold_uncertainty_score":0.63925064},"labels":[],"label_agreement":null},{"id":"W4415256969","doi":"10.1109/tnsm.2025.3622149","title":"Active Learning for Transformer-Based Fault Diagnosis in 5G and Beyond Mobile Networks","year":2025,"lang":"","type":"article","venue":"IEEE Transactions on Network and Service Management","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Rogers Communications (Canada); University of Regina; University of Waterloo","funders":"","keywords":"Interpretability; Exploit; Dependency (UML); Novelty; Transformer; Artificial neural network; Active learning (machine learning); Fault detection and isolation","score_opus":0.011274635602358916,"score_gpt":0.24012425179767458,"score_spread":0.22884961619531566,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415256969","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006376349,0.0014807226,0.98372453,0.0020468305,0.00092433335,0.0020382716,0.0000100871175,0.00011306223,0.0032858152],"genre_scores_gemma":[0.9870916,0.0064955372,0.00089908263,0.003649465,0.000087039945,0.0014675539,0.0000071315826,0.000031131047,0.00027142826],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969702,0.00018221494,0.0006156219,0.0010833121,0.00023533248,0.0009133348],"domain_scores_gemma":[0.99845165,0.00078573363,0.00013224088,0.00035610856,0.00010212933,0.00017211188],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005792199,0.0005017585,0.0005296071,0.00042755972,0.0011746091,0.0003826796,0.0004058702,0.00022124988,0.00001738619],"category_scores_gemma":[0.0000020531052,0.0005599991,0.00015694776,0.001968144,0.00007782826,0.00036383752,0.000008197922,0.0006654085,0.0000022391353],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024541554,0.0001860542,0.00012131568,0.0004478795,0.00011548481,0.00000754964,0.00043286887,0.50870734,0.0000012795473,0.00020607038,0.00003586923,0.48971373],"study_design_scores_gemma":[0.0026173044,0.0004872644,0.0010435531,0.0010569934,0.000343393,0.000001629543,0.0009823634,0.9867139,0.00008412247,0.0004100061,0.005741335,0.0005181738],"about_ca_topic_score_codex":0.00017506997,"about_ca_topic_score_gemma":0.0012621656,"teacher_disagreement_score":0.98282546,"about_ca_system_score_codex":0.0001177624,"about_ca_system_score_gemma":0.00006321328,"threshold_uncertainty_score":0.99968517},"labels":[],"label_agreement":null},{"id":"W4415382450","doi":"10.1145/3772082","title":"MAD-HiSpMV: Matrix Adaptive Design with Hybrid Row Distribution for Imbalanced SpMV Acceleration on FPGAs","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Speedup; Kernel (algebra); Multiplication (music); Benchmark (surveying); Matrix multiplication; Bottleneck; CUDA; Sparse matrix; Performance improvement","score_opus":0.025410174397121586,"score_gpt":0.25433817854651447,"score_spread":0.22892800414939288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415382450","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006401942,0.00024310652,0.9892143,0.0019092634,0.00033834286,0.00083955424,0.00003917675,0.00054479355,0.00046952596],"genre_scores_gemma":[0.99571353,0.00003606014,0.0027762714,0.000077451085,0.000016572836,0.00044608716,0.000013226954,0.000010057899,0.00091071497],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99865234,0.000072554096,0.00029594917,0.0005417144,0.00010958112,0.00032789123],"domain_scores_gemma":[0.99871194,0.0003680888,0.00012779674,0.00059575494,0.0001523967,0.000043998505],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032668727,0.00021174132,0.00029717866,0.00040854135,0.0006212656,0.00014237963,0.00047973363,0.00019465787,0.0000033271256],"category_scores_gemma":[0.000060470178,0.00018414868,0.00004890145,0.00072054705,0.000078368066,0.00026731176,0.000004350241,0.00029238896,0.0000101803125],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012784997,0.0003859118,0.00038676691,0.00022863303,0.0003727536,0.000033236374,0.00012046315,0.040876713,0.0056364997,0.225907,0.001027784,0.7248964],"study_design_scores_gemma":[0.0056635076,0.0054403315,0.00082412787,0.0021502387,0.00024066164,0.0006028176,0.0010934325,0.69634414,0.22517599,0.055083744,0.005833811,0.0015471891],"about_ca_topic_score_codex":0.00002686782,"about_ca_topic_score_gemma":0.000009685439,"teacher_disagreement_score":0.98931164,"about_ca_system_score_codex":0.00010231368,"about_ca_system_score_gemma":0.00009547346,"threshold_uncertainty_score":0.7509365},"labels":[],"label_agreement":null},{"id":"W4415821730","doi":"10.1109/itc58126.2025.00031","title":"Holistic Validation Pattern Generation for IEEE 1687 and Streaming Scan Networks","year":2025,"lang":"","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Leverage (statistics); Scalability; Automatic test pattern generation; Design for testing; Testability; Test (biology); Model validation","score_opus":0.0591532459732943,"score_gpt":0.293946239085775,"score_spread":0.2347929931124807,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415821730","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053271715,0.00039994335,0.9429915,0.0004143613,0.0016584345,0.0003749717,0.000006087913,0.0000832214,0.0007997455],"genre_scores_gemma":[0.9963548,0.00006394586,0.0012125932,0.0007334356,0.0007234435,0.000027234504,0.000031716154,0.000010602728,0.00084218354],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982261,0.000081186336,0.00044690902,0.0006834216,0.00014521852,0.00041717026],"domain_scores_gemma":[0.9989237,0.00028989298,0.0001526441,0.000341478,0.0001957952,0.00009648637],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050381804,0.00022600996,0.00022594347,0.00016162217,0.0006155712,0.000996717,0.00029199666,0.00012533659,0.000011301722],"category_scores_gemma":[0.00012344988,0.0002372429,0.000065701395,0.00041724162,0.000049593345,0.0004931654,0.00010265229,0.00013135119,0.0000025407057],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.5412857e-7,0.000029167806,0.0046754577,0.00007173128,0.000023683853,0.0000017856019,0.00014858453,0.00989106,0.0012880428,0.0033129787,0.0006902081,0.97986716],"study_design_scores_gemma":[0.0004036372,0.00006917033,0.002285372,0.00017611458,0.000060431736,0.000005210884,0.00003876311,0.99462855,0.0014584939,0.0005360165,0.00010105382,0.00023718073],"about_ca_topic_score_codex":0.00018313926,"about_ca_topic_score_gemma":0.00011834838,"teacher_disagreement_score":0.9847375,"about_ca_system_score_codex":0.00007146057,"about_ca_system_score_gemma":0.0001230676,"threshold_uncertainty_score":0.9674485},"labels":[],"label_agreement":null},{"id":"W4415822077","doi":"10.1109/itc58126.2025.00053","title":"Scan Strategies for High Quality Latch Array Testing","year":2025,"lang":"","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Fluidigm (Canada); Advanced Micro Devices (Canada)","funders":"","keywords":"Reset (finance); Overhead (engineering); Built-in self-test; Power consumption; Static random-access memory; Power (physics); Logic gate; Decoding methods; Design for testing","score_opus":0.08030973097528506,"score_gpt":0.33336195564124094,"score_spread":0.2530522246659559,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415822077","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018505247,0.00022442316,0.83834094,0.001973982,0.0011844417,0.0004096162,0.000010802172,0.00039170758,0.13895884],"genre_scores_gemma":[0.95405954,0.0000036294498,0.038965758,0.0010518726,0.00028416788,0.000034157576,0.0000035128735,0.00001424891,0.0055830954],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99649704,0.00017089015,0.0009759412,0.0010865685,0.00033058188,0.00093898026],"domain_scores_gemma":[0.9956956,0.0023333519,0.00030219567,0.0008611192,0.0006507072,0.00015704591],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0016813799,0.00039317342,0.0005397566,0.00018587444,0.0009551304,0.0017275353,0.0013675344,0.00017012797,0.000038392533],"category_scores_gemma":[0.0012785082,0.00038531175,0.00017337521,0.0016793573,0.00016115105,0.0010020401,0.000250113,0.0003004242,0.000023483537],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.0305865e-7,0.00008318535,0.0061412184,0.00029859183,0.00004332942,0.0000024564606,0.00036190334,0.00030771378,0.007059392,0.45733982,0.00035616566,0.5280056],"study_design_scores_gemma":[0.0022455868,0.0005476114,0.059453573,0.0016145988,0.00015163899,0.000014311636,0.0039204936,0.1662783,0.011712933,0.75026375,0.0018118633,0.0019853348],"about_ca_topic_score_codex":0.0017351898,"about_ca_topic_score_gemma":0.0003090778,"teacher_disagreement_score":0.9355543,"about_ca_system_score_codex":0.00010922216,"about_ca_system_score_gemma":0.0017051435,"threshold_uncertainty_score":0.99985987},"labels":[],"label_agreement":null},{"id":"W4416819650","doi":"10.1108/978-1-64113-953-320251008","title":"Automated Test Assembly","year":2020,"lang":"en","type":"book-chapter","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"","score_opus":0.030649120632162186,"score_gpt":0.2343276826552107,"score_spread":0.20367856202304851,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416819650","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[4.6189624e-7,0.000083592524,0.066819154,0.0008622451,0.00017421762,0.00007811722,0.0000040760974,0.00423184,0.9277463],"genre_scores_gemma":[0.031620644,0.000020652642,0.0072622593,0.0037040089,0.00048752077,0.000003997895,0.000024545456,0.000075347634,0.956801],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986979,0.0000053293106,0.00026145868,0.0005406072,0.00028395816,0.0002107497],"domain_scores_gemma":[0.9989656,0.00019517711,0.00013386407,0.00047354566,0.000077016906,0.00015478831],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00007668787,0.00026570336,0.0002831655,0.000084610154,0.000084187115,0.00021230415,0.0010182735,0.00018021306,0.00010403406],"category_scores_gemma":[0.00009235853,0.00024274045,0.00011784406,0.00006514153,0.000022718674,0.00016979186,0.0003053911,0.00028806634,0.0022783224],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.8903553e-8,0.000009388543,0.000022957849,0.000029468134,0.000026384087,0.00028241647,0.00003527108,0.0000040360474,0.00027806134,0.8847446,0.038470596,0.07609683],"study_design_scores_gemma":[0.00035266328,0.00031024785,0.00019932326,0.00045365264,0.000054352407,0.00021492079,0.000003365004,0.52166927,0.00029329635,0.052501433,0.42204952,0.0018979379],"about_ca_topic_score_codex":0.000007221894,"about_ca_topic_score_gemma":0.0000035793396,"teacher_disagreement_score":0.83224314,"about_ca_system_score_codex":0.000032385706,"about_ca_system_score_gemma":0.0001289507,"threshold_uncertainty_score":0.9984985},"labels":[],"label_agreement":null},{"id":"W4416874618","doi":"10.1109/ipfa65338.2025.11256606","title":"Transformer-Based Machine Learning Model for Power Plane Defect Localization and Higher-Order Electromagnetic Behavior Analysis in 3D IC Structures","year":2025,"lang":"","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Reliability (semiconductor); Chip; Power (physics); Function (biology); Field (mathematics); Feature (linguistics); Plane (geometry); Key (lock)","score_opus":0.011881405689781908,"score_gpt":0.25231428100748376,"score_spread":0.24043287531770186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416874618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09176779,0.0014626773,0.9052485,0.00020308283,0.000084173786,0.00057295593,0.000013927366,0.000103210274,0.0005436815],"genre_scores_gemma":[0.9906441,0.000036228146,0.008019892,0.0004359286,0.000011785037,0.000057250923,0.00008199206,0.000020635845,0.000692189],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99722695,0.00015252898,0.0006773975,0.0009500018,0.0002872701,0.0007058356],"domain_scores_gemma":[0.9989791,0.0002852142,0.00014007026,0.00031297962,0.00016336533,0.00011929289],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00041147435,0.00042118863,0.0006078046,0.0011240862,0.00041705478,0.00033760365,0.0003810691,0.00021733587,0.00013728018],"category_scores_gemma":[0.00007841908,0.0004068702,0.00023926159,0.0033233175,0.0000905714,0.0002719999,0.00003621129,0.00037778955,7.5742764e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018052773,0.0002551315,0.109802775,0.00023636631,0.0002900913,0.00001388979,0.000602799,0.69909257,0.0039120424,0.00504335,0.0000116526335,0.18072125],"study_design_scores_gemma":[0.0014655865,0.00044663475,0.021082764,0.00005270769,0.0011139816,0.0000025228567,0.00001341954,0.9740532,0.00045785462,0.0008742646,0.000023061402,0.0004139986],"about_ca_topic_score_codex":0.00042150132,"about_ca_topic_score_gemma":0.0014411429,"teacher_disagreement_score":0.8988763,"about_ca_system_score_codex":0.00009123616,"about_ca_system_score_gemma":0.0002824306,"threshold_uncertainty_score":0.9998383},"labels":[],"label_agreement":null},{"id":"W48507360","doi":"","title":"ModelSim verification tool in testing cores-based system-on-chips","year":2008,"lang":"en","type":"article","venue":"International Conference on Modelling, Identification and Control","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"ModelSim; Testability; Benchmark (surveying); Embedded system; Computer science; Design for testing; Computer architecture; Very-large-scale integration; Field-programmable gate array; Computer engineering; Reliability engineering; Engineering; VHDL","score_opus":0.10088495812814416,"score_gpt":0.26483620270937097,"score_spread":0.1639512445812268,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W48507360","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10487668,0.000017732822,0.889909,0.000660125,0.0002555337,0.00022760325,0.000012756828,0.00016486904,0.003875678],"genre_scores_gemma":[0.99819463,0.000014349028,0.0010953727,0.0003208372,0.00006735345,0.000079141646,0.000016867883,0.000010909104,0.00020053555],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99810356,0.000092253664,0.0005184516,0.00058865437,0.00048882334,0.00020824763],"domain_scores_gemma":[0.99863636,0.0002110535,0.00027444834,0.0003913529,0.0004258,0.00006095704],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042619175,0.00018141442,0.00018406479,0.00032647993,0.00022379508,0.00028321528,0.00061869744,0.00007375362,0.00000868309],"category_scores_gemma":[0.00013619132,0.00018635305,0.00004843432,0.00022550036,0.00005618955,0.00037133836,0.000021307573,0.00020750992,0.000056732693],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019857094,0.00020076978,0.0040415227,0.000025473302,0.000020825013,0.000031600783,0.0003288682,0.36127147,0.006473823,0.60599166,0.00003856253,0.02155553],"study_design_scores_gemma":[0.00081236096,0.00004438367,0.002672762,0.00013280626,0.0000040756263,0.0000135828595,0.000026363188,0.9929772,0.00042575807,0.0026761068,0.000028372346,0.00018619977],"about_ca_topic_score_codex":0.0000768153,"about_ca_topic_score_gemma":0.0000054911334,"teacher_disagreement_score":0.89331794,"about_ca_system_score_codex":0.0001093711,"about_ca_system_score_gemma":0.00013641488,"threshold_uncertainty_score":0.75992566},"labels":[],"label_agreement":null},{"id":"W578461542","doi":"10.1016/j.dam.2015.03.012","title":"Synthesizing cubes to satisfy a given intersection pattern","year":2015,"lang":"en","type":"article","venue":"Discrete Applied Mathematics","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"National Natural Science Foundation of China; National Science Foundation","keywords":"Intersection (aeronautics); Set (abstract data type); Set function; Set operations; Mathematics; Power set; Function (biology); Discrete mathematics; Cartesian product; Product (mathematics); Combinatorics; Algorithm; Computer science","score_opus":0.03778289706106965,"score_gpt":0.25627612562961505,"score_spread":0.2184932285685454,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W578461542","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026829554,0.0000116772835,0.95331615,0.00032083524,0.00012540966,0.00020512292,0.000001682398,0.00028960156,0.018899946],"genre_scores_gemma":[0.9458563,5.772471e-7,0.053676277,0.0002850148,0.00008429068,0.000040156883,0.000001676269,0.000018798337,0.000036935297],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988426,0.000013918989,0.0002691907,0.0002993673,0.00029283846,0.00028208346],"domain_scores_gemma":[0.99907917,0.00011588583,0.0000997276,0.00046112767,0.000051005736,0.00019311071],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034436633,0.00016192005,0.00020857836,0.0001038753,0.00008363608,0.00019637262,0.00056504604,0.0000457796,0.0000050748004],"category_scores_gemma":[0.00012347703,0.00014461747,0.00004730752,0.00027657434,0.000019066481,0.00016994077,0.0002561503,0.00010485656,0.00028962077],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001304939,0.000160363,0.0006250587,0.0002808009,0.000080232596,0.000038491824,0.05315846,0.00089992414,0.018041812,0.17385952,0.002844847,0.7500092],"study_design_scores_gemma":[0.0016608965,0.00049472996,0.0011496749,0.0012952418,0.00012752606,0.00025496754,0.019217264,0.66916376,0.034914162,0.2652635,0.0036557894,0.0028025133],"about_ca_topic_score_codex":0.000022738506,"about_ca_topic_score_gemma":0.000011895907,"teacher_disagreement_score":0.91902673,"about_ca_system_score_codex":0.00006801065,"about_ca_system_score_gemma":0.00003377858,"threshold_uncertainty_score":0.58973294},"labels":[],"label_agreement":null},{"id":"W585227607","doi":"10.20381/ruor-7694","title":"Response data compaction in BIST under generalized mergeability based on switching theory formulation and utilizing a new measure of failure probability.","year":2000,"lang":"en","type":"dissertation","venue":"Library and Archives Canada (Government of Canada)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Measure (data warehouse); Compaction; Mathematics; Computer science; Engineering; Data mining; Geotechnical engineering","score_opus":0.016903986131010452,"score_gpt":0.19843271207112273,"score_spread":0.18152872594011227,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W585227607","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9715498,0.00045640147,0.008095759,0.0029387302,0.00021354062,0.0006617719,0.00019082072,0.00003582092,0.01585734],"genre_scores_gemma":[0.99712366,0.000015507505,0.002222178,0.00023080241,0.000017210958,0.0000031387858,0.000084706924,0.000014712859,0.00028810755],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99720335,0.0003832618,0.00046566478,0.00051668665,0.0012100778,0.0002209804],"domain_scores_gemma":[0.99820787,0.000757694,0.0003137041,0.00056422665,0.0000017689446,0.00015476158],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015565725,0.0002366374,0.00035511516,0.00008285313,0.0001394666,0.00004482445,0.00046436995,0.00006290512,0.000007760978],"category_scores_gemma":[0.00003979175,0.0002306884,0.000027613783,0.00018424453,0.000023020983,0.0006599099,0.00007382296,0.00023541908,6.37114e-10],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0068397257,0.00031597939,0.039822876,0.0025112631,0.00022163788,0.000067922134,0.0024386698,0.010366439,0.091406025,0.24070477,0.00029540417,0.60500926],"study_design_scores_gemma":[0.0020051964,0.00023731156,0.482049,0.002313176,0.000073156334,0.000006725585,0.0034130285,0.45016366,0.020566255,0.03736586,0.0008644965,0.00094215845],"about_ca_topic_score_codex":0.0057421927,"about_ca_topic_score_gemma":0.10447682,"teacher_disagreement_score":0.60406715,"about_ca_system_score_codex":0.000023642539,"about_ca_system_score_gemma":0.00320936,"threshold_uncertainty_score":0.94071996},"labels":[],"label_agreement":null},{"id":"W607115385","doi":"","title":"Proceedings of the fifth IASTED International Conference on Circuits, Signals, and Systems, July 2-4, 2007, Banff, Alberta, Canada","year":2007,"lang":"en","type":"book","venue":"ACTA Press eBooks","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Geography; Library science; Computer science","score_opus":0.038320559532434406,"score_gpt":0.22749354489393894,"score_spread":0.18917298536150454,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W607115385","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00032718814,0.0001842392,0.00022529434,0.00008124047,0.0010660829,0.00046229383,0.0000642566,0.000049053244,0.99754035],"genre_scores_gemma":[0.44877395,0.000018559937,0.00001651944,0.00035566164,0.0003045612,0.000020412801,0.000011346552,0.00003483106,0.55046415],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9976227,0.00002581625,0.00052260375,0.0005898998,0.00087305444,0.00036590765],"domain_scores_gemma":[0.998,0.00033381127,0.00067421,0.00038389157,0.00047018658,0.00013786781],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027858137,0.0003603895,0.00041557918,0.000103576574,0.0001347711,0.00027405628,0.0019507492,0.00022180399,0.000008151429],"category_scores_gemma":[0.00009959207,0.00028719858,0.000068772286,0.000030090585,0.0001144083,0.00013494893,0.0004009067,0.00053732865,0.0000016844357],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005743029,0.000079708625,0.00018612867,0.0014777493,0.0006683565,0.00007710024,0.0036472299,0.000040691353,0.00218336,0.5558168,0.38550594,0.05031115],"study_design_scores_gemma":[0.0009177994,0.00016525725,0.00058897235,0.005971346,0.00014374954,0.00024364209,0.00008652213,0.012665013,0.0015157909,0.001774004,0.9744564,0.0014715011],"about_ca_topic_score_codex":0.11271618,"about_ca_topic_score_gemma":0.016511412,"teacher_disagreement_score":0.58895046,"about_ca_system_score_codex":0.00018057784,"about_ca_system_score_gemma":0.0011475222,"threshold_uncertainty_score":0.99995804},"labels":[],"label_agreement":null},{"id":"W641940708","doi":"","title":"A digital tester architecture for a system-on-chip implementation.","year":2003,"lang":"en","type":"article","venue":"Scholarship at UWindsor (University of Windsor)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science; Architecture; Chip; Embedded system; Computer hardware; Computer architecture; Telecommunications; Geography","score_opus":0.021524531897211062,"score_gpt":0.23152685162964212,"score_spread":0.21000231973243105,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W641940708","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.72544956,0.00006275408,0.259156,0.0005875777,0.00023644912,0.0006331217,0.000116250834,0.00028244974,0.013475825],"genre_scores_gemma":[0.9951611,7.0828963e-7,0.003656367,0.00013187015,0.000036500296,0.0000015960628,0.000018040384,0.000016547352,0.0009772612],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9982762,0.00010497242,0.000197134,0.00054682896,0.00037366527,0.0005012158],"domain_scores_gemma":[0.99863106,0.0002826161,0.00021134612,0.0005395913,0.00015290342,0.00018250447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050199684,0.0002158179,0.00026756493,0.00027125012,0.0005733968,0.00015653124,0.00090990163,0.00010985789,0.0000296699],"category_scores_gemma":[0.00014117142,0.00024407994,0.00023245467,0.00046997782,0.0000738493,0.00092997705,0.00015508434,0.0002477475,0.000074672054],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007348226,0.00064056594,0.43576035,0.0008799179,0.0005525628,0.00024883804,0.010703603,0.00060805015,0.012474385,0.22229582,0.0016067886,0.3141556],"study_design_scores_gemma":[0.044098694,0.0070407763,0.6572279,0.0027877972,0.0008026962,0.0019767405,0.046689324,0.0057903607,0.030958964,0.061469335,0.13222519,0.008932252],"about_ca_topic_score_codex":0.00001291115,"about_ca_topic_score_gemma":0.000057413334,"teacher_disagreement_score":0.30522338,"about_ca_system_score_codex":0.00013904214,"about_ca_system_score_gemma":0.00013221377,"threshold_uncertainty_score":0.9953291},"labels":[],"label_agreement":null},{"id":"W6887416584","doi":"10.1594/pangaea.836727","title":"Zooplankton abundance and size structure in the North Atlantic from MSM26_137-17","year":2014,"lang":"en","type":"dataset","venue":"Publishing Network for Geoscientific and Environmental Data (PANGAEA) (Alfred Wegener Institute for Polar and Marine Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"Seventh Framework Programme","keywords":"Zooplankton; Abundance (ecology); Data logger; Plankton; Chlorophyll a; Hydrobiology; Bioindicator; Water quality","score_opus":0.044725241711292496,"score_gpt":0.2635933392653877,"score_spread":0.2188680975540952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6887416584","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013333297,0.0019473899,0.0041208155,0.00055872765,0.00090267725,0.00097276067,0.97811216,0.000030375539,0.000021784906],"genre_scores_gemma":[0.013211199,0.0013626188,0.00204159,0.00033051212,0.0009774494,0.000054304135,0.98182523,0.00002911105,0.00016795931],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9955149,0.0002521175,0.0005159741,0.0017555606,0.0008126632,0.0011487543],"domain_scores_gemma":[0.9963772,0.0011219283,0.00023668338,0.0019157091,0.000034502413,0.00031393307],"candidate_categories":["metaepi_narrow","sts","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.003037087,0.0004794611,0.0005251832,0.00019187736,0.0017695837,0.004101653,0.003564685,0.00031337643,0.000016508322],"category_scores_gemma":[0.00070780644,0.0003790724,0.000074289346,0.00046197308,0.0008267087,0.002494821,0.0036574076,0.0010241888,0.0000023407724],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008740432,0.000054458702,0.0060895956,0.00017930997,0.000046882527,0.000013010646,0.00009248583,0.000052804367,0.000014070946,0.00022021083,0.9739345,0.019293945],"study_design_scores_gemma":[0.0006386446,0.00009268017,0.014790158,0.00011118779,0.000066591594,0.00004663485,0.000047416,0.008033867,0.0000011470695,0.0016239354,0.97410214,0.00044559484],"about_ca_topic_score_codex":0.4223744,"about_ca_topic_score_gemma":0.55050963,"teacher_disagreement_score":0.12813525,"about_ca_system_score_codex":0.00007162945,"about_ca_system_score_gemma":0.00009499741,"threshold_uncertainty_score":0.9998661},"labels":[],"label_agreement":null},{"id":"W6889790059","doi":"10.32920/21493938","title":"Signature Testing of Analog-To-Digital Converters","year":2024,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Converters; Accumulator (cryptography); Aliasing; Signature (topology); Overhead (engineering); Built-in self-test; Bandwidth (computing); Automatic test equipment","score_opus":0.02062582393583112,"score_gpt":0.2347436726728548,"score_spread":0.21411784873702366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6889790059","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015848955,0.00019130013,0.93427247,0.0005262162,0.00030060922,0.00006712612,0.0000035745811,0.00061996735,0.048169784],"genre_scores_gemma":[0.9936168,2.280612e-7,0.0056136237,0.0003263979,0.000045008655,0.0000011852787,8.6912513e-7,0.000005548747,0.00039031333],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99925935,0.000007275365,0.00014910368,0.00025690737,0.00015178064,0.0001755606],"domain_scores_gemma":[0.9994101,0.0002487756,0.000018458888,0.00018608998,0.00005905551,0.000077553654],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000106144835,0.00007982527,0.000098004,0.0001266939,0.000030367028,0.0002497412,0.00041736552,0.0000312064,0.000010090909],"category_scores_gemma":[0.00015353928,0.00006509645,0.00004419981,0.0008868604,0.000017664988,0.0004254165,0.000113595925,0.00009782746,0.00008206297],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.7091924e-8,0.000014119373,0.0032981117,0.000059813618,0.00001947749,0.00008503044,0.0004217649,0.00014454333,0.01482719,0.02843974,0.0022073863,0.9504828],"study_design_scores_gemma":[0.00014437032,0.00026899355,0.0035393436,0.0005130331,0.000011961982,0.00013695579,0.00011667591,0.97447723,0.008832263,0.007948763,0.003508407,0.0005019802],"about_ca_topic_score_codex":0.000013551748,"about_ca_topic_score_gemma":9.233498e-7,"teacher_disagreement_score":0.9777679,"about_ca_system_score_codex":0.000012869582,"about_ca_system_score_gemma":0.000059262806,"threshold_uncertainty_score":0.2654556},"labels":[],"label_agreement":null},{"id":"W6893369052","doi":"10.5281/zenodo.15137858","title":"Table 1 in A revision of the genus Rudolfina Roháček (Sphaeroceridae: Limosininae)","year":2020,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Table (database); Genus; Phylogenetic tree; Character (mathematics); Interspecific hybridization","score_opus":0.038128015146328124,"score_gpt":0.24254691473691986,"score_spread":0.20441889959059173,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6893369052","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00040127407,0.00067129673,0.012887863,0.0023924531,0.0006547992,0.001433162,0.97016764,0.0008969754,0.010494521],"genre_scores_gemma":[0.026641667,0.0012074548,0.00058516976,0.000978496,0.00042749516,8.766555e-8,0.96846014,0.0014246522,0.00027483449],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9975273,0.0004411502,0.00045917768,0.00061082136,0.00056964444,0.0003918863],"domain_scores_gemma":[0.99807405,0.000050650895,0.00034464203,0.0010528921,0.0003468081,0.00013094059],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0006881482,0.0002133139,0.00030490063,0.00020518895,0.00094094645,0.00064357405,0.0045429175,0.0001196495,0.0007301245],"category_scores_gemma":[0.0016127559,0.0001875586,0.000082863604,0.0018798693,0.00011540631,0.0002823839,0.0040540774,0.0006402402,0.0025997763],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000017740991,0.00006073659,0.0000014460176,0.00018375211,0.000010030047,0.00002725065,0.00019095508,0.00003579854,0.0000866359,0.00024802485,0.9012547,0.097898856],"study_design_scores_gemma":[0.00023284418,0.00013069974,0.00009770203,0.00028404823,0.000011035914,0.00006972364,0.000025792351,0.0006919624,0.00007591406,0.00004121787,0.99815357,0.0001855118],"about_ca_topic_score_codex":0.00008104301,"about_ca_topic_score_gemma":0.0000013656986,"teacher_disagreement_score":0.097713344,"about_ca_system_score_codex":0.000098303426,"about_ca_system_score_gemma":0.000023399552,"threshold_uncertainty_score":0.9981768},"labels":[],"label_agreement":null},{"id":"W6924826348","doi":"10.1594/ieda/313716","title":"Calibrated Hydrographic Data from Drake Passage acquired with a CTD during the Nathaniel B. Palmer expedition NBP0805 (2008)","year":2009,"lang":"en","type":"dataset","venue":"LDEO - Lamont-Doherty Earth Observatory, Columbia University","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"National Science Foundation","keywords":"CTD; Nova scotia; Hydrography; Radiocarbon dating; Glacial period","score_opus":0.023745081752340164,"score_gpt":0.19210842483447704,"score_spread":0.16836334308213688,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6924826348","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11204373,0.00059391826,0.0016036829,0.0004979812,0.0008852364,0.0013369508,0.8816447,0.0010794916,0.00031430714],"genre_scores_gemma":[0.06468808,0.0004115071,0.0007996633,0.00165544,0.0008984609,0.000013403918,0.928877,0.00010226027,0.0025541882],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9940401,0.00073082757,0.0005590645,0.0022787126,0.0012345046,0.0011567958],"domain_scores_gemma":[0.9930576,0.00035051393,0.0008178121,0.0050459597,0.00024900495,0.0004791259],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.0005382675,0.00078823086,0.0008962923,0.00021202736,0.0017350515,0.0010790557,0.007302537,0.0006918362,0.00029604117],"category_scores_gemma":[0.00009789175,0.000824717,0.0002516316,0.0018645779,0.00037355247,0.002660688,0.0016342051,0.001115755,0.00007757269],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002241674,0.0002583058,0.009723887,0.000069042595,0.0002955911,0.001881595,0.00012279538,0.000035750534,0.00007635376,0.000007751724,0.98637307,0.0011334168],"study_design_scores_gemma":[0.0029816714,0.0003563109,0.1614127,0.0007092896,0.00048021943,0.000049631744,0.00028636187,0.009645384,0.000023718114,0.00016315754,0.821804,0.002087599],"about_ca_topic_score_codex":0.045096997,"about_ca_topic_score_gemma":0.18503158,"teacher_disagreement_score":0.16456912,"about_ca_system_score_codex":0.00016391286,"about_ca_system_score_gemma":0.00064217666,"threshold_uncertainty_score":0.9999579},"labels":[],"label_agreement":null},{"id":"W6925006952","doi":"10.15468/dl.vyt9gd","title":"Occurrence Download","year":2022,"lang":"en","type":"dataset","venue":"Global Biodiversity Information Facility","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Download; Matching (statistics); Range (aeronautics); Data collection; Order (exchange)","score_opus":0.019038869080031114,"score_gpt":0.2141738856486125,"score_spread":0.1951350165685814,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6925006952","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00003315024,0.000021692404,0.00047553112,0.00015021156,0.0007643885,0.00016993353,0.9979933,0.00022194828,0.00016987888],"genre_scores_gemma":[0.000014770878,0.00002127162,0.0000031914508,0.0008008346,0.0000010841164,0.0000040491614,0.99915475,6.910849e-9,7.2798194e-8],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9982191,0.00009024214,0.0003615179,0.0003142435,0.0006749987,0.0003399333],"domain_scores_gemma":[0.9985284,0.000032601678,0.00033182956,0.0007964029,0.00015745194,0.00015331966],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000377564,0.00024911875,0.00023667981,0.00011270928,0.0006352935,0.00034455638,0.0020087294,0.0001593055,0.0077029373],"category_scores_gemma":[0.00016394033,0.00027461987,0.00014970757,0.00064636464,0.00007514277,0.0018674175,0.0013807418,0.00039918095,0.050670564],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.935353e-7,0.000024177185,0.00039876002,0.00006166372,0.000012791689,0.000006456811,0.00004683738,0.000024153678,1.646922e-8,8.4838314e-7,0.9860809,0.013342818],"study_design_scores_gemma":[0.00016224544,0.000033168795,0.000042900167,0.0000011978599,0.000014077306,0.000015473179,0.000046709887,0.0000026712182,5.019817e-7,0.0000028334614,0.9993917,0.00028652936],"about_ca_topic_score_codex":0.0004102933,"about_ca_topic_score_gemma":0.000004931777,"teacher_disagreement_score":0.042967625,"about_ca_system_score_codex":0.00036675922,"about_ca_system_score_gemma":0.000236936,"threshold_uncertainty_score":0.9999706},"labels":[],"label_agreement":null},{"id":"W6930600514","doi":"10.5281/zenodo.13787858","title":"Finding Provenance, Finding Purpose: An Analysis of the Skeleton on Page 41 of Parasurama Shastri's 1931 Edition of the Sarngadhara Samhita","year":2018,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Skeleton (computer programming); Term (time); Upload; Set (abstract data type)","score_opus":0.04692626556128719,"score_gpt":0.2621674247669344,"score_spread":0.21524115920564718,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6930600514","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9458585,0.000022567234,0.033875134,0.00042789796,0.00026650255,0.0005372966,0.00018802399,0.00020679802,0.018617284],"genre_scores_gemma":[0.9994835,0.0000045707925,0.00013023525,0.000044008877,0.00008545921,3.809681e-8,0.000052121988,0.00012177305,0.00007825806],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99809766,0.00040279282,0.000359849,0.00033382475,0.0005581062,0.00024775695],"domain_scores_gemma":[0.9980668,0.000063888314,0.00045363008,0.00083959004,0.0005178126,0.000058272162],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00092484494,0.000110981666,0.00020100022,0.0002857789,0.0010607395,0.000193713,0.0021347194,0.000047719637,0.00032601782],"category_scores_gemma":[0.0008404025,0.000080265476,0.000124378,0.002626574,0.00025796358,0.00031474908,0.0008151162,0.0001894664,0.000051358133],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029107978,0.0009472394,0.006086597,0.00029379042,0.00055080414,0.0000061215474,0.011019048,0.0028047767,0.28362978,0.07330577,0.0132190585,0.6081079],"study_design_scores_gemma":[0.0020285014,0.0031222692,0.56308275,0.0013418315,0.00055130525,0.000066894296,0.0013565287,0.16420238,0.1816619,0.0020708528,0.07948271,0.0010320813],"about_ca_topic_score_codex":0.00003066454,"about_ca_topic_score_gemma":0.0000015449656,"teacher_disagreement_score":0.6070758,"about_ca_system_score_codex":0.00006662997,"about_ca_system_score_gemma":0.000011377412,"threshold_uncertainty_score":0.8158458},"labels":[],"label_agreement":null},{"id":"W6968729102","doi":"10.5281/zenodo.15071811","title":"Modeling of the HotBENT test using COMSOL Multiphysics","year":2024,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nuclear Waste Management Organization","funders":"","keywords":"Multiphysics; Finite element method; Test (biology); Work (physics)","score_opus":0.06319529451078243,"score_gpt":0.25413845927673506,"score_spread":0.19094316476595263,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6968729102","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.057266764,0.00015420774,0.9239219,0.0004187753,0.00019884881,0.0002517595,0.00004186895,0.001007944,0.016737958],"genre_scores_gemma":[0.99904615,0.000004941918,0.00049697823,0.000037306836,0.00007026984,5.5174447e-9,0.000017824623,0.0002680593,0.000058478287],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989813,0.00010495741,0.00017860059,0.000259569,0.0002766835,0.00019887165],"domain_scores_gemma":[0.9992258,0.000033923636,0.000040344683,0.0004046767,0.00023986293,0.00005539467],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035378564,0.00007933633,0.00007945505,0.00008663802,0.0011858016,0.0006708569,0.0013074594,0.00002432153,0.00011703036],"category_scores_gemma":[0.00026669021,0.000065733024,0.000056076435,0.0007195176,0.00006364204,0.0002847926,0.001196185,0.00018506171,0.0002541416],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.890791e-7,0.0003220713,0.000051750816,0.00041214848,0.000080689875,0.00003476469,0.0058143507,0.08134563,0.2744809,0.089149475,0.006722201,0.541585],"study_design_scores_gemma":[0.00007835563,0.000034196863,0.000046917095,0.00011993336,0.00000655169,0.00004786539,0.000053113676,0.98375416,0.0009980943,0.0005987505,0.014176684,0.00008536665],"about_ca_topic_score_codex":0.000024056108,"about_ca_topic_score_gemma":1.1176615e-7,"teacher_disagreement_score":0.9417794,"about_ca_system_score_codex":0.00006568358,"about_ca_system_score_gemma":0.0000061977394,"threshold_uncertainty_score":0.9120347},"labels":[],"label_agreement":null},{"id":"W6969164771","doi":"10.5683/sp2/fjwil8","title":"Systematic phenomics analysis of autism-associated genes reveals parallel networks underlying reversible impairments in habituation","year":2019,"lang":"en","type":"dataset","venue":"Borealis","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phenomics; Habituation; Artificial neural network; Gene; Parallel processing; Overfitting","score_opus":0.04035662136010624,"score_gpt":0.2778423907883537,"score_spread":0.23748576942824748,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6969164771","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0003102105,0.000864941,0.08226864,0.000044047712,0.0002220128,0.0008344768,0.915338,0.00006550523,0.00005216158],"genre_scores_gemma":[0.0155577725,0.000276525,0.000430071,0.000102929596,0.00001962118,0.000031711326,0.9835383,0.0000148308445,0.000028214696],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970161,0.00040342475,0.0011255209,0.0005622671,0.00046491474,0.00042779723],"domain_scores_gemma":[0.9966959,0.00047640761,0.0014612094,0.0011819758,0.00010721455,0.00007729541],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014473716,0.00031213817,0.0013319816,0.00092340703,0.00008707108,0.00013200022,0.001294919,0.0003376842,0.000004315267],"category_scores_gemma":[0.00027767193,0.0003125483,0.00030422653,0.0019941973,0.000024512856,0.00027291483,0.00023394224,0.00024842768,0.0000042770307],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000010035428,0.00019711205,0.003970528,0.004832912,0.002212479,0.00006224476,0.0002617786,0.11081549,0.000010661417,0.00018555718,0.8769952,0.00045500477],"study_design_scores_gemma":[0.000821734,0.00012145885,0.04174922,0.009315124,0.0033172222,0.000009276903,0.00008459294,0.9422111,4.79914e-7,0.00063577876,0.0007944872,0.0009395382],"about_ca_topic_score_codex":0.015558922,"about_ca_topic_score_gemma":0.0075535197,"teacher_disagreement_score":0.87620074,"about_ca_system_score_codex":0.00036233212,"about_ca_system_score_gemma":0.00014247323,"threshold_uncertainty_score":0.99993265},"labels":[],"label_agreement":null},{"id":"W6976701732","doi":"10.6084/m9.figshare.12955873.v1","title":"Additional file 2 of Potential risks in using midodrine for persistent hypotension after cardiac surgery: a comparative cohort study","year":2020,"lang":"en","type":"article","venue":"Figshare","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Centre Hospitalier de l’Université de Montréal; Montreal Heart Institute; Hôpital du Sacré-Cœur de Montréal; Université de Montréal","funders":"","keywords":"Midodrine; Cohort study; Blood pressure; Cohort; Retrospective cohort study; Prospective cohort study","score_opus":0.1373740287465278,"score_gpt":0.2851106924426925,"score_spread":0.1477366636961647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6976701732","genre_codex":"dataset","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009297096,0.00003406827,0.0000775297,0.000025951354,0.000028076305,0.00046834562,0.9899785,0.000033614666,0.00005682565],"genre_scores_gemma":[0.7629105,6.344516e-8,0.0005776249,0.0000684653,0.00009388522,0.00042330334,0.23591477,0.0000059366603,0.0000054694033],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989521,0.00006958471,0.00023225178,0.00033295338,0.00023202965,0.0001810789],"domain_scores_gemma":[0.9983506,0.0011072167,0.00012921238,0.00014183261,0.00019692222,0.00007417809],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000050438677,0.0001126279,0.00032317673,0.0000670369,0.000061421175,0.000039007384,0.00018677501,0.000033182572,0.37110192],"category_scores_gemma":[0.0011375587,0.00011315212,0.0002123846,0.0002890789,0.00000575453,0.0001675082,0.00015062132,0.000086032516,0.000076759745],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000030466636,0.00010475401,0.001275041,0.000046610432,0.00004692245,0.000038673857,0.0005613227,0.0006826221,0.000021014717,1.6042598e-7,0.9957168,0.0015029971],"study_design_scores_gemma":[0.0003496924,0.00027674332,0.46541315,0.0018994047,0.00003852739,0.00000929392,0.00042356623,0.50378907,0.00007237778,0.000007512859,0.027239675,0.0004809604],"about_ca_topic_score_codex":0.000014738028,"about_ca_topic_score_gemma":0.000003983375,"teacher_disagreement_score":0.96847713,"about_ca_system_score_codex":0.000030003703,"about_ca_system_score_gemma":0.0001113982,"threshold_uncertainty_score":0.629473},"labels":[],"label_agreement":null},{"id":"W6986820127","doi":"","title":"Providing an infrastructure for assertion-based test generation and GPU accelerated mutation testing","year":2014,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"McGill University","keywords":"Correctness; Functional verification; Leverage (statistics); Set (abstract data type); Intelligent verification; Quality (philosophy); Scalability; Code coverage; Random testing","score_opus":0.03996712420095753,"score_gpt":0.2640210155308896,"score_spread":0.22405389132993206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6986820127","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9928979,0.00006134122,0.0019866356,0.0000213684,0.00087693415,0.0011616767,0.00017513362,0.0007947848,0.0020242091],"genre_scores_gemma":[0.9776017,0.0000033729475,0.019152699,0.00031703015,0.00020487879,0.00023722909,0.0022017332,0.00012915007,0.00015219559],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9960526,0.0002652178,0.00089907856,0.001537296,0.0005775605,0.0006682508],"domain_scores_gemma":[0.99581796,0.0010165022,0.00093783095,0.00065643684,0.0012531712,0.00031811564],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.0011278032,0.0007116563,0.00056943286,0.00048364475,0.002253518,0.0008879902,0.00083701627,0.000663756,0.000007227758],"category_scores_gemma":[0.0048810667,0.0007689392,0.00013212793,0.000886481,0.000029959361,0.0022033823,0.00006541765,0.00082063925,0.000008130665],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004722813,0.00008487512,0.00053470733,0.00039776656,0.00003160998,0.000013460869,0.000018351195,0.0019345995,0.29104808,0.009863793,0.0000027742835,0.69606525],"study_design_scores_gemma":[0.0020087534,0.0010544342,0.013826158,0.0008924105,0.00022176561,0.00006972589,0.00011460065,0.75162876,0.20934285,0.017562198,0.0009787048,0.0022996394],"about_ca_topic_score_codex":0.00013936615,"about_ca_topic_score_gemma":0.0005169404,"teacher_disagreement_score":0.74969417,"about_ca_system_score_codex":0.0003430809,"about_ca_system_score_gemma":0.00020394902,"threshold_uncertainty_score":0.99947613},"labels":[],"label_agreement":null},{"id":"W6987801352","doi":"","title":"Validation of the Human Activity Profile","year":2000,"lang":"en","type":"other","venue":"Library and Archives Canada (Government of Canada)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Measure (data warehouse); Identification (biology); Set (abstract data type); Data collection","score_opus":0.005074532727883635,"score_gpt":0.15203801964389208,"score_spread":0.14696348691600844,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6987801352","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0035725615,0.000081631835,0.0003338191,0.0004932684,0.0001247612,0.00013590834,0.00011444513,0.000018068096,0.99512553],"genre_scores_gemma":[0.75398856,0.000019557227,0.00025156862,0.00018885288,0.000058790803,0.0000035600397,0.0000033390543,0.000040603827,0.24544519],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99840844,0.00006274627,0.00015092565,0.00020993626,0.0010084411,0.00015948663],"domain_scores_gemma":[0.9992563,0.000066637156,0.00026699234,0.00033690597,1.6813756e-7,0.0000729787],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000061532437,0.0001411891,0.00019421881,0.000020628648,0.000102627186,0.000017379289,0.00056840427,0.000030448025,0.000076398515],"category_scores_gemma":[0.0000012223244,0.0001123634,0.000029670624,0.00008987046,0.000053844127,0.00014956358,0.00016459753,0.000114092705,1.533265e-9],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014213101,0.00020382807,0.042655185,0.0018420918,0.000398713,0.00008951921,0.0003072493,0.000115023504,0.14672023,0.2090754,0.16575922,0.4328193],"study_design_scores_gemma":[0.00061110867,0.00010791074,0.06061615,0.0016452719,0.00005977731,0.000014536004,0.00016004506,0.003662445,0.7129596,0.0026673977,0.2164858,0.0010099703],"about_ca_topic_score_codex":0.005657008,"about_ca_topic_score_gemma":0.0100072585,"teacher_disagreement_score":0.750416,"about_ca_system_score_codex":0.0000025332506,"about_ca_system_score_gemma":0.00090629084,"threshold_uncertainty_score":0.8551742},"labels":[],"label_agreement":null},{"id":"W7006049345","doi":"","title":"Semi-formal verification and automatic synthesis from PSL to HDL","year":2009,"lang":"fr","type":"other","venue":"OpenGrey (Institut de l'Information Scientifique et Technique)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Radio control; Base (topology); Pneumatics","score_opus":0.022876452396291182,"score_gpt":0.2577739470977963,"score_spread":0.2348974947015051,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7006049345","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018495648,0.0001153591,0.7804424,0.0021738329,0.0007473387,0.0050774007,0.00013471914,0.0008134927,0.20864587],"genre_scores_gemma":[0.34546956,0.0006277094,0.5574348,0.01439685,0.00084410136,0.005520941,0.0007886067,0.00032204716,0.074595384],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99549377,0.00036194804,0.0013138899,0.0009327856,0.0009107874,0.0009868472],"domain_scores_gemma":[0.99628866,0.0003148936,0.00088953786,0.0014324925,0.00047382616,0.0006005708],"candidate_categories":["metaepi_narrow","scholarly_communication","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.004022777,0.0007210066,0.0007116044,0.0011319666,0.00078244344,0.003460851,0.0019210717,0.0006789863,0.0010639131],"category_scores_gemma":[0.0018169975,0.0007626544,0.00017483238,0.001500883,0.00025898806,0.007819634,0.0005730033,0.0006911697,0.0016550411],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015230746,0.000059420334,0.00009158755,0.00034944728,0.00002865136,0.000016398553,0.0035381305,0.0002763839,0.0020938504,0.023782149,0.01178161,0.9579809],"study_design_scores_gemma":[0.00043930934,0.00010243623,0.008794372,0.007814286,0.00012031901,0.00017055278,0.0001638826,0.133298,0.022357155,0.0021602039,0.8227074,0.0018720825],"about_ca_topic_score_codex":0.00089622504,"about_ca_topic_score_gemma":0.00027241334,"teacher_disagreement_score":0.95610875,"about_ca_system_score_codex":0.0005387283,"about_ca_system_score_gemma":0.0009842481,"threshold_uncertainty_score":0.99984926},"labels":[],"label_agreement":null},{"id":"W7014654790","doi":"","title":"A probabilistic test instrument using sigma-delta phase signal generation technique for mixed signal embedded test","year":2012,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Device under test; SIGNAL (programming language); Probabilistic logic; Built-in self-test; Voltage; Jitter; Automatic test equipment; Sampling (signal processing); Measure (data warehouse); Electronic circuit","score_opus":0.0488961152014359,"score_gpt":0.28238441099824,"score_spread":0.23348829579680414,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7014654790","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95502675,0.00044953648,0.021762857,0.000031378604,0.0028939703,0.008934818,0.003428836,0.0017260711,0.005745765],"genre_scores_gemma":[0.97967964,0.000008319097,0.0161545,0.00012338236,0.0003885203,0.0012018065,0.0018453671,0.0002186221,0.00037981657],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9935611,0.0003256962,0.0016266401,0.0019243156,0.0011029739,0.0014593033],"domain_scores_gemma":[0.99474263,0.0011888725,0.0013101447,0.0011334607,0.0010232624,0.00060164667],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.0019316587,0.0012165641,0.0010261119,0.00067139126,0.0022109381,0.0005095297,0.0017346734,0.00095196743,0.00007770868],"category_scores_gemma":[0.0021925927,0.0013118803,0.0005155912,0.0011048262,0.00008349896,0.0020420703,0.0002464549,0.0013200734,0.000033480883],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000960709,0.0011343157,0.00003215854,0.00045533586,0.00007695696,0.000032261025,0.00002381421,0.00024606998,0.7638874,0.015144753,0.0000061162073,0.21895118],"study_design_scores_gemma":[0.0032696445,0.0016039553,0.00014018077,0.001446596,0.00060014485,0.00026178543,0.00011830801,0.10830758,0.85966,0.019462306,0.001776944,0.0033525396],"about_ca_topic_score_codex":0.00015184405,"about_ca_topic_score_gemma":0.000324333,"teacher_disagreement_score":0.21559864,"about_ca_system_score_codex":0.0011763596,"about_ca_system_score_gemma":0.0003767562,"threshold_uncertainty_score":0.99908805},"labels":[],"label_agreement":null},{"id":"W7037709251","doi":"","title":"Évaluation des quartiers durables : un référentiel pour les municipalités québécoises","year":2014,"lang":"fr","type":"other","venue":"Knowledge UdeS (Institutional Deposit of the University of Sherbrooke)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Nucleofection; Limiting; Context (archaeology); Filter (signal processing)","score_opus":0.03454855423361323,"score_gpt":0.21751746550304552,"score_spread":0.1829689112694323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7037709251","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15622865,0.018096648,0.5921548,0.00028803185,0.0010563076,0.00040556473,0.000016338146,0.00009819729,0.2316555],"genre_scores_gemma":[0.8866036,0.0008286795,0.013320584,0.000020398684,0.00019551534,7.8210354e-7,0.000010286706,0.000042191416,0.098978],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997389,0.0005217861,0.00051301107,0.0005801622,0.0005650942,0.0004309504],"domain_scores_gemma":[0.9979837,0.00025147246,0.0004218955,0.00073081837,0.00045595178,0.00015614944],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000525044,0.0004511351,0.0006218953,0.00030030738,0.0012808298,0.00006853429,0.0021761477,0.00037340538,0.00038029687],"category_scores_gemma":[0.0002647324,0.00043686945,0.0005822538,0.00057421555,0.0021288334,0.00047957528,0.00058668206,0.00035211432,0.000120160286],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024303807,0.0014190235,0.046060767,0.012202305,0.0012104497,0.00003779043,0.028761808,0.097169146,0.02755911,0.25897905,0.004320383,0.5222559],"study_design_scores_gemma":[0.0033674126,0.0004452609,0.23874307,0.04910704,0.0020042143,0.00021236113,0.002157455,0.52223974,0.025359495,0.010803048,0.14344412,0.0021167847],"about_ca_topic_score_codex":0.017558284,"about_ca_topic_score_gemma":0.0672791,"teacher_disagreement_score":0.73037493,"about_ca_system_score_codex":0.0007899944,"about_ca_system_score_gemma":0.00071785494,"threshold_uncertainty_score":0.9998083},"labels":[],"label_agreement":null},{"id":"W7072009001","doi":"","title":"System-level test interface considerations for high speed interconnect","year":2004,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Jitter; Interconnection; Flexibility (engineering); Interface (matter); Reuse; Scheme (mathematics); InfiniBand; Built-in self-test; Channel (broadcasting)","score_opus":0.04001527926230478,"score_gpt":0.2607483043904767,"score_spread":0.22073302512817192,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7072009001","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8698929,0.0009781081,0.003026186,0.00029625246,0.014567791,0.0056483485,0.006053546,0.004886028,0.094650835],"genre_scores_gemma":[0.9882514,0.00001424747,0.0069441022,0.00025896783,0.000119862336,0.00017265174,0.0004254636,0.00017242806,0.0036409108],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9949437,0.00021012538,0.0013877506,0.0017832891,0.0006775904,0.0009975622],"domain_scores_gemma":[0.9943097,0.0021004446,0.00089848763,0.0012825321,0.001024829,0.00038396136],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00097468845,0.000974332,0.0010488878,0.00058883487,0.00190013,0.0006547309,0.0016785987,0.00072354334,0.000050050105],"category_scores_gemma":[0.0046917475,0.0010536807,0.00046981152,0.0006576899,0.000056885216,0.0014624675,0.00024446155,0.0012610331,0.00031996836],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000736138,0.00031365737,0.000014585988,0.0012859475,0.0002533803,0.00015005437,0.000049923427,0.0003200094,0.052217998,0.85519147,0.000021304628,0.090174325],"study_design_scores_gemma":[0.006968351,0.001962684,0.0012309318,0.012668798,0.0009035903,0.0011940473,0.0020206461,0.004642349,0.59806013,0.35816932,0.004787414,0.007391768],"about_ca_topic_score_codex":0.0006605915,"about_ca_topic_score_gemma":0.001726453,"teacher_disagreement_score":0.5458421,"about_ca_system_score_codex":0.0013497326,"about_ca_system_score_gemma":0.00030041693,"threshold_uncertainty_score":0.99939924},"labels":[],"label_agreement":null},{"id":"W7098020668","doi":"","title":"Montreal Montreal","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Test vector; Automatic test pattern generation; Test (biology); Fault (geology); Fault coverage; Combinational logic","score_opus":0.02218222820131837,"score_gpt":0.20604482620328696,"score_spread":0.18386259800196858,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7098020668","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.057259575,0.00007695977,0.50235516,0.00036232726,0.00011717942,0.000041354982,3.3405473e-7,0.00056711514,0.43921998],"genre_scores_gemma":[0.99366045,0.000009203213,0.0027551807,0.00034181835,0.000068935864,0.000001914568,4.812726e-7,0.0000031629743,0.0031588448],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9993706,0.0000127687745,0.00009577967,0.00019356722,0.0001308389,0.00019648446],"domain_scores_gemma":[0.99957633,0.000040828807,0.000021117998,0.00025627358,0.000027896418,0.000077548044],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000050516304,0.00006560448,0.00007551401,0.0000371522,0.00013898147,0.000029451221,0.0003951993,0.000022691942,0.000019110135],"category_scores_gemma":[0.00001926449,0.000053917996,0.000038353177,0.00016755758,0.000020701587,0.00024832986,0.00007258717,0.000052210326,0.00016675553],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.3345361e-7,0.00008989089,0.023162093,0.0000031938112,0.000012460011,0.00048958074,0.0012151558,0.0001099318,0.00047086767,0.02219589,0.015579218,0.93667156],"study_design_scores_gemma":[0.0008589934,0.00013540352,0.74946237,0.000014444281,0.0000054219263,0.0010739092,0.00004202177,0.23253885,0.0013158144,0.011284068,0.002673114,0.0005956133],"about_ca_topic_score_codex":0.00164385,"about_ca_topic_score_gemma":0.00019057517,"teacher_disagreement_score":0.9364009,"about_ca_system_score_codex":0.000009720604,"about_ca_system_score_gemma":0.000031626743,"threshold_uncertainty_score":0.24850203},"labels":[],"label_agreement":null},{"id":"W7125651398","doi":"10.1109/cascon66301.2025.00108","title":"Quantum-Guided Test Case Minimization for LLM-Based Code Generation","year":2025,"lang":"","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland; Lakehead University","funders":"","keywords":"Minification; Code (set theory); Test (biology); Code generation; Interchangeability","score_opus":0.07892787025691274,"score_gpt":0.3146734517776646,"score_spread":0.23574558152075187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7125651398","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0081504285,0.00021554569,0.9840479,0.0032436086,0.0013002516,0.00080280873,0.00004110269,0.00024112772,0.0019572077],"genre_scores_gemma":[0.9687409,0.000008252814,0.025456645,0.002946198,0.0003446027,0.000075272124,0.000060908416,0.00001912501,0.0023480868],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972465,0.00011234067,0.0009548801,0.0009158175,0.00023429762,0.0005361751],"domain_scores_gemma":[0.99709666,0.0010955727,0.00028047033,0.0006729755,0.0007144436,0.00013989424],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00070449244,0.00032537486,0.0003233141,0.00032810765,0.00097329955,0.0007567488,0.0004918598,0.00018710324,0.0000516887],"category_scores_gemma":[0.0019877509,0.0003394005,0.00017389156,0.0011927191,0.000071253446,0.0004786528,0.000093774484,0.00012879621,0.000021726135],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000033074386,0.0018396424,0.0061162426,0.00076218805,0.00010581642,0.0007481931,0.0007854845,0.08097122,0.025299933,0.16637604,0.07457009,0.64242184],"study_design_scores_gemma":[0.0012289288,0.00023896515,0.00006619175,0.00012710778,0.000075172255,0.00015305061,0.00004302386,0.9831276,0.012344366,0.0006924691,0.0015423141,0.00036078872],"about_ca_topic_score_codex":0.00017142043,"about_ca_topic_score_gemma":0.00033770018,"teacher_disagreement_score":0.9605905,"about_ca_system_score_codex":0.00013759753,"about_ca_system_score_gemma":0.00087852497,"threshold_uncertainty_score":0.9999058},"labels":[],"label_agreement":null},{"id":"W7128477045","doi":"10.26615/978-954-452-101-1-004","title":"FLARE: An Error Analysis Framework for Diagnosing LLM Classification Failures","year":2025,"lang":"","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Error analysis; Error detection and correction; Feature (linguistics); Statistical analysis; Reliability (semiconductor)","score_opus":0.06904225745636498,"score_gpt":0.36272346657142135,"score_spread":0.29368120911505635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7128477045","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0067390664,0.00061460276,0.98052996,0.008765001,0.00081891275,0.0004887315,0.000011752861,0.00030513277,0.0017268183],"genre_scores_gemma":[0.9068471,0.00002748957,0.09052012,0.0015328315,0.00026380806,0.000084786225,0.000030737552,0.000015342868,0.00067776354],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9964268,0.0002121206,0.00082514115,0.0014122864,0.0003699653,0.00075364247],"domain_scores_gemma":[0.995767,0.0017485217,0.00033354422,0.0014458172,0.00047559603,0.00022949578],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00093371316,0.0003811742,0.0005890341,0.0008709153,0.0010971312,0.0015970774,0.0015390252,0.00035900946,0.0000980237],"category_scores_gemma":[0.0014831538,0.00038339978,0.000521356,0.0055475184,0.00012175558,0.0011031753,0.00021224703,0.00036799163,0.00002191472],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.857333e-7,0.00031983553,0.023352742,0.0000811838,0.0004867866,0.0000030902927,0.00069884444,0.0014255919,0.00031549684,0.47935286,0.0004758631,0.49348673],"study_design_scores_gemma":[0.00021430681,0.00013972401,0.04300459,0.00021835319,0.0010432202,9.722296e-7,0.0006028638,0.90713125,0.00059728866,0.045078587,0.0015095792,0.00045925763],"about_ca_topic_score_codex":0.0002206054,"about_ca_topic_score_gemma":0.000355448,"teacher_disagreement_score":0.9057057,"about_ca_system_score_codex":0.000137778,"about_ca_system_score_gemma":0.00035609445,"threshold_uncertainty_score":0.9998618},"labels":[],"label_agreement":null},{"id":"W7133025455","doi":"","title":"Incremental diagnosis in digital VLSI circuits","year":2003,"lang":"","type":"dissertation","venue":"TSpace","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bibliothèque et Archives nationales du Québec","funders":"","keywords":"Very-large-scale integration; Heuristics; Benchmark (surveying); Scalability; Heuristic; Fault (geology); Simple (philosophy); Digital electronics; Scale (ratio)","score_opus":0.031123138856439553,"score_gpt":0.3064099868695234,"score_spread":0.2752868480130839,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133025455","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88398564,0.0023945451,0.005200999,0.0002130967,0.0022247578,0.0007946348,0.000017468838,0.00018950287,0.10497937],"genre_scores_gemma":[0.9897798,0.0002298448,0.00009578476,0.00023839607,0.00016425135,0.00012254716,0.00013412834,0.00007278007,0.009162492],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9952408,0.00012395644,0.0009417193,0.0015422021,0.0009415337,0.0012097686],"domain_scores_gemma":[0.99763757,0.00038898148,0.00057662214,0.00082708214,0.00022436517,0.0003453598],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0005011836,0.0008184781,0.0007979092,0.00061456184,0.0003537395,0.001318266,0.0014572849,0.00047790277,0.00037959003],"category_scores_gemma":[0.0007355825,0.0009817177,0.00029316838,0.0018626094,0.00008497726,0.0013498784,0.00017663186,0.00095078995,0.00053644256],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015763035,0.000995203,0.176515,0.00044021357,0.00010611824,0.00063698215,0.030521177,0.00017113322,0.0013074147,0.0028719555,0.0013860697,0.7850472],"study_design_scores_gemma":[0.021813454,0.004979679,0.5636063,0.03198001,0.0010362326,0.0013794743,0.15440668,0.06785279,0.06945206,0.015121251,0.0345497,0.03382235],"about_ca_topic_score_codex":0.0006112251,"about_ca_topic_score_gemma":0.00035488166,"teacher_disagreement_score":0.7512248,"about_ca_system_score_codex":0.00040347176,"about_ca_system_score_gemma":0.0005416775,"threshold_uncertainty_score":0.9997185},"labels":[],"label_agreement":null},{"id":"W836593775","doi":"10.1007/978-3-319-17524-9_22","title":"Integrating SMT with Theorem Proving for Analog/Mixed-Signal Circuit Verification","year":2015,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Automated theorem proving; Mixed-signal integrated circuit; SIGNAL (programming language); Algorithm; Theoretical computer science; Programming language; Electrical engineering; Integrated circuit; Operating system","score_opus":0.03683352476245495,"score_gpt":0.24831962086084378,"score_spread":0.2114860960983888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W836593775","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000706272,0.0002806255,0.9926323,0.00023322606,0.00061344734,0.00063778245,0.0000068808636,0.00025498235,0.005270088],"genre_scores_gemma":[0.7324005,0.00000417352,0.265985,0.00059285417,0.0006862697,0.000042595526,0.000021404378,0.00006309154,0.00020412875],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99597514,0.000045139474,0.0005541987,0.0016901947,0.00097396644,0.00076137565],"domain_scores_gemma":[0.9967398,0.0007064348,0.0005038193,0.0010940676,0.0007423024,0.00021358914],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0019404871,0.00056084286,0.0005433311,0.000632789,0.00043679454,0.00084454665,0.0029727542,0.00025820182,0.0000058983724],"category_scores_gemma":[0.0002775514,0.00045145128,0.00011696733,0.0007115795,0.0005464943,0.0008182502,0.00044235887,0.0007387444,0.0000112382095],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013252434,0.000015748386,0.00009574091,0.000043040465,0.000010748764,0.000024212311,0.0007410411,0.00840904,0.00028748755,0.117822774,0.00001756502,0.8725313],"study_design_scores_gemma":[0.00037552952,0.0004767647,0.000068515255,0.00090592727,0.00001814736,0.00014250707,0.0000019611232,0.6869711,0.00084750366,0.30856726,0.0007573284,0.0008674341],"about_ca_topic_score_codex":0.000024097006,"about_ca_topic_score_gemma":0.00011049369,"teacher_disagreement_score":0.87166387,"about_ca_system_score_codex":0.00042121028,"about_ca_system_score_gemma":0.001313922,"threshold_uncertainty_score":0.9997937},"labels":[],"label_agreement":null},{"id":"W86607492","doi":"10.1007/978-1-4615-0351-4_12","title":"Novel Test Methodologies for SoC/IP Design","year":2003,"lang":"en","type":"book-chapter","venue":"Kluwer international series in engineering and computer science","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Embedded system; System on a chip; Overhead (engineering); Test (biology); Engineering; Computer science; Computer architecture; Operating system","score_opus":0.0657630370454699,"score_gpt":0.2681104875429941,"score_spread":0.2023474504975242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W86607492","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000008935578,0.00016460319,0.99190384,0.00036973713,0.0017607126,0.00017484739,0.000010338574,0.00016872455,0.0054382845],"genre_scores_gemma":[0.004194468,0.0000967961,0.9855181,0.000399592,0.0003373049,0.000037844016,0.0000046163973,0.000034127494,0.00937718],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99810547,0.000007402822,0.0003459394,0.0007667223,0.0003998894,0.00037460428],"domain_scores_gemma":[0.9984624,0.0007640301,0.0001270215,0.00033705632,0.0002183073,0.00009123275],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010073415,0.0003143625,0.0002928071,0.0004425461,0.00013924387,0.00047223482,0.0016116786,0.000121388424,0.000003682719],"category_scores_gemma":[0.00038614805,0.00031678687,0.00007117715,0.0001552238,0.00021209741,0.00077166123,0.00048334067,0.00025399003,0.0000026837952],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013743968,0.00002889502,0.000039406295,0.00007510612,0.000037697693,0.000026579432,0.00034138045,0.035951544,0.0015956528,0.8005846,0.00048207137,0.16083567],"study_design_scores_gemma":[0.00040828306,0.0002865488,0.0002924858,0.00045286387,0.000009733288,0.00038139278,0.000005431817,0.9338689,0.00096830487,0.033626623,0.028799718,0.0008997408],"about_ca_topic_score_codex":0.0000037287118,"about_ca_topic_score_gemma":0.0000011804109,"teacher_disagreement_score":0.89791733,"about_ca_system_score_codex":0.00012605831,"about_ca_system_score_gemma":0.00011443227,"threshold_uncertainty_score":0.9999284},"labels":[],"label_agreement":null}]}