{"meta":{"query_hash":"4d0a679da2cb","filters":{"venue":"27th ACM/IEEE Design Automation Conference"},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/4d0a679da2cb","api":"https://metacan.xera.ac/api/v1/cohort?venue=27th+ACM%2FIEEE+Design+Automation+Conference"},"results":[{"id":"W3150866691","doi":"10.1109/dac.1990.114841","title":"Timing analysis in precharge/unate networks","year":2002,"lang":"en","type":"article","venue":"27th ACM/IEEE Design Automation Conference","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Path (computing); Computer network","score_opus":0.06115887695551186,"score_gpt":0.23859867988254765,"score_spread":0.1774398029270358,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3150866691","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21719727,0.0006518429,0.76892465,0.00049212173,0.00006440678,0.00006695853,0.00021211806,0.00031030894,0.012080367],"genre_scores_gemma":[0.95628715,0.00041556227,0.037590116,0.0001241222,0.00003552188,0.00006852849,0.00009873732,0.00007720775,0.005303027],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99959904,0.00006145525,0.000011549058,0.000089603804,0.00014180619,0.00009659935],"domain_scores_gemma":[0.9984909,0.0009914724,0.00021005498,0.00010722831,0.00014737398,0.000052962423],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006682879,0.00047918348,0.0003369443,0.0005476184,0.00038563265,0.000929687,0.0008841332,0.0005653239,0.0037503487],"category_scores_gemma":[0.0035012134,0.0003622228,0.00029069636,0.00042549687,0.0008073416,0.0016972271,0.0005618899,0.00085271575,0.00022798483],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013327216,0.000027213237,0.00066551164,0.000097850985,0.000021210633,0.00021284119,0.00006798565,0.8630702,0.01701995,0.097997375,0.0007963605,0.019890334],"study_design_scores_gemma":[0.000011566891,0.00006987433,0.00026693713,0.000011691859,0.000013352153,0.000079655365,0.000020922536,0.94790965,0.0067342864,0.04378433,0.0010875949,0.000010218324],"about_ca_topic_score_codex":0.0016490967,"about_ca_topic_score_gemma":0.0022063418,"teacher_disagreement_score":0.0037503487,"about_ca_system_score_codex":0.0010419193,"about_ca_system_score_gemma":0.00070955855,"threshold_uncertainty_score":0.012546182},"labels":[],"label_agreement":null},{"id":"W4246796329","doi":"10.1109/dac.1990.114892","title":"System simulation of printed circuit boards including packages and connectors","year":2002,"lang":"en","type":"article","venue":"27th ACM/IEEE Design Automation Conference","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Quantic EMC (Canada)","funders":"","keywords":"Printed circuit board; Computer science; Integrated circuit packaging; Circuit extraction; Electronic packaging; Engineering drawing; Electrical engineering; Electronic engineering; Engineering; Integrated circuit; Equivalent circuit; Operating system; Voltage","score_opus":0.10636625896206409,"score_gpt":0.2685288992032618,"score_spread":0.1621626402411977,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246796329","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054997638,0.00014060621,0.9334044,0.000062072424,0.00006181486,0.000071038296,0.00018807476,0.0021732133,0.0089012],"genre_scores_gemma":[0.8517372,0.0002308182,0.13942517,0.000047151916,0.000030788386,0.00026196596,0.00034495053,0.00020881146,0.0077131637],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99977046,0.000071085036,0.0000125815,0.000024176128,0.00009415217,0.000027452103],"domain_scores_gemma":[0.9996086,0.00021203505,0.00002643974,0.000048359896,0.00008294445,0.000021641274],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028286994,0.0006012932,0.00055359746,0.00030318348,0.0002496542,0.00063072,0.0007849008,0.0006771016,0.004876456],"category_scores_gemma":[0.0008938671,0.00030130355,0.00040550556,0.0003737646,0.00028409917,0.0006663733,0.00032164712,0.00047076092,0.00057753385],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032666023,0.000021232889,0.0002675707,0.000051887077,0.000020878399,0.00006439223,0.000037128302,0.98231596,0.0048585767,0.003410941,0.0003240033,0.008594753],"study_design_scores_gemma":[0.000008789306,0.00002269767,0.00005692768,0.0000026083571,0.0000043276073,0.000012947763,0.0000035757673,0.9969079,0.0018296418,0.0004537546,0.0006944574,0.0000024013734],"about_ca_topic_score_codex":0.002381213,"about_ca_topic_score_gemma":0.002277868,"teacher_disagreement_score":0.004876456,"about_ca_system_score_codex":0.00033869984,"about_ca_system_score_gemma":0.00049592793,"threshold_uncertainty_score":0.016313374},"labels":[],"label_agreement":null},{"id":"W4251954744","doi":"10.1109/dac.1990.114927","title":"Chortle: a technology mapping program for lookup table-based field programmable gate arrays","year":2002,"lang":"en","type":"article","venue":"27th ACM/IEEE Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":88,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Computer science; Combinational logic; Table (database); Boolean function; Function (biology); Truth table; Logic synthesis; Algorithm; Logic gate; Theoretical computer science; Parallel computing; Data mining; Programming language","score_opus":0.09718467946465961,"score_gpt":0.2815929967923899,"score_spread":0.1844083173277303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251954744","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005266666,0.00009967029,0.9268693,0.0000959979,0.00003595886,0.00023967488,0.00039325832,0.06017524,0.0068242582],"genre_scores_gemma":[0.06468098,0.00014274655,0.91765326,0.00012707734,0.000019020968,0.0006121334,0.0012497369,0.004020788,0.011494214],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997423,0.00003828354,0.00001376165,0.00005710359,0.00012092554,0.000027656239],"domain_scores_gemma":[0.9996582,0.00019353889,0.00003327146,0.000040953408,0.00005878396,0.000015269232],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030747236,0.0010945778,0.00044373763,0.0008244138,0.0004180018,0.0008008464,0.0011819415,0.0004397356,0.020889223],"category_scores_gemma":[0.001113907,0.0005689315,0.0004734525,0.00045909206,0.00040984125,0.001055388,0.00080263143,0.0008205739,0.0038744726],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051805354,0.00018658109,0.0017130497,0.00060342374,0.00006559664,0.0004870175,0.00024069105,0.09388538,0.043308046,0.029470349,0.06444258,0.76507926],"study_design_scores_gemma":[0.00028495284,0.00019829822,0.0006857429,0.00006627706,0.000035748948,0.00051485194,0.0001014648,0.78567535,0.05575495,0.030569449,0.12603815,0.00007475018],"about_ca_topic_score_codex":0.0028366863,"about_ca_topic_score_gemma":0.004975733,"teacher_disagreement_score":0.020889223,"about_ca_system_score_codex":0.00071603793,"about_ca_system_score_gemma":0.0010369655,"threshold_uncertainty_score":0.06988144},"labels":[],"label_agreement":null}]}