{"meta":{"query_hash":"f16742ec078a","filters":{"venue":"ACM Transactions on Reconfigurable Technology and Systems"},"cohort_total":90,"direct_labels_cover":0,"predictions_cover":90,"exported":90,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/f16742ec078a","api":"https://metacan.xera.ac/api/v1/cohort?venue=ACM+Transactions+on+Reconfigurable+Technology+and+Systems"},"results":[{"id":"W1884563702","doi":"10.1145/2629547","title":"The Effect of Compiler Optimizations on High-Level Synthesis-Generated Hardware","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Compiler; Computer science; Undo; Field-programmable gate array; Optimizing compiler; High-level synthesis; Parallel computing; Interprocedural optimization; Profiling (computer programming); Embedded system; Loop optimization; Computer hardware; Operating system","score_opus":0.035985304868476904,"score_gpt":0.25352660069489064,"score_spread":0.21754129582641374,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1884563702","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0144273285,0.0009164642,0.97567505,0.0024262804,0.0012693843,0.0013520175,0.00006417981,0.0014103528,0.0024589172],"genre_scores_gemma":[0.994011,0.000079163445,0.0041720853,0.000021457301,0.000015599848,0.0006377428,0.0000023156608,0.000021535629,0.0010391029],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979787,0.000504834,0.00051270804,0.00044407236,0.00025274232,0.00030693447],"domain_scores_gemma":[0.9967025,0.0011671026,0.00022555067,0.0015809335,0.00022953273,0.00009436605],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011233268,0.00025658478,0.00047896255,0.000587607,0.00045991258,0.00012060312,0.0012458183,0.0003854931,0.0000056105373],"category_scores_gemma":[0.00026814273,0.0001764088,0.000066551525,0.0009534172,0.00020843634,0.00018416009,0.000012981339,0.00037604143,0.000034977707],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00070459343,0.0006594082,0.0011124342,0.00071178004,0.0017952704,0.00008968608,0.0009912861,0.091962874,0.016790856,0.44851366,0.019270815,0.41739732],"study_design_scores_gemma":[0.0017969281,0.004037561,0.00007815085,0.000927598,0.00012323631,0.0004076857,0.00055732223,0.05660118,0.9217119,0.005891517,0.0070043607,0.00086251355],"about_ca_topic_score_codex":0.000094133306,"about_ca_topic_score_gemma":0.000015955724,"teacher_disagreement_score":0.9795837,"about_ca_system_score_codex":0.00007671626,"about_ca_system_score_gemma":0.000069412396,"threshold_uncertainty_score":0.7193742},"labels":[],"label_agreement":null},{"id":"W1965195759","doi":"10.1145/1391732.1391733","title":"On the trade-off between power and flexibility of FPGA clock networks","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Clock network; Field-programmable gate array; Computer science; Flexibility (engineering); CPU multiplier; Digital clock manager; Clock gating; Clock domain crossing; Embedded system; Clock rate; Clock skew; Synchronous circuit; Clock drift; Clock signal; Telecommunications","score_opus":0.02241358689475075,"score_gpt":0.22132394189350213,"score_spread":0.19891035499875137,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1965195759","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9012282,0.0051039555,0.086477175,0.00087702856,0.0003009902,0.0008084555,0.000048358215,0.0012757186,0.003880114],"genre_scores_gemma":[0.9983956,0.0012724926,0.000073780124,0.000021959839,0.000012293651,0.00008326378,0.0000014020662,0.000021074775,0.00011808826],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991005,0.000052798787,0.0003219756,0.0002241269,0.00008081375,0.00021979715],"domain_scores_gemma":[0.99897593,0.00034070073,0.00004675363,0.0005730474,0.000019702535,0.00004385299],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002570531,0.00018299407,0.00033822685,0.0002492725,0.0002283329,0.000011432755,0.00021351386,0.00043141452,0.000032413114],"category_scores_gemma":[0.000020485142,0.00013892405,0.000051241357,0.00031729531,0.0002664866,0.000057700756,0.000002201127,0.0005261147,0.0000035157016],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003047316,0.0006832163,0.010834877,0.0009835629,0.00248228,0.00008254627,0.0023766272,0.06812322,0.012831991,0.057482533,0.010396638,0.8334178],"study_design_scores_gemma":[0.006557338,0.009378178,0.03189471,0.003115098,0.000880958,0.0031311722,0.0062432587,0.12575477,0.6627471,0.08326706,0.061269406,0.0057609635],"about_ca_topic_score_codex":0.000014827125,"about_ca_topic_score_gemma":0.0000033168817,"teacher_disagreement_score":0.8276568,"about_ca_system_score_codex":0.000022540587,"about_ca_system_score_gemma":0.000008401228,"threshold_uncertainty_score":0.5665158},"labels":[],"label_agreement":null},{"id":"W1967476488","doi":"10.1145/2457443.2457444","title":"Self-Alignment Schemes for the Implementation of Addition-Related Floating-Point Operators","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Fonds Québécois de la Recherche sur la Nature et les Technologies","keywords":"Computer science; Field-programmable gate array; Floating point; Realization (probability); Point (geometry); Operator (biology); Computer hardware; Computer engineering; Parallel computing; Algorithm","score_opus":0.013986248498565045,"score_gpt":0.2729182783595705,"score_spread":0.25893202986100544,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967476488","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01069637,0.00042846063,0.9822985,0.0045512007,0.00049790245,0.0011847434,0.00002114775,0.00022747082,0.00009422979],"genre_scores_gemma":[0.89719754,0.00012944562,0.10164602,0.000060990118,0.000011510243,0.0008101653,0.000002091033,0.000009025809,0.0001332372],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990243,0.00006368869,0.00037030622,0.00025543387,0.00009412555,0.000192149],"domain_scores_gemma":[0.99886227,0.00037305892,0.00013690942,0.00047586422,0.00011543617,0.00003646271],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033398025,0.00011672015,0.00019690502,0.00018185053,0.00034576823,0.000066477,0.0004259546,0.00012268464,0.000096792326],"category_scores_gemma":[0.000022218552,0.00008040871,0.000053654854,0.00044533145,0.000065911925,0.00021449293,0.0000066083594,0.00014282815,0.000012265969],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000025511104,0.00008284329,0.000048578047,0.00006671125,0.00021628478,3.945393e-7,0.00032089307,0.00010223372,0.0033206544,0.05594331,0.00020075687,0.93969476],"study_design_scores_gemma":[0.0046676216,0.0030034042,0.0007136375,0.0003605717,0.00025343712,0.00021281376,0.024457319,0.27135083,0.5308368,0.11497241,0.047910094,0.0012610764],"about_ca_topic_score_codex":0.00013009152,"about_ca_topic_score_gemma":0.000002655033,"teacher_disagreement_score":0.9384337,"about_ca_system_score_codex":0.000025613339,"about_ca_system_score_gemma":0.00002481069,"threshold_uncertainty_score":0.32789722},"labels":[],"label_agreement":null},{"id":"W1982516565","doi":"10.1145/1862648.1862652","title":"MPI as a Programming Model for High-Performance Reconfigurable Computers","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"High Performance Research Computing, Texas A and M University","keywords":"Computer science; Software portability; Computer architecture; Programming paradigm; Usability; x86; Supercomputer; Field-programmable gate array; Software; Parallel computing; Embedded system; Programming language; Operating system","score_opus":0.01819585152449419,"score_gpt":0.2485739064517128,"score_spread":0.2303780549272186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1982516565","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03943972,0.00009918107,0.9540217,0.0018528595,0.0009355784,0.00081545534,0.0000072781995,0.0018929391,0.0009352751],"genre_scores_gemma":[0.81819993,0.00010410008,0.17962085,0.00013637342,0.000021523314,0.0004484752,0.0000038461912,0.000020448259,0.0014444368],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99825174,0.00003359617,0.00043960314,0.0006592424,0.0001367726,0.00047904818],"domain_scores_gemma":[0.9982565,0.00019444402,0.00017834219,0.0010774859,0.00019070906,0.000102542],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005103191,0.0002678133,0.00036798257,0.0007222755,0.00069250364,0.00022702017,0.0011189126,0.00045851793,0.0000071951968],"category_scores_gemma":[0.000052381278,0.00026025652,0.00006138397,0.00065500994,0.00013933971,0.00053156,0.000010813081,0.0005996386,0.000021003132],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000056378387,0.00024252739,0.00008615958,0.00021194715,0.00013690596,0.0000052659348,0.0002958191,0.10197115,0.0034777059,0.18196088,0.0005352153,0.71102005],"study_design_scores_gemma":[0.00057497004,0.000389109,0.000011647949,0.00010627948,0.000015481857,0.00018131772,0.000037416165,0.9622009,0.02313014,0.009125479,0.0038571625,0.00037010736],"about_ca_topic_score_codex":0.000039201852,"about_ca_topic_score_gemma":0.000008557437,"teacher_disagreement_score":0.86022973,"about_ca_system_score_codex":0.000028876433,"about_ca_system_score_gemma":0.00009506756,"threshold_uncertainty_score":0.999985},"labels":[],"label_agreement":null},{"id":"W1983637205","doi":"10.1145/1968502.1968511","title":"FPGA Acceleration of MultiFactor CDO Pricing","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Credit Risk and Financial Regulations","field":"Economics, Econometrics and Finance","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Xeon; Collateralized debt obligation; Field-programmable gate array; Portfolio; Exploit; Parallel computing; Embedded system; Finance; Collateral; Business; Computer security","score_opus":0.06636286014870553,"score_gpt":0.2261109326809468,"score_spread":0.15974807253224127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1983637205","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84644794,0.0019388333,0.13273764,0.0003490199,0.0010980373,0.00056377094,0.00015762217,0.00021175394,0.01649538],"genre_scores_gemma":[0.9979356,0.00028296572,0.00076221535,0.0000051710276,0.000018851508,0.000068078414,0.000003865696,0.000014193016,0.00090908015],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"observational","domain_scores_codex":[0.9989295,0.000009983689,0.0005638043,0.00028781142,0.00002529972,0.0001836271],"domain_scores_gemma":[0.9991553,0.00004926017,0.00026413353,0.000444764,0.000048374466,0.000038160386],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021439344,0.00012519264,0.00035063675,0.00073687255,0.00019281344,0.000017202798,0.00018799117,0.00028801805,0.00024054365],"category_scores_gemma":[0.000060958373,0.0001370123,0.00006150127,0.00043885206,0.00010987702,0.00016834229,0.000002940055,0.00019595448,0.00007455651],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014891366,0.00075903366,0.10106266,0.00026540612,0.00034989978,0.000007502723,0.0031815956,0.0006746317,0.002721358,0.72790444,0.0001764055,0.16274813],"study_design_scores_gemma":[0.006381951,0.002817707,0.47943684,0.0007404848,0.00019940245,0.0002474314,0.007398953,0.016348476,0.15598206,0.26351938,0.06390558,0.0030217518],"about_ca_topic_score_codex":0.00045115937,"about_ca_topic_score_gemma":0.00004524622,"teacher_disagreement_score":0.4643851,"about_ca_system_score_codex":0.000032569802,"about_ca_system_score_gemma":0.00001412411,"threshold_uncertainty_score":0.55871993},"labels":[],"label_agreement":null},{"id":"W1989678405","doi":"10.1145/1754386.1754389","title":"SARFUM","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Bitstream; Computer science; Field-programmable gate array; Embedded system; Encryption; Replay attack; Computer hardware; Confidentiality; Authentication (law); Computer security; Telecommunications; Decoding methods","score_opus":0.011593635419102556,"score_gpt":0.22438646377311833,"score_spread":0.21279282835401578,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989678405","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13777383,0.0004872969,0.8187837,0.011164466,0.006317958,0.0007360582,0.000037414742,0.0026807527,0.022018554],"genre_scores_gemma":[0.99578583,0.000050514518,0.001940356,0.00011667745,0.000050436225,0.000115854724,0.0000015397144,0.000010768909,0.0019280241],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9987148,0.000038486956,0.00025071736,0.0005084067,0.00013905976,0.00034853286],"domain_scores_gemma":[0.9982818,0.00014382605,0.00006906944,0.0012943511,0.000099097975,0.00011188458],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022845753,0.00018920613,0.00026667898,0.00053836976,0.0005179339,0.00013508472,0.0008840504,0.0003591025,0.000077066536],"category_scores_gemma":[0.000048491387,0.00017084512,0.00006883977,0.0008925673,0.00016947126,0.00037287793,0.000012841139,0.00088792114,0.00021274772],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018590308,0.00036162976,0.00021521152,0.000057299887,0.00011165784,0.000022899052,0.00014339553,0.00010784249,0.019349454,0.7401066,0.0008009038,0.23870455],"study_design_scores_gemma":[0.0025330242,0.0013598929,0.0013456321,0.00019282833,0.000106243446,0.00165765,0.0007264646,0.030677328,0.0885947,0.3593636,0.5114955,0.0019471593],"about_ca_topic_score_codex":0.00006858246,"about_ca_topic_score_gemma":0.00006062086,"teacher_disagreement_score":0.858012,"about_ca_system_score_codex":0.000018374538,"about_ca_system_score_gemma":0.000054140524,"threshold_uncertainty_score":0.69668615},"labels":[],"label_agreement":null},{"id":"W1996426321","doi":"10.1145/2000832.2000840","title":"Leveraging reconfigurability in the hardware/software codesign process","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; Simon Fraser University","funders":"","keywords":"Reconfigurability; Computer science; Embedded system; Field-programmable gate array; Computer architecture; System on a chip; FPGA prototype; Flexibility (engineering); Software; Electronic system-level design and verification; Process (computing); Systems design; Reconfigurable computing; Profiling (computer programming); Design process; Operating system; Software engineering; Work in process","score_opus":0.05878823377811628,"score_gpt":0.26375676987909885,"score_spread":0.20496853610098256,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1996426321","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03143843,0.0007417915,0.95520324,0.0011326675,0.0005118894,0.0016724836,0.000008098475,0.001755151,0.0075362665],"genre_scores_gemma":[0.9913839,0.000057758167,0.0071862554,0.00014444582,0.000010890862,0.0009446928,8.843563e-7,0.000019750434,0.0002514234],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99730396,0.00047172472,0.00066801126,0.0008024187,0.0002519878,0.0005019091],"domain_scores_gemma":[0.9971475,0.00042610397,0.00019952239,0.0020129965,0.0001485221,0.00006533262],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019341522,0.00031537676,0.00046062435,0.0008959203,0.0003823106,0.00013949287,0.0023514929,0.00045794385,0.00003367948],"category_scores_gemma":[0.00015025276,0.00024466193,0.000073494964,0.0014409142,0.00020386472,0.00054002606,0.000009588855,0.000823455,0.00003571885],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030160756,0.0025189663,0.023897368,0.0022376042,0.00057088415,0.0006849235,0.06418471,0.00071510766,0.0041632117,0.20955104,0.0015557982,0.68961877],"study_design_scores_gemma":[0.0044913217,0.0038960848,0.0074673486,0.003530511,0.00018021828,0.007949016,0.039122574,0.018142257,0.24814016,0.65306324,0.00912593,0.0048913634],"about_ca_topic_score_codex":0.0002403084,"about_ca_topic_score_gemma":0.000037656333,"teacher_disagreement_score":0.95994544,"about_ca_system_score_codex":0.0000817767,"about_ca_system_score_gemma":0.000091995564,"threshold_uncertainty_score":0.9977024},"labels":[],"label_agreement":null},{"id":"W2000625430","doi":"10.1145/2000832.2000833","title":"Application-specific signatures for transactional memory in soft processors","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Distributed systems and fault tolerance","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Transactional memory; Field-programmable gate array; Scalability; Network packet; Synchronization (alternating current); Embedded system; Thread (computing); Parallel computing; Computer hardware; Operating system; Computer network; Channel (broadcasting); Database transaction","score_opus":0.023696704151688532,"score_gpt":0.23223356286591015,"score_spread":0.20853685871422162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000625430","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023091817,0.0022530078,0.9918975,0.00083879026,0.00043842447,0.0008820307,0.000038405688,0.00035176694,0.0009908839],"genre_scores_gemma":[0.9944273,0.00010420478,0.00396371,0.000051691124,0.000015983445,0.0009882312,0.000004757829,0.000013281257,0.00043083006],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9985707,0.000031956864,0.0003805366,0.0005768813,0.00012287592,0.00031707375],"domain_scores_gemma":[0.9989331,0.0001095385,0.00011299619,0.0006590616,0.00010964404,0.00007570325],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000322565,0.00018957575,0.00030333616,0.00044214953,0.00028430988,0.000054501,0.0007588095,0.0003772988,0.000025882317],"category_scores_gemma":[0.000013652273,0.00018569539,0.00006162955,0.00065402145,0.00010577737,0.00028641048,0.0000025844877,0.00032819653,0.000027389986],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020904027,0.0008390187,0.00035000147,0.00048937753,0.00017958191,0.000019851255,0.0026494781,0.005444916,0.004047459,0.14338309,0.001061233,0.84132695],"study_design_scores_gemma":[0.014135261,0.002564098,0.0047214753,0.0017777059,0.000128368,0.0012890287,0.012025709,0.338186,0.052953456,0.34720317,0.22002156,0.0049941633],"about_ca_topic_score_codex":0.0000789457,"about_ca_topic_score_gemma":0.000054636224,"teacher_disagreement_score":0.9921181,"about_ca_system_score_codex":0.000034840345,"about_ca_system_score_gemma":0.000056246376,"threshold_uncertainty_score":0.7572438},"labels":[],"label_agreement":null},{"id":"W2005602803","doi":"10.1145/2617593","title":"VTR 7.0","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":362,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of British Columbia; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Texas Instruments; Semiconductor Research Corporation","keywords":"Computer science; Netlist; Adder; Verilog; Design flow; Computer architecture; Static timing analysis; Field-programmable gate array; Compiler; Routing (electronic design automation); Embedded system; Electronic design automation; Electronic circuit; Architecture; Operating system","score_opus":0.01091939259929031,"score_gpt":0.2032694107926043,"score_spread":0.192350018193314,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2005602803","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054217983,0.0018929511,0.8906686,0.0006301847,0.0010503734,0.0005089177,0.000017577742,0.0067040036,0.04430946],"genre_scores_gemma":[0.9980326,0.00029036554,0.0006097318,0.000027641656,0.000021175298,0.00013771553,0.0000012829142,0.000025618976,0.0008538351],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99931556,0.000024657667,0.00019959235,0.00018285251,0.000057262507,0.00022009337],"domain_scores_gemma":[0.99935627,0.00007394087,0.000020383595,0.00047938884,0.000023049673,0.000046957546],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017270782,0.0001493441,0.00022041684,0.00045365075,0.00013225939,0.000029656056,0.00020304047,0.0003315021,0.00005000022],"category_scores_gemma":[0.000014990225,0.00014260989,0.000033082422,0.0002907206,0.000070264396,0.00007400882,0.0000010792435,0.00031031857,0.00008060407],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014392563,0.000068749665,0.00028204074,0.0003120829,0.00019833712,0.000008479079,0.000110543006,0.004666308,0.02856763,0.027115108,0.0023588089,0.93629754],"study_design_scores_gemma":[0.0019154508,0.0013434438,0.00033373138,0.00070178794,0.00016801606,0.0009789389,0.0011623488,0.10884487,0.47986227,0.060388234,0.34211007,0.002190828],"about_ca_topic_score_codex":0.000011467597,"about_ca_topic_score_gemma":0.000004772993,"teacher_disagreement_score":0.94381464,"about_ca_system_score_codex":0.000021684988,"about_ca_system_score_gemma":0.000004287764,"threshold_uncertainty_score":0.58154625},"labels":[],"label_agreement":null},{"id":"W2009741039","doi":"10.1145/1968502.1968503","title":"Logarithmic-Time FPGA Bitstream Analysis","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Field-programmable gate array; Computer science; Bitstream; Virtex; Compiler; Compile time; Embedded system; Speedup; Computation; Computer hardware; Parallel computing; Operating system; Decoding methods; Programming language; Algorithm","score_opus":0.027366406160085063,"score_gpt":0.23215345868239678,"score_spread":0.20478705252231172,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2009741039","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008555733,0.00063317764,0.97133076,0.0004101058,0.00034092716,0.0005615096,0.000017268652,0.0027013398,0.015449198],"genre_scores_gemma":[0.97963154,0.00007583591,0.016339755,0.000048199614,0.00001115414,0.0002478816,0.0000021233325,0.000019203084,0.0036242947],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979086,0.00016887691,0.0005459807,0.0007555759,0.00018546196,0.0004354835],"domain_scores_gemma":[0.99738455,0.0001448717,0.00020092145,0.0020256282,0.00013225655,0.00011175282],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005738199,0.0002957146,0.0006082304,0.002564876,0.00030478518,0.000102825106,0.0014920599,0.000571187,0.00011767294],"category_scores_gemma":[0.000030562445,0.0002739838,0.00015631953,0.002906854,0.00017104587,0.00040125186,0.000016316346,0.0004332473,0.00021808995],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015014663,0.002053567,0.004607624,0.0004969178,0.010501496,0.00062478316,0.005948701,0.0007936961,0.020609692,0.25055483,0.0026844386,0.7009741],"study_design_scores_gemma":[0.002831596,0.004015277,0.0015610608,0.00072503084,0.002145439,0.0039265845,0.0019706057,0.09324838,0.7283002,0.14393736,0.012828565,0.0045098676],"about_ca_topic_score_codex":0.00023978534,"about_ca_topic_score_gemma":0.000022900358,"teacher_disagreement_score":0.97107583,"about_ca_system_score_codex":0.00006486943,"about_ca_system_score_gemma":0.000038564875,"threshold_uncertainty_score":0.9999712},"labels":[],"label_agreement":null},{"id":"W2014316444","doi":"10.1145/2068716.2068718","title":"VPR 5.0","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":70,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Toronto","funders":"","keywords":"Computer science; Logic block; Computer architecture; Routing (electronic design automation); Field-programmable gate array; Robustness (evolution); Granularity; Architecture; Block (permutation group theory); Software; Key (lock); Embedded system; Computer engineering; Distributed computing; Operating system","score_opus":0.028158768054671157,"score_gpt":0.20665786393279184,"score_spread":0.17849909587812068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2014316444","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13573311,0.006269759,0.6631701,0.00029684015,0.0020716987,0.0012344965,0.00005399675,0.013551803,0.17761818],"genre_scores_gemma":[0.9974106,0.0004921768,0.0010802154,0.000015166102,0.000010080916,0.00016422494,8.749693e-7,0.000025846786,0.000800812],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99933356,0.000015439047,0.00020420618,0.0001756237,0.000048974514,0.00022218477],"domain_scores_gemma":[0.9994226,0.000028429864,0.000020618549,0.0004575275,0.000023664847,0.000047133417],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010955755,0.00015034381,0.00020207599,0.0004879705,0.0001122372,0.000015401332,0.00021843919,0.00033586158,0.00015832871],"category_scores_gemma":[0.000006109497,0.00014353228,0.00003377945,0.00030760266,0.00007919647,0.00009357664,0.0000011803713,0.00030436018,0.00008585497],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006588856,0.00028260282,0.0011579593,0.0005838305,0.00069029466,0.00010138966,0.0012092702,0.00072722073,0.04099264,0.042545103,0.0033281639,0.90831566],"study_design_scores_gemma":[0.0013358857,0.0011926802,0.00069013546,0.00052410155,0.00017584834,0.0012478274,0.0027368495,0.009417679,0.8811238,0.054278806,0.045490738,0.0017856404],"about_ca_topic_score_codex":0.000028491268,"about_ca_topic_score_gemma":0.000005927901,"teacher_disagreement_score":0.90653,"about_ca_system_score_codex":0.000021173577,"about_ca_system_score_gemma":0.000005796888,"threshold_uncertainty_score":0.58530766},"labels":[],"label_agreement":null},{"id":"W2020433498","doi":"10.1145/1391732.1391735","title":"Particle graphics on reconfigurable hardware","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Computer Graphics and Visualization Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Graphics; Speedup; Frame rate; Graphics hardware; Particle system; Graphics pipeline; Particle (ecology); Computer graphics (images); Computer graphics; General-purpose computing on graphics processing units; Software; Field-programmable gate array; Computational science; 3D computer graphics; Computer hardware; Parallel computing; Operating system; Artificial intelligence","score_opus":0.036440285175238785,"score_gpt":0.26445194029788527,"score_spread":0.22801165512264648,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2020433498","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036464486,0.0009852579,0.9512785,0.0038655424,0.00090099574,0.00066359795,0.000018106677,0.0025986463,0.0032248343],"genre_scores_gemma":[0.99551624,0.0015016679,0.00083976315,0.00038622817,0.000020074945,0.0001916339,0.00000253819,0.000021277918,0.001520576],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981381,0.00010174426,0.00045077247,0.0006720289,0.00022409037,0.0004132516],"domain_scores_gemma":[0.9980345,0.00017943254,0.00013845571,0.0013601321,0.00016184036,0.00012566792],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00032553487,0.00027014298,0.00036165936,0.00090916594,0.0008392276,0.0001298714,0.0009465271,0.00035997562,0.00003066605],"category_scores_gemma":[0.00003342671,0.0002565854,0.00009802644,0.0015889856,0.00019877945,0.00040662597,0.000010606376,0.00048024912,0.00005467643],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022731869,0.00030356157,0.00063936843,0.000051997395,0.00010109342,0.000054511518,0.000308636,0.00022027116,0.0003611395,0.9487999,0.0012342684,0.047902536],"study_design_scores_gemma":[0.003994416,0.005854224,0.0013611441,0.0011225658,0.00009298875,0.003181064,0.0007454573,0.23502658,0.33231783,0.2075037,0.20547484,0.0033251853],"about_ca_topic_score_codex":0.00008171606,"about_ca_topic_score_gemma":0.000012298329,"teacher_disagreement_score":0.9590517,"about_ca_system_score_codex":0.00003127464,"about_ca_system_score_gemma":0.0000532371,"threshold_uncertainty_score":0.9999886},"labels":[],"label_agreement":null},{"id":"W2023428606","doi":"10.1145/2629579","title":"Timing-Driven Titan","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":98,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Texas Instruments","keywords":"Stratix; Field-programmable gate array; Computer science; Titan (rocket family); Benchmark (surveying); Parallel computing; Computer architecture; Architecture; Embedded system","score_opus":0.038747666946998424,"score_gpt":0.23994230075965653,"score_spread":0.20119463381265812,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023428606","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.119919315,0.0074765296,0.7601476,0.0016023751,0.0029251492,0.0015075683,0.00009474461,0.01418588,0.092140846],"genre_scores_gemma":[0.99749327,0.00019747327,0.0010484844,0.000017725146,0.000019789624,0.00013246924,0.0000025878883,0.000027698923,0.0010605],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99929786,0.000019416717,0.00020334257,0.00018030884,0.00007732939,0.00022174019],"domain_scores_gemma":[0.9993794,0.000036813843,0.000022802802,0.00043076972,0.00004440894,0.00008581849],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013964085,0.0001532123,0.0002210113,0.0004554969,0.00008978477,0.00003189329,0.00021504534,0.0003340421,0.000031442625],"category_scores_gemma":[0.000015090729,0.00014814002,0.000030000987,0.00032150073,0.000069712936,0.00010241263,0.0000016469554,0.0003065861,0.000106347274],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000118603275,0.00041397344,0.0019370399,0.0008981314,0.0012295063,0.00021592497,0.001701554,0.056870673,0.048226573,0.033507377,0.04708743,0.8077932],"study_design_scores_gemma":[0.0045017917,0.0028700938,0.00018952866,0.0012210329,0.00036552997,0.002763259,0.008919503,0.18303546,0.3665639,0.05008023,0.37577295,0.0037167317],"about_ca_topic_score_codex":0.0000151035565,"about_ca_topic_score_gemma":0.0000072879357,"teacher_disagreement_score":0.87757397,"about_ca_system_score_codex":0.000054706743,"about_ca_system_score_gemma":0.000014528091,"threshold_uncertainty_score":0.6040975},"labels":[],"label_agreement":null},{"id":"W2024174517","doi":"10.1145/2499625.2499627","title":"Towards development of an analytical model relating FPGA architecture parameters to routability","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Router; Computer science; Logic block; Block (permutation group theory); Routing (electronic design automation); Embedded system; FPGA prototype; Computer architecture; CAD; Design flow; Parallel computing; Computer hardware; Engineering; Engineering drawing; Computer network","score_opus":0.025796937541249773,"score_gpt":0.24346641330898858,"score_spread":0.21766947576773882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2024174517","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5018417,0.000056158853,0.4961097,0.00012585214,0.00005422694,0.00040634844,0.0000075863077,0.0005748125,0.0008236005],"genre_scores_gemma":[0.944522,0.000006901586,0.05505778,0.000014247549,0.000003382322,0.00028649895,0.0000020403081,0.00002163705,0.000085491556],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988858,0.0000304377,0.00044543223,0.00026993846,0.00010339761,0.000264995],"domain_scores_gemma":[0.99921876,0.000056018063,0.000036462952,0.0005249789,0.000057058543,0.000106715976],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023919757,0.00018834347,0.0003386407,0.0005161791,0.00011567781,0.000027543972,0.00024940327,0.0003563914,0.000027960312],"category_scores_gemma":[0.000032535958,0.00017181823,0.000041485917,0.0003773286,0.00007179384,0.00011843773,0.0000035752628,0.0003890741,0.000012912691],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014338284,0.00008135454,0.000120791,0.00021310938,0.00013684719,0.0000015267916,0.00079250045,0.22440545,0.017069578,0.00050790556,0.00003319673,0.7566234],"study_design_scores_gemma":[0.00042495318,0.000461135,0.0005095683,0.00030857488,0.00006235831,0.00008503917,0.0013644536,0.68216115,0.29963523,0.013906582,0.00032563557,0.00075532484],"about_ca_topic_score_codex":0.00006729218,"about_ca_topic_score_gemma":0.000024902612,"teacher_disagreement_score":0.7558681,"about_ca_system_score_codex":0.00006185755,"about_ca_system_score_gemma":0.000029112909,"threshold_uncertainty_score":0.70065445},"labels":[],"label_agreement":null},{"id":"W2026844540","doi":"10.1145/2629442","title":"Networks-on-Chip for FPGAs","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Field-programmable gate array; Interconnection; Embedded system; Network on a chip; System on a chip; Bandwidth (computing); Overhead (engineering); Floorplan; Computer hardware; Computer network","score_opus":0.018185483411747826,"score_gpt":0.23334014965975391,"score_spread":0.21515466624800608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2026844540","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0033147077,0.00026901203,0.98556596,0.0024563412,0.0029369032,0.00056964677,0.0000046490104,0.00060638675,0.004276392],"genre_scores_gemma":[0.99511194,0.0000483833,0.0011540574,0.00030307387,0.00013432161,0.00044672567,0.0000016119386,0.000018960436,0.002780934],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99839795,0.0001155133,0.0003989246,0.0005683803,0.00010881673,0.00041041887],"domain_scores_gemma":[0.9980573,0.00055580004,0.00013020035,0.0010642594,0.00010839286,0.00008405651],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069053995,0.00022405674,0.00037199972,0.00051504845,0.00054101215,0.0001602762,0.0007298188,0.0004058531,0.000013059222],"category_scores_gemma":[0.00005772467,0.00019522154,0.00010138367,0.0004987731,0.000073817806,0.00016167703,0.000005697852,0.00035126405,0.00004497399],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000060408478,0.00012697087,0.00007763773,0.00009785616,0.00015597949,0.0000033973668,0.00011319047,0.05157147,0.00017441393,0.6794636,0.0027047803,0.2654503],"study_design_scores_gemma":[0.0012390165,0.0013528706,0.000035701036,0.00033202636,0.000025286472,0.00028994845,0.0002341447,0.87215245,0.0018518151,0.019395176,0.10254897,0.0005425723],"about_ca_topic_score_codex":0.000024548854,"about_ca_topic_score_gemma":0.000019563524,"teacher_disagreement_score":0.9917972,"about_ca_system_score_codex":0.00003499349,"about_ca_system_score_gemma":0.000016111348,"threshold_uncertainty_score":0.79609036},"labels":[],"label_agreement":null},{"id":"W2031152040","doi":"10.1145/1839480.1839482","title":"Implementation Approaches Trade-Offs for WiMax OFDM Functions on Reconfigurable Platforms","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; VHDL; Field-programmable gate array; WiMAX; Overhead (engineering); Embedded system; Design flow; Orthogonal frequency-division multiplexing; Computer architecture; Computer engineering; Telecommunications; Channel (broadcasting)","score_opus":0.036967470384402484,"score_gpt":0.26487125101662096,"score_spread":0.22790378063221847,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031152040","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23767233,0.0010289475,0.72440904,0.003612769,0.002843531,0.005038593,0.000571374,0.007922377,0.01690104],"genre_scores_gemma":[0.99309945,0.0003085072,0.0033909907,0.000035366404,0.00003450111,0.0023820035,0.00006306774,0.00007038865,0.0006157504],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985693,0.000017550736,0.00052695064,0.00038359515,0.00010759091,0.00039499722],"domain_scores_gemma":[0.9983873,0.00026965392,0.00011120535,0.0011049862,0.000046354144,0.00008050075],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00029606814,0.00030778834,0.00036748743,0.00075677986,0.0005301105,0.00006048274,0.00043416012,0.0005350064,0.00010398144],"category_scores_gemma":[0.000026466238,0.00030475075,0.00008927423,0.00045246462,0.00014552097,0.0003076733,0.0000025739223,0.00089081266,0.000027460783],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010598388,0.00023044895,0.00019175139,0.00036894437,0.00037188086,0.0000015782823,0.00028842775,0.012328566,0.05238134,0.058459315,0.0018359174,0.87343585],"study_design_scores_gemma":[0.0031641007,0.0013519615,0.00033919574,0.00029039936,0.00018184642,0.0002912002,0.009022407,0.034953833,0.7725259,0.036410235,0.139735,0.0017339463],"about_ca_topic_score_codex":0.000023373166,"about_ca_topic_score_gemma":0.00017009504,"teacher_disagreement_score":0.8717019,"about_ca_system_score_codex":0.00007739869,"about_ca_system_score_gemma":0.000024815938,"threshold_uncertainty_score":0.99994045},"labels":[],"label_agreement":null},{"id":"W2032195315","doi":"10.1145/1839480.1839486","title":"VFloat","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":51,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Division of Engineering Education and Centers","keywords":"Computer science; Floating point; Double-precision floating-point format; Variable (mathematics); Computer hardware; Point (geometry); Implementation; Range (aeronautics); Programming language","score_opus":0.016594330515281367,"score_gpt":0.2598416499404852,"score_spread":0.24324731942520383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2032195315","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012730156,0.00020911254,0.9769965,0.004318716,0.002065691,0.00018567765,0.0000039271954,0.00061980495,0.002870427],"genre_scores_gemma":[0.88681024,0.000064926164,0.11114371,0.00012136515,0.000035389497,0.00009721992,2.8463194e-7,0.0000104612445,0.0017163808],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99902725,0.000044972294,0.00020352066,0.0003753753,0.00009259353,0.00025629043],"domain_scores_gemma":[0.9987208,0.00017090194,0.00005540531,0.00092249434,0.00004724673,0.00008314749],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002919123,0.00013318117,0.00021414898,0.0003584174,0.00027750392,0.00009536556,0.0007349128,0.0002694483,0.000041934592],"category_scores_gemma":[0.000048250655,0.00011099684,0.00004142434,0.00064584427,0.00012395631,0.00018588708,0.000007112991,0.0006128765,0.00007694745],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000027740148,0.000060165643,0.000068000205,0.0000132969335,0.000025747942,0.000009878489,0.00003286113,0.000018080378,0.01273841,0.105885416,0.000049532762,0.8810958],"study_design_scores_gemma":[0.0024344265,0.0015919672,0.0008775898,0.00021032024,0.000070937356,0.0028816422,0.00085509254,0.075504124,0.2121052,0.394401,0.30701238,0.002055284],"about_ca_topic_score_codex":0.00003146189,"about_ca_topic_score_gemma":0.00000574864,"teacher_disagreement_score":0.87904054,"about_ca_system_score_codex":0.000007693367,"about_ca_system_score_gemma":0.000021001213,"threshold_uncertainty_score":0.45263198},"labels":[],"label_agreement":null},{"id":"W2039194939","doi":"10.1145/2501985","title":"Analyzing System-Level Information’s Correlation to FPGA Placement","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Netlist; Computer science; Locality; Field-programmable gate array; Placement; Simulated annealing; Computer engineering; Verilog; Algorithm; Theoretical computer science; Embedded system; Physical design; Circuit design","score_opus":0.01392183303958959,"score_gpt":0.20595381848356248,"score_spread":0.19203198544397287,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2039194939","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02361107,0.0002675265,0.9660368,0.00032863248,0.00058691856,0.0010823675,0.00003369871,0.002321746,0.00573122],"genre_scores_gemma":[0.9969844,0.000063146595,0.0015475082,0.000027580061,0.000012810138,0.00083143153,0.000008289365,0.000018175435,0.0005066235],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990455,0.000022159762,0.00042048894,0.0001577432,0.000095784875,0.00025836148],"domain_scores_gemma":[0.9992952,0.000055923054,0.000050547605,0.00042512163,0.000090195135,0.000083015984],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017335324,0.00018587286,0.0002472303,0.0010027301,0.00020000129,0.00010089509,0.00019932905,0.0003116875,0.00007892332],"category_scores_gemma":[0.000016100288,0.00018104982,0.000034903307,0.0005323902,0.000026646114,0.00044790067,0.0000027014448,0.000274124,0.0005074194],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039176855,0.00008899441,0.00095549785,0.0014717181,0.0006192043,0.000006967229,0.0010833403,0.24456176,0.0125775235,0.012237981,0.012438732,0.7139191],"study_design_scores_gemma":[0.00391374,0.0020471057,0.003063471,0.003718764,0.00042415524,0.0011176975,0.028028999,0.70275795,0.18088138,0.0037910377,0.06589986,0.004355842],"about_ca_topic_score_codex":0.000098839315,"about_ca_topic_score_gemma":0.000007148881,"teacher_disagreement_score":0.97337335,"about_ca_system_score_codex":0.00014494827,"about_ca_system_score_gemma":0.000010995507,"threshold_uncertainty_score":0.7382997},"labels":[],"label_agreement":null},{"id":"W2067618990","doi":"10.1145/2535932","title":"Exploiting Task- and Data-Level Parallelism in Streaming Applications Implemented in FPGAs","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; University of Toronto; CMC Microsystems","keywords":"Computer science; Field-programmable gate array; Benchmark (surveying); Compiler; Suite; Computer architecture; Design flow; Replication (statistics); Embedded system; Implementation; Operating system; Programming language","score_opus":0.04862525721537313,"score_gpt":0.28942786179561497,"score_spread":0.24080260458024183,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2067618990","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028707474,0.00059193146,0.96710074,0.0018259446,0.000059215043,0.000782187,0.000015675432,0.00048297583,0.00043388203],"genre_scores_gemma":[0.9652293,0.0003568045,0.033599503,0.000052594303,0.0000064999995,0.0006105246,0.000011381942,0.000008937889,0.00012450888],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985491,0.00007326545,0.000438578,0.00056533486,0.000080678175,0.00029303326],"domain_scores_gemma":[0.99864274,0.00016703579,0.00010547187,0.0009893174,0.00004769319,0.000047728965],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039793062,0.00015311598,0.00024667854,0.00086612767,0.00019498297,0.00012823752,0.00083093613,0.00018370761,0.000008054404],"category_scores_gemma":[0.000029445593,0.00015503599,0.0000126155155,0.00079044636,0.000064217245,0.0004842524,0.000042072166,0.00032043026,0.000009421671],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008091565,0.00030452834,0.005967621,0.00015445809,0.00006817274,0.000015097131,0.00074611994,0.009230142,0.0016103985,0.034623045,0.0003347659,0.94693756],"study_design_scores_gemma":[0.0021896237,0.0002358396,0.0054712296,0.00057645014,0.000018257917,0.0002848945,0.0033727814,0.9468109,0.002210343,0.032543167,0.005304652,0.000981867],"about_ca_topic_score_codex":0.0006512744,"about_ca_topic_score_gemma":0.00014678453,"teacher_disagreement_score":0.9459557,"about_ca_system_score_codex":0.000033879605,"about_ca_system_score_gemma":0.000028115983,"threshold_uncertainty_score":0.6322184},"labels":[],"label_agreement":null},{"id":"W2102892811","doi":"10.1145/1462586.1462587","title":"Static and Dynamic Memory Footprint Reduction for FPGA Routing Algorithms","year":2009,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Routing (electronic design automation); Static routing; Memory footprint; Field-programmable gate array; Policy-based routing; Multipath routing; Footprint; Distributed computing; Parallel computing; Embedded system; Routing protocol","score_opus":0.013504579150675147,"score_gpt":0.237491180714835,"score_spread":0.22398660156415984,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102892811","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10030053,0.0020225444,0.8908755,0.0011884581,0.000619018,0.0012849885,0.000031165833,0.0026818754,0.0009958978],"genre_scores_gemma":[0.9946304,0.0005894154,0.0041824984,0.000012000309,0.000015941318,0.00021543112,0.0000036777174,0.000023511166,0.00032713017],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99910986,0.00001881966,0.0002897328,0.00026353844,0.00005560669,0.00026242188],"domain_scores_gemma":[0.99949133,0.000062236875,0.00004374026,0.000316348,0.000037978552,0.000048350936],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002205164,0.00018359553,0.00027034568,0.00044839503,0.00021349367,0.000043278353,0.000121231395,0.00030706453,0.000004543272],"category_scores_gemma":[0.000015430893,0.00018597128,0.00003746321,0.00022645725,0.00006257712,0.00008748435,0.0000010970722,0.00028223573,0.0000023237003],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001547424,0.000032398657,0.0000031610357,0.00015320683,0.00007486282,0.0000028028664,0.00015773486,0.002207776,0.032679353,0.0010271705,0.000054770295,0.9635913],"study_design_scores_gemma":[0.003101533,0.002949791,0.00034313777,0.0011319813,0.00034439267,0.0021889647,0.008378261,0.40193123,0.49514592,0.07829424,0.0041684923,0.002022067],"about_ca_topic_score_codex":0.00001217116,"about_ca_topic_score_gemma":0.0000030624913,"teacher_disagreement_score":0.96156925,"about_ca_system_score_codex":0.000059115944,"about_ca_system_score_gemma":0.000009065164,"threshold_uncertainty_score":0.7583689},"labels":[],"label_agreement":null},{"id":"W2104942569","doi":"10.1145/2629470","title":"Benefits of Adding Hardware Support for Broadcast and Reduce Operations in MPSoC Applications","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Aeronautical Science Foundation of China","keywords":"Computer science; MPSoC; Scalability; Computation; Multiprocessing; Efficient energy use; Embedded system; Parallel computing; Computer hardware; Distributed computing; Computer architecture; Operating system","score_opus":0.021781347306305127,"score_gpt":0.2623712390499694,"score_spread":0.24058989174366427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104942569","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0052889152,0.0003859229,0.9919451,0.00075856637,0.00008107897,0.0005691595,0.000021230637,0.00028704968,0.0006630063],"genre_scores_gemma":[0.9361513,0.00021892985,0.06263043,0.000032994,0.000009859029,0.0005485148,0.000005573605,0.000008478214,0.00039387165],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990702,0.00004024595,0.00032733765,0.00033700254,0.000058045658,0.0001671579],"domain_scores_gemma":[0.99912566,0.00016266774,0.000074873285,0.00049108226,0.00010811955,0.000037594073],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034648378,0.00011207466,0.00023382442,0.0005719581,0.0002476185,0.000052466847,0.00037118982,0.00018258793,0.0000029215967],"category_scores_gemma":[0.00004304723,0.000114931296,0.000026095007,0.00049332087,0.000070505506,0.00015475192,0.000009109731,0.00014568177,0.0000016796926],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015827069,0.00017196793,0.00032671698,0.00020608531,0.000048936,3.395264e-7,0.0005068948,0.09215579,0.0012719325,0.28809956,0.00015237877,0.61704355],"study_design_scores_gemma":[0.0031081873,0.001592048,0.00084315933,0.00086068775,0.00007046008,0.00036492097,0.0011747772,0.87809515,0.06196907,0.016935201,0.03379688,0.001189436],"about_ca_topic_score_codex":0.000024309544,"about_ca_topic_score_gemma":0.000022216009,"teacher_disagreement_score":0.9308624,"about_ca_system_score_codex":0.000016152013,"about_ca_system_score_gemma":0.000029052577,"threshold_uncertainty_score":0.4686762},"labels":[],"label_agreement":null},{"id":"W2114181278","doi":"10.1145/1331897.1331903","title":"A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; Engineering and Physical Sciences Research Council; Research Grants Council, University Grants Committee","keywords":"Datapath; Computer science; Computer architecture; Embedded system; Application-specific integrated circuit; Field-programmable gate array; Debugging; Benchmark (surveying); Routing (electronic design automation); Flexibility (engineering); System on a chip; Computer hardware; Operating system","score_opus":0.02411537067229806,"score_gpt":0.24105679984606193,"score_spread":0.21694142917376386,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114181278","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0066772364,0.0008148873,0.9870216,0.0007825766,0.0008729503,0.0014127941,0.000043590477,0.00085515244,0.0015191924],"genre_scores_gemma":[0.98873585,0.00015343429,0.0032947904,0.00009845645,0.000065192115,0.002695839,0.000009843945,0.000024327523,0.0049222363],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9980465,0.00008328055,0.0005434782,0.00072989764,0.00014311317,0.0004537291],"domain_scores_gemma":[0.9976904,0.00038067266,0.00018043054,0.0014464777,0.00019711995,0.000104946484],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036653242,0.00025592025,0.00043982812,0.0006801603,0.0010649037,0.00008709205,0.0008586265,0.0003881846,0.000027945887],"category_scores_gemma":[0.000046909045,0.00023981174,0.00010672213,0.0010192713,0.00014306039,0.0003641234,0.000011309591,0.00030726867,0.000086041735],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029099683,0.0017791764,0.0009516603,0.000996807,0.0013066413,0.00008141728,0.0022680073,0.012130113,0.012474342,0.51904446,0.01590492,0.43277147],"study_design_scores_gemma":[0.004205224,0.0018733803,0.0001222854,0.00066080055,0.00016534103,0.0047285976,0.0043657827,0.38174182,0.053348284,0.013752875,0.5327529,0.002282736],"about_ca_topic_score_codex":0.00006584599,"about_ca_topic_score_gemma":0.000026905935,"teacher_disagreement_score":0.98372686,"about_ca_system_score_codex":0.00006411552,"about_ca_system_score_gemma":0.000069180314,"threshold_uncertainty_score":0.97792387},"labels":[],"label_agreement":null},{"id":"W2137381762","doi":"10.1145/1391732.1391736","title":"Perturb+mutate","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Benchmark (surveying); Computer science; Heuristic; Electronic circuit; Locality; Constant (computer programming); Software; Measure (data warehouse); Algorithm; Artificial intelligence; Physics","score_opus":0.019475283882179516,"score_gpt":0.20685930846730663,"score_spread":0.18738402458512712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137381762","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46506384,0.011875848,0.4457035,0.0013132348,0.0020549248,0.0013962347,0.00007776795,0.014971571,0.057543073],"genre_scores_gemma":[0.9956386,0.0018214746,0.00048695397,0.000026410966,0.000016266062,0.00016041938,0.0000018351849,0.000029521487,0.0018185122],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992355,0.000018034898,0.00022431984,0.00020202702,0.000069605645,0.00025049958],"domain_scores_gemma":[0.99939764,0.000056695535,0.000021783339,0.00044048272,0.000029440675,0.000053960248],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000856986,0.0001735733,0.0002450911,0.0005040357,0.0002430459,0.000016324442,0.00020322148,0.00033444507,0.00006368518],"category_scores_gemma":[0.0000096779095,0.00016393623,0.00004276874,0.00035373893,0.00012412369,0.00010153369,0.0000012209687,0.0003652997,0.00007916773],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000120110606,0.00046663114,0.0022231701,0.0011008508,0.0013936923,0.0007432761,0.0019893653,0.020629952,0.12237196,0.019645393,0.018371345,0.81094426],"study_design_scores_gemma":[0.003506045,0.0019029395,0.00090158527,0.000889571,0.00024267526,0.015073242,0.0029487598,0.06577487,0.67140245,0.029846828,0.20369557,0.0038154798],"about_ca_topic_score_codex":0.000017348346,"about_ca_topic_score_gemma":0.0000031854017,"teacher_disagreement_score":0.8071288,"about_ca_system_score_codex":0.000031916847,"about_ca_system_score_gemma":0.0000104925875,"threshold_uncertainty_score":0.6685125},"labels":[],"label_agreement":null},{"id":"W2137545744","doi":"10.1145/2629629","title":"Composing Multi-Ported Memories on FPGAs","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Data Storage Technologies","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Porting; Field-programmable gate array; Computer science; Block (permutation group theory); Logic block; Embedded system; Construct (python library); Computer architecture; Parallel computing; Computer hardware; Operating system; Programming language; Mathematics","score_opus":0.02717674377287044,"score_gpt":0.2572444427445407,"score_spread":0.2300676989716703,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137545744","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013349531,0.00034557085,0.97841495,0.0027340592,0.0008259168,0.0003420796,0.000015019019,0.0029087677,0.0010640951],"genre_scores_gemma":[0.9634155,0.00009406773,0.03569373,0.00012221771,0.000012644519,0.00011499477,0.0000035250648,0.00001863198,0.00052468834],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983095,0.00007455102,0.00036943992,0.0006843983,0.0001587089,0.00040339163],"domain_scores_gemma":[0.99748105,0.00028680507,0.0001595451,0.0019346502,0.00007572967,0.00006219691],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003060303,0.0002746586,0.0003982916,0.00090263865,0.0005521714,0.000119806755,0.0013047578,0.00040799187,0.000008208042],"category_scores_gemma":[0.00015869901,0.00025043293,0.0000468924,0.0008689407,0.00032404784,0.00041547787,0.000023826611,0.0005992893,0.00008466888],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040392966,0.00032350342,0.00018933522,0.00010341312,0.00015228499,0.000046714882,0.0001998301,0.005911004,0.008522774,0.26571953,0.0002690535,0.7185222],"study_design_scores_gemma":[0.0059797005,0.004032053,0.00065145735,0.0012911009,0.0001316197,0.001939507,0.003538851,0.27834594,0.47648016,0.12374416,0.100558646,0.0033067977],"about_ca_topic_score_codex":0.00002291435,"about_ca_topic_score_gemma":0.000017873643,"teacher_disagreement_score":0.950066,"about_ca_system_score_codex":0.00005975908,"about_ca_system_score_gemma":0.000021757913,"threshold_uncertainty_score":0.9999948},"labels":[],"label_agreement":null},{"id":"W2159176014","doi":"10.1145/2611563","title":"Coordination of Independent Loops in Self-Adaptive Systems","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Software Engineering Methodologies","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Control reconfiguration; Parsec; Benchmark (surveying); Suite; Frequency scaling; Distributed computing; Variety (cybernetics); Code (set theory); Embedded system; Artificial intelligence; Programming language; Power (physics)","score_opus":0.021533193869213364,"score_gpt":0.24557778809813657,"score_spread":0.2240445942289232,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159176014","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019134277,0.00063887326,0.978101,0.00021086201,0.00070491876,0.00031825586,0.0000026650894,0.00061725284,0.00027188426],"genre_scores_gemma":[0.9613399,0.000068581496,0.038295735,0.000005621042,0.0000069280914,0.00012474167,3.6778047e-7,0.000009618153,0.00014852977],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987067,0.0001948664,0.0003801532,0.00035937325,0.00013179713,0.00022709354],"domain_scores_gemma":[0.9983316,0.000705348,0.00014624509,0.00068920886,0.000094283394,0.000033333177],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008296551,0.0001541741,0.00036892082,0.000889472,0.00008001633,0.000028138014,0.0005750022,0.0003026196,0.000001139868],"category_scores_gemma":[0.00019157004,0.00014925786,0.000029051234,0.000778853,0.00006384656,0.00024508222,0.000009985917,0.00034409223,0.0000057702946],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039651346,0.00028266612,0.0011746392,0.0004726309,0.0001812651,0.000016890088,0.00074565905,0.4117208,0.004248503,0.38510758,0.000021994321,0.19598772],"study_design_scores_gemma":[0.0045474987,0.002952919,0.003424687,0.0018251648,0.0000834644,0.0008340874,0.0040600877,0.7916182,0.06031197,0.12592426,0.002566424,0.0018512319],"about_ca_topic_score_codex":0.000073934025,"about_ca_topic_score_gemma":0.000011289385,"teacher_disagreement_score":0.9422056,"about_ca_system_score_codex":0.00007354687,"about_ca_system_score_gemma":0.00002495224,"threshold_uncertainty_score":0.60865587},"labels":[],"label_agreement":null},{"id":"W2159844683","doi":"10.1145/2133352.2133358","title":"Portable and scalable FPGA-based acceleration of a direct linear system solver","year":2012,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Stratix; Field-programmable gate array; Scalability; Embedded system; Software; FPGA prototype; Parallel computing; Computer hardware; Operating system","score_opus":0.021836365035082062,"score_gpt":0.2458732791999477,"score_spread":0.22403691416486562,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159844683","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025580728,0.0013909121,0.9682059,0.0003029483,0.00033438453,0.00034240657,0.000007820376,0.00096506113,0.0028698237],"genre_scores_gemma":[0.97416747,0.00007399784,0.025124934,0.000027600969,0.000014765389,0.000072934505,0.0000019894997,0.000010498628,0.00050580077],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988587,0.00007873564,0.00036376354,0.00029732627,0.00011947338,0.00028200884],"domain_scores_gemma":[0.9989094,0.00012604619,0.0001691068,0.00060976413,0.00010975973,0.00007592386],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005195037,0.0001594916,0.00032438536,0.00055114675,0.0002790147,0.00005639689,0.00033085523,0.00026442946,0.000006700865],"category_scores_gemma":[0.000025381689,0.00014706909,0.000037003996,0.0005699214,0.000086692686,0.00035620786,0.000008850305,0.00018747765,0.0000064057126],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036936806,0.0032181013,0.027453063,0.005668725,0.001300282,0.000044395994,0.0023393794,0.19881879,0.034925453,0.27843916,0.0032778578,0.4441454],"study_design_scores_gemma":[0.0011045109,0.00053784525,0.00034967548,0.0006383481,0.00006990967,0.00023956661,0.0004902672,0.7149149,0.27715063,0.00043215093,0.00343401,0.0006381438],"about_ca_topic_score_codex":0.000087280074,"about_ca_topic_score_gemma":0.0000024290619,"teacher_disagreement_score":0.94858676,"about_ca_system_score_codex":0.000032031898,"about_ca_system_score_gemma":0.000040107134,"threshold_uncertainty_score":0.5997303},"labels":[],"label_agreement":null},{"id":"W2167897136","doi":"10.1145/1534916.1534922","title":"Vector Processing as a Soft Processor Accelerator","year":2009,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":68,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Field-programmable gate array; Scalability; Speedup; Programmer; Vector processor; Register file; Software; Processor design; Computer hardware; Embedded system; Computer architecture; Parallel computing; Instruction set; Operating system","score_opus":0.018669935596102707,"score_gpt":0.26214404327371843,"score_spread":0.24347410767761574,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167897136","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00737116,0.0012886552,0.9802308,0.0050332216,0.00019622679,0.00038989398,0.0000018764583,0.002705569,0.002782588],"genre_scores_gemma":[0.9831517,0.00009002683,0.0152381575,0.00032310878,0.000018751583,0.00008532545,8.576484e-7,0.0000100543275,0.0010820223],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986682,0.00004400605,0.00031759107,0.0005082736,0.00014251017,0.00031944126],"domain_scores_gemma":[0.9989519,0.000052921678,0.00013341155,0.0006372366,0.00014584462,0.00007867676],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022330608,0.00020428361,0.00027639486,0.0005958731,0.0005011341,0.0002597448,0.00084520143,0.00029913333,0.000010782641],"category_scores_gemma":[0.000048858055,0.00018769124,0.00003998892,0.0010253328,0.00006437135,0.0003963603,0.000006068543,0.00035112762,0.00003342411],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033423712,0.00028407408,0.000054406242,0.000108759756,0.00004563001,0.000024954306,0.00045351178,0.002733213,0.0027617428,0.030915653,0.00042247126,0.96216214],"study_design_scores_gemma":[0.0035428193,0.005088031,0.0006590174,0.0019221054,0.000109890716,0.0029651846,0.0011281103,0.60111105,0.20947614,0.1388849,0.03178772,0.0033250365],"about_ca_topic_score_codex":0.000009571451,"about_ca_topic_score_gemma":0.0000011155254,"teacher_disagreement_score":0.97578055,"about_ca_system_score_codex":0.000034296707,"about_ca_system_score_gemma":0.00010740442,"threshold_uncertainty_score":0.76538265},"labels":[],"label_agreement":null},{"id":"W2197062872","doi":"10.1145/2700417","title":"Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Control reconfiguration; Computer science; Fault tolerance; Network topology; Topology (electrical circuits); Spare part; Latency (audio); Algorithm; Logical topology; Distributed computing; Embedded system; Computer network; Mathematics","score_opus":0.03427739235105732,"score_gpt":0.25626357519553833,"score_spread":0.22198618284448102,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2197062872","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025131708,0.0008042861,0.96517074,0.0015420269,0.0046761995,0.000524952,0.0000127140775,0.00058243197,0.0015549202],"genre_scores_gemma":[0.98287874,0.000027855378,0.015787018,0.000119491204,0.000102449485,0.00014073367,0.0000030866024,0.000022368518,0.00091824593],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99773294,0.00022456158,0.00064106093,0.0006888312,0.00022151948,0.0004910771],"domain_scores_gemma":[0.9982,0.00011878551,0.0002080191,0.0010197269,0.0002833151,0.00017015955],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00078217563,0.00028990023,0.00048796297,0.0008598414,0.0004626642,0.00019271096,0.00066517456,0.0005489431,0.000027997186],"category_scores_gemma":[0.00004231549,0.00026459974,0.00008732597,0.0008833553,0.00013770937,0.00019645526,0.000012955311,0.00047682997,0.00008027062],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006258998,0.00028950078,0.000046668698,0.000070747585,0.00024664344,0.00009019849,0.0013790999,0.4451242,0.0010420404,0.019387733,0.00052772515,0.53173286],"study_design_scores_gemma":[0.00074017735,0.00034888313,0.000004086732,0.000111899855,0.00001925305,0.001592078,0.001355039,0.98521024,0.0012633641,0.004076661,0.0049604652,0.00031785638],"about_ca_topic_score_codex":0.0002516893,"about_ca_topic_score_gemma":0.000032805754,"teacher_disagreement_score":0.95774704,"about_ca_system_score_codex":0.00016356855,"about_ca_system_score_gemma":0.00011821995,"threshold_uncertainty_score":0.9999806},"labels":[],"label_agreement":null},{"id":"W2296058057","doi":"10.1145/2812813","title":"An Enhanced Adaptive Recoding Rotation CORDIC","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CORDIC; Computer science; Fast Fourier transform; Spurious-free dynamic range; Field-programmable gate array; Trigonometric functions; Twiddle factor; Power of two; Algorithm; Rotation (mathematics); Parallel computing; Computer hardware; Dynamic range; Fourier transform; Mathematics","score_opus":0.04924053905206561,"score_gpt":0.2963204737438354,"score_spread":0.2470799346917698,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2296058057","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011226401,0.00026577516,0.984487,0.00079062063,0.0008760716,0.00024839243,0.0000034790132,0.00050388346,0.0015983598],"genre_scores_gemma":[0.89523506,0.00004455337,0.10422307,0.00005331569,0.000022187265,0.00011590445,7.898909e-7,0.0000091129405,0.00029602894],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987636,0.00016361801,0.0002555202,0.00043967838,0.00012876447,0.00024878333],"domain_scores_gemma":[0.9988272,0.00013432806,0.00010184732,0.00067175133,0.00012429632,0.0001405474],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004909319,0.00014657195,0.00025322716,0.0004004038,0.00022283595,0.000095403215,0.0005438127,0.00020664286,0.000007733169],"category_scores_gemma":[0.000056130553,0.0001314845,0.00003071003,0.000769871,0.00008070614,0.0004587556,0.00000462944,0.00029372855,0.00003628057],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020300276,0.0000753363,0.000021904634,0.000008684866,0.000029976201,0.0000063250914,0.00021221345,0.0007661113,0.003911993,0.019596625,0.00001827615,0.97533226],"study_design_scores_gemma":[0.0032338456,0.006921228,0.0002174528,0.00040071737,0.00007367184,0.0006105392,0.008802823,0.55832386,0.17600055,0.23770288,0.0060952995,0.0016171398],"about_ca_topic_score_codex":0.000072841474,"about_ca_topic_score_gemma":0.000004373165,"teacher_disagreement_score":0.9737151,"about_ca_system_score_codex":0.000046889567,"about_ca_system_score_gemma":0.000044820186,"threshold_uncertainty_score":0.53617823},"labels":[],"label_agreement":null},{"id":"W2301399139","doi":"10.1145/2827700","title":"CORDIC-Based Enhanced Systolic Array Architecture for QR Decomposition","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"National University of Defense Technology","keywords":"CORDIC; QR decomposition; Systolic array; Computer science; Field-programmable gate array; Parallel computing; Speedup; Multiplexing; MIMO; Computational science; Computer hardware; Algorithm; Embedded system; Channel (broadcasting); Very-large-scale integration","score_opus":0.03008047115474734,"score_gpt":0.2969631896991813,"score_spread":0.26688271854443396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2301399139","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0035119397,0.0004025793,0.98997986,0.0035776137,0.0009739906,0.00057880353,0.000016200465,0.00051948044,0.0004395399],"genre_scores_gemma":[0.78164065,0.000012745202,0.21741837,0.00017170985,0.000034450615,0.0004661106,0.000003165631,0.000014893402,0.00023792712],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986443,0.00011726858,0.00029764773,0.00048053436,0.00013124231,0.0003290387],"domain_scores_gemma":[0.9985748,0.00030821585,0.00011673483,0.0007247276,0.00013245145,0.00014309603],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040379158,0.00019567317,0.00035759763,0.00047951113,0.0002699392,0.000092390415,0.00059436547,0.00027158996,0.0000039763795],"category_scores_gemma":[0.000065195796,0.00016788807,0.00007623377,0.0006436361,0.00010126175,0.00012884937,0.0000035717712,0.00029629146,0.000015669342],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010670206,0.00021854529,0.000015465137,0.00016316342,0.000104746745,0.000007704241,0.00019759318,0.005321394,0.03273371,0.0140499845,0.00014229695,0.9469387],"study_design_scores_gemma":[0.006285954,0.004984303,0.000047962563,0.0007628623,0.00013247524,0.0006906523,0.0011358538,0.123188704,0.6376283,0.17938966,0.044069078,0.001684166],"about_ca_topic_score_codex":0.00003554663,"about_ca_topic_score_gemma":0.0000056254876,"teacher_disagreement_score":0.9452545,"about_ca_system_score_codex":0.000050933006,"about_ca_system_score_gemma":0.00007002275,"threshold_uncertainty_score":0.6846277},"labels":[],"label_agreement":null},{"id":"W2469520437","doi":"10.1145/2851506","title":"Modular Switched Multiported SRAM-Based Memories","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Modular design; Flexibility (engineering); Embedded system; Computer hardware; Field-programmable gate array; Lookup table; Block (permutation group theory); Port (circuit theory); Static random-access memory; Operating system","score_opus":0.019022050251882847,"score_gpt":0.23963339590136792,"score_spread":0.2206113456494851,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2469520437","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010381368,0.00027590513,0.98146456,0.0044592195,0.00036877603,0.00031581352,0.0000061215646,0.002241277,0.00048696727],"genre_scores_gemma":[0.9671281,0.00006744802,0.03145346,0.00009824906,0.000010925695,0.00014006314,9.751105e-7,0.000013668974,0.001087106],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986105,0.00007766421,0.00034860926,0.0005141963,0.00014108252,0.00030794507],"domain_scores_gemma":[0.99831617,0.00021153924,0.00013269718,0.0011294889,0.00013577107,0.000074312586],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031481494,0.00020537882,0.0002908051,0.00067606854,0.00032965618,0.000081970116,0.00079368206,0.00032497192,0.000019015028],"category_scores_gemma":[0.000073406285,0.00015028358,0.000056982728,0.0006807212,0.00014609478,0.00023391914,0.000008612406,0.00019537233,0.000033345023],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010819545,0.0005881357,0.0017762969,0.00017824097,0.0003717615,0.00007978442,0.00030301238,0.03654367,0.046279214,0.06295066,0.0006542878,0.85016674],"study_design_scores_gemma":[0.003986298,0.0010325956,0.0006689802,0.00083657575,0.00005870854,0.00032987303,0.00022838732,0.51337063,0.42994,0.03099445,0.017010273,0.0015432386],"about_ca_topic_score_codex":0.000021845077,"about_ca_topic_score_gemma":0.0000042983706,"teacher_disagreement_score":0.95674676,"about_ca_system_score_codex":0.000041613854,"about_ca_system_score_gemma":0.0000576261,"threshold_uncertainty_score":0.6128387},"labels":[],"label_agreement":null},{"id":"W2505954124","doi":"10.1145/2870638","title":"Shared Memory Multicore MicroBlaze System with SMP Linux Support","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; Xilinx","keywords":"MicroBlaze; Computer science; Multi-core processor; Scalability; Embedded system; Shared memory; Field-programmable gate array; Memory hierarchy; Memory bandwidth; Distributed memory; Software; Operating system; Computer architecture; Cache","score_opus":0.015389324904570869,"score_gpt":0.22349674827818922,"score_spread":0.20810742337361834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2505954124","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0054575857,0.00022075424,0.98694533,0.0018272818,0.00033324724,0.0004485122,0.000018511018,0.002702175,0.0020465835],"genre_scores_gemma":[0.97470224,0.00006086698,0.022227062,0.000057063546,0.000015080482,0.00016617311,0.0000016479053,0.000020774802,0.0027491061],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99839205,0.00007947534,0.0003878497,0.0006358031,0.00014679179,0.0003580623],"domain_scores_gemma":[0.99820423,0.00016242467,0.00016933458,0.0012057708,0.00016202874,0.00009618721],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030320877,0.0002504423,0.00036169228,0.0006524582,0.00035016797,0.000113306305,0.0009323904,0.00033840214,0.000020180842],"category_scores_gemma":[0.000021599046,0.00016770625,0.000050888448,0.00059170584,0.000152502,0.00029312345,0.000014331818,0.00023631577,0.00007673436],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003595312,0.0008040113,0.002069206,0.0011508057,0.0010439898,0.0005059698,0.0012912609,0.011846622,0.028298674,0.11303305,0.004595223,0.83500165],"study_design_scores_gemma":[0.02024864,0.0100188805,0.0012508644,0.0125473635,0.00041134495,0.019773724,0.005195676,0.3366716,0.5456711,0.0067427796,0.03353479,0.007933221],"about_ca_topic_score_codex":0.000038277914,"about_ca_topic_score_gemma":0.000008922819,"teacher_disagreement_score":0.96924466,"about_ca_system_score_codex":0.00008290369,"about_ca_system_score_gemma":0.000073800766,"threshold_uncertainty_score":0.6838863},"labels":[],"label_agreement":null},{"id":"W2524901373","doi":"10.1145/2964910","title":"Acceleration of k-Means Algorithm Using Altera SDK for OpenCL","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Cluster analysis; Field-programmable gate array; Acceleration; Parallel computing; Throughput; Cluster (spacecraft); Hardware acceleration; Power consumption; Dimension (graph theory); Algorithm; Computational science; Power (physics); Embedded system; Artificial intelligence; Operating system; Wireless","score_opus":0.04420405884421208,"score_gpt":0.289629587082721,"score_spread":0.24542552823850894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2524901373","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010707617,0.0001625331,0.98600644,0.0011231632,0.00059026387,0.00060138054,0.000020384814,0.00056541094,0.0002228009],"genre_scores_gemma":[0.8619913,0.00006499941,0.1372871,0.000025220777,0.000016374692,0.00017699618,5.8908273e-7,0.000014765624,0.00042264033],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99878114,0.000053841763,0.00039421185,0.00041708615,0.000104386825,0.00024931203],"domain_scores_gemma":[0.9984859,0.00028187313,0.00018513658,0.00082961086,0.00017872381,0.000038760292],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041728112,0.00015745881,0.00029083682,0.00062061264,0.00024479144,0.000050734587,0.00072643365,0.00026166916,0.000009245243],"category_scores_gemma":[0.000061552215,0.00012285194,0.000059931328,0.00046466303,0.00009534645,0.00043510267,0.000010385477,0.00013773546,0.0000041140083],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014954758,0.000077791796,0.00008968523,0.000065487584,0.00006415371,0.0000023043833,0.00014128874,0.00015058913,0.07233055,0.01562255,0.00006428792,0.91137636],"study_design_scores_gemma":[0.0012527785,0.0010493274,0.000039844097,0.0008152965,0.000050866278,0.00039321787,0.00031508377,0.17267574,0.7884648,0.031355012,0.003016771,0.00057126785],"about_ca_topic_score_codex":0.0000733829,"about_ca_topic_score_gemma":0.000014620248,"teacher_disagreement_score":0.9108051,"about_ca_system_score_codex":0.000059343627,"about_ca_system_score_gemma":0.000054162487,"threshold_uncertainty_score":0.50097567},"labels":[],"label_agreement":null},{"id":"W2559901034","doi":"10.1145/2974022","title":"Microarchitecture and Circuits for a 200 MHz Out-of-Order Soft Processor Memory System","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Microarchitecture; Cache; Field-programmable gate array; Embedded system; Computer architecture; Out-of-order execution; Parallel computing; Pipeline burst cache; CPU cache; Computer hardware; Cache coloring","score_opus":0.01774130155481339,"score_gpt":0.24271252960455242,"score_spread":0.224971228049739,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2559901034","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005436638,0.0010938378,0.9895849,0.0016016845,0.00035213892,0.0006439266,0.000022897972,0.0008892994,0.00037465233],"genre_scores_gemma":[0.9735391,0.00010372827,0.02471088,0.000035514582,0.000016554139,0.0002668007,7.4740933e-7,0.000016809156,0.0013098681],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987463,0.000054767555,0.00036196952,0.00047615814,0.000091894246,0.00026895732],"domain_scores_gemma":[0.9986723,0.00027783922,0.00017461415,0.0006093702,0.00020806715,0.00005780665],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033387367,0.00018758615,0.00035037094,0.00053884863,0.00025872374,0.0000490313,0.00054538564,0.00031247275,0.00000236437],"category_scores_gemma":[0.00006832551,0.00013691201,0.000043438333,0.00039458682,0.00015431453,0.00013977924,0.000010519444,0.000146552,0.0000037021664],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000071656046,0.0001868897,0.00022935853,0.0017849694,0.0003006725,0.0000066127022,0.0010167691,0.0021969436,0.024589581,0.022730805,0.0004824282,0.9464033],"study_design_scores_gemma":[0.01648809,0.0065259524,0.0003158425,0.012374736,0.00048739815,0.0036709702,0.0046105585,0.24458496,0.60739684,0.050759207,0.04733355,0.00545188],"about_ca_topic_score_codex":0.000010626392,"about_ca_topic_score_gemma":0.00000529354,"teacher_disagreement_score":0.96810246,"about_ca_system_score_codex":0.00002796181,"about_ca_system_score_gemma":0.000060510833,"threshold_uncertainty_score":0.558311},"labels":[],"label_agreement":null},{"id":"W2570060992","doi":"10.1145/2996468","title":"The First 25 Years of the FPL Conference","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Australian Research Council; Engineering and Physical Sciences Research Council","keywords":"Computer science; Field (mathematics); Operations research; Mathematics","score_opus":0.01994249000948225,"score_gpt":0.23192193436676956,"score_spread":0.2119794443572873,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2570060992","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35398686,0.0034172041,0.43964916,0.12455028,0.015700988,0.0033600733,0.00016116252,0.0016072456,0.057567023],"genre_scores_gemma":[0.99809974,0.00019641123,0.000084441424,0.000039507457,0.00001662364,0.00007099998,1.6833887e-7,0.000005177643,0.0014869429],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9990669,0.00004349652,0.00022500716,0.00028664435,0.0001460382,0.00023194392],"domain_scores_gemma":[0.9971048,0.00021022953,0.00019638256,0.00234184,0.0001099532,0.0000367937],"candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.00025984063,0.0001167028,0.00020034635,0.000102317324,0.002076656,0.00023469655,0.0023632636,0.00016834689,0.000008162783],"category_scores_gemma":[0.00010987045,0.000075766664,0.00007888344,0.00025903096,0.0005483425,0.00024362997,0.000040051895,0.00038103032,0.000024019666],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002011045,0.00015112392,0.00076516817,0.000060300597,0.0001494712,0.0000049843434,0.0002719655,0.00012277787,0.0005558466,0.7578697,0.00064242637,0.23938608],"study_design_scores_gemma":[0.002416117,0.00087866455,0.04508746,0.0008676121,0.0001486343,0.00032686218,0.0013765675,0.023011677,0.029521644,0.30688956,0.58833355,0.0011416661],"about_ca_topic_score_codex":0.00018744387,"about_ca_topic_score_gemma":0.00024519025,"teacher_disagreement_score":0.6441129,"about_ca_system_score_codex":0.000020322554,"about_ca_system_score_gemma":0.00006250588,"threshold_uncertainty_score":0.9992225},"labels":[],"label_agreement":null},{"id":"W2600117321","doi":"10.1145/3027486","title":"Hoplite","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Crossbar switch; Field-programmable gate array; Router; Lookup table; Deflection routing; Overlay; Embedded system; Network packet; Network on a chip; Parallel computing; Computer network; Computer hardware; Routing protocol; Operating system; Static routing","score_opus":0.023791759575589093,"score_gpt":0.25333149139893907,"score_spread":0.22953973182334997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2600117321","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02270073,0.0009418812,0.9358558,0.0082108155,0.0048944894,0.0004729861,0.000008070746,0.0008876258,0.026027592],"genre_scores_gemma":[0.99250335,0.00012120702,0.0006182033,0.000073702686,0.000046820667,0.00010970701,3.3964477e-7,0.000009757024,0.0065169213],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9988084,0.000049470942,0.0002903211,0.00044915764,0.0001087342,0.00029390925],"domain_scores_gemma":[0.9973964,0.000081435486,0.0001832017,0.0021845915,0.000084051746,0.000070308946],"candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0003691971,0.00016426528,0.0002747651,0.0003988365,0.0013944845,0.0005421131,0.0014394338,0.00030576336,0.000024383136],"category_scores_gemma":[0.000043850625,0.00014473613,0.0000619154,0.0001817766,0.00014045417,0.0004736445,0.000014917288,0.00033590815,0.00011466361],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002659532,0.00012815894,0.0012238083,0.00009650676,0.00023115981,0.00006116411,0.0002947262,0.0006831748,0.0011199953,0.5216255,0.0013479473,0.47316125],"study_design_scores_gemma":[0.0063738055,0.0027088549,0.0052052964,0.0021482185,0.00013972576,0.006415337,0.0030737845,0.27831635,0.029222384,0.13662104,0.5259625,0.0038127066],"about_ca_topic_score_codex":0.00011742695,"about_ca_topic_score_gemma":0.000034078475,"teacher_disagreement_score":0.9698026,"about_ca_system_score_codex":0.0000275036,"about_ca_system_score_gemma":0.000022526134,"threshold_uncertainty_score":0.9999056},"labels":[],"label_agreement":null},{"id":"W2604877941","doi":"10.1145/3024063","title":"Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Verilog; Computer science; FPGA prototype; Bitstream; Embedded system; Routing (electronic design automation); Application-specific integrated circuit; Standard cell; Reconfigurable computing; Computer architecture; Computer hardware; Integrated circuit; Algorithm; Operating system","score_opus":0.012995821058801689,"score_gpt":0.21814816057302946,"score_spread":0.2051523395142278,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2604877941","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049886413,0.006110908,0.9019556,0.002552373,0.0020570853,0.0018592149,0.0005066679,0.0037811773,0.031290554],"genre_scores_gemma":[0.9955742,0.0005885174,0.0011539962,0.00004088245,0.000028511386,0.00027524374,0.000003158169,0.000053157994,0.002282342],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99864393,0.000040177914,0.0003354769,0.00034222327,0.00014392372,0.00049427256],"domain_scores_gemma":[0.9982691,0.00013197283,0.000087315864,0.0013601448,0.000060647195,0.00009085032],"candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.00046602273,0.00028039466,0.0004205105,0.0002579189,0.0013196656,0.00025209476,0.0008438416,0.00043604866,0.00006209963],"category_scores_gemma":[0.0000640412,0.0002301604,0.00006230949,0.0002228851,0.00014801018,0.0002079936,0.00000949616,0.0005783578,0.00006679018],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020394182,0.0002658464,0.0015076036,0.0011938075,0.0009517697,0.00008096112,0.0011105827,0.045373335,0.15867582,0.0024278737,0.07290586,0.7153026],"study_design_scores_gemma":[0.00071342615,0.00044287552,0.000041302923,0.00036928087,0.00012846205,0.000117227,0.0016752509,0.02724003,0.8335628,0.001887046,0.1328656,0.0009566975],"about_ca_topic_score_codex":0.00013353632,"about_ca_topic_score_gemma":0.000025070614,"teacher_disagreement_score":0.9456878,"about_ca_system_score_codex":0.00008200329,"about_ca_system_score_gemma":0.000022548573,"threshold_uncertainty_score":0.9999805},"labels":[],"label_agreement":null},{"id":"W2620282837","doi":"10.1145/3053679","title":"Microarchitectural Comparison of the MXP and Octavo Soft-Processor FPGA Overlays","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Overlay; Verilog; Embedded system; Parallel computing; Computer hardware; Computer architecture; Operating system","score_opus":0.025317810919695073,"score_gpt":0.2779658604078253,"score_spread":0.2526480494881302,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2620282837","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18269588,0.0014215781,0.8084599,0.0046091354,0.00055063085,0.0004336913,0.0000100274765,0.0005237839,0.0012953588],"genre_scores_gemma":[0.9938854,0.000056655965,0.005453844,0.00003352532,0.0000075862454,0.000027689395,2.7835722e-7,0.0000069000316,0.00052815216],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99901795,0.00005371246,0.00029610214,0.00032971962,0.00010610454,0.00019641806],"domain_scores_gemma":[0.9982287,0.00010635838,0.00029712255,0.001250983,0.00007934299,0.000037492835],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021471486,0.00014720332,0.0002947442,0.0002265674,0.0010159843,0.00016469788,0.0013587347,0.0002095523,0.0000028630666],"category_scores_gemma":[0.0000768862,0.000109020744,0.00004586166,0.00019629845,0.00036808563,0.00016634107,0.0000393775,0.00032887657,0.0000022295294],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006499273,0.0003120325,0.015444042,0.00044640788,0.00025664814,0.000005480856,0.0018959924,0.009721739,0.00824969,0.032799907,0.0006097208,0.93019336],"study_design_scores_gemma":[0.0028823453,0.0012020094,0.012743903,0.0014541268,0.00012932773,0.0010748561,0.0012928445,0.48801336,0.4430836,0.04016265,0.0064659207,0.0014950677],"about_ca_topic_score_codex":0.00008070039,"about_ca_topic_score_gemma":0.00001815386,"teacher_disagreement_score":0.9286983,"about_ca_system_score_codex":0.0000130787475,"about_ca_system_score_gemma":0.000031220898,"threshold_uncertainty_score":0.7814233},"labels":[],"label_agreement":null},{"id":"W2731391612","doi":"10.1145/3079757","title":"Reducing the Performance Gap between Soft Scalar CPUs and Custom Hardware with TILT","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer science; Field-programmable gate array; Benchmark (surveying); Parallel computing; Throughput; Embedded system; Computer hardware","score_opus":0.026581017701235183,"score_gpt":0.2510548389281125,"score_spread":0.22447382122687728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2731391612","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14964,0.0006353312,0.8412762,0.005184399,0.00024247938,0.0004175172,0.000006934435,0.0008989386,0.0016981851],"genre_scores_gemma":[0.99228925,0.0002603672,0.0063681896,0.000034107386,0.000021070915,0.000062346815,7.658685e-7,0.000010882315,0.0009530292],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99895257,0.000050472197,0.00021449896,0.0004124342,0.00011640478,0.000253647],"domain_scores_gemma":[0.9981578,0.00011051709,0.00018055466,0.0014135014,0.000083808234,0.000053809792],"candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0003945331,0.00016986659,0.00024585208,0.0002442212,0.0019862612,0.00037591238,0.0011164141,0.00020643097,0.0000028439424],"category_scores_gemma":[0.00003095925,0.00011703932,0.000023475304,0.00020016973,0.00030604037,0.000373071,0.000024749788,0.0004041434,0.0000078226085],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004347326,0.000090294736,0.01826116,0.00026969466,0.0003106184,0.000023125214,0.00093075924,0.012111188,0.00046446914,0.009573056,0.000626956,0.9572952],"study_design_scores_gemma":[0.004650625,0.0036205645,0.02849165,0.0041779587,0.0003693999,0.0033219624,0.0016209513,0.7912299,0.11000638,0.010151131,0.038950775,0.003408692],"about_ca_topic_score_codex":0.00006989071,"about_ca_topic_score_gemma":0.000005270558,"teacher_disagreement_score":0.9538865,"about_ca_system_score_codex":0.00001862681,"about_ca_system_score_gemma":0.00003644627,"threshold_uncertainty_score":0.999313},"labels":[],"label_agreement":null},{"id":"W2782868422","doi":"10.1145/3093741","title":"High-Performance Instruction Scheduling Circuits for Superscalar Out-of-Order Soft Processors","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Debugging; Scheduling (production processes); Processor design; Parallel computing; Out-of-order execution; Soft error; Superscalar; Embedded system; Electronic circuit; Computer architecture; Operating system","score_opus":0.02202369458145535,"score_gpt":0.25132756893974745,"score_spread":0.2293038743582921,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2782868422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12733524,0.00014152202,0.87001705,0.00044032442,0.000840523,0.00035364224,0.000004297118,0.0006836729,0.00018372986],"genre_scores_gemma":[0.9327687,0.00008520814,0.06672746,0.00003302951,0.000034238445,0.00012238404,0.0000017281312,0.000012198416,0.000215025],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99883324,0.000030322251,0.00036984787,0.0004048331,0.00010716163,0.00025456783],"domain_scores_gemma":[0.9987533,0.00008445319,0.00015644955,0.00056034804,0.00040560597,0.000039815943],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031902507,0.00015979205,0.0002743564,0.00058549154,0.0004360696,0.000055078486,0.0005813615,0.0003020388,0.0000046804835],"category_scores_gemma":[0.00006925496,0.00015334065,0.00003354609,0.0007612014,0.00018847306,0.00032806353,0.0000076479855,0.0001977837,0.000008036705],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007494172,0.00024138983,0.00075028907,0.0006834975,0.00023455879,0.00000138508,0.0011315042,0.04467784,0.0059930864,0.03789087,0.000112994516,0.90820765],"study_design_scores_gemma":[0.0016713429,0.0015698824,0.00010281005,0.00050411554,0.00004188956,0.00010323945,0.0003736444,0.6782199,0.30584884,0.009025254,0.0019385085,0.00060059247],"about_ca_topic_score_codex":0.000012127217,"about_ca_topic_score_gemma":0.000003806952,"teacher_disagreement_score":0.9076071,"about_ca_system_score_codex":0.000025098123,"about_ca_system_score_gemma":0.000059570066,"threshold_uncertainty_score":0.625305},"labels":[],"label_agreement":null},{"id":"W2793377509","doi":"10.1145/3154425","title":"Enhancing FPGAs with Magnetic Tunnel Junction-Based Block RAMs","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static random-access memory; Field-programmable gate array; Computer science; Scalability; Magnetoresistive random-access memory; Tunnel magnetoresistance; Block (permutation group theory); Embedded system; Transistor; Logic block; Computer hardware; Non-volatile memory; Electrical engineering; Random access memory; Materials science; Voltage; Nanotechnology; Engineering","score_opus":0.01211371524792153,"score_gpt":0.22261954629119857,"score_spread":0.21050583104327703,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2793377509","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0105555635,0.00034005844,0.98355407,0.001398552,0.00042654,0.00031158136,0.0000015665174,0.0017322721,0.0016797793],"genre_scores_gemma":[0.95788705,0.00003996986,0.040421493,0.0001900022,0.000028762277,0.00010579203,9.603297e-7,0.000015946029,0.0013100423],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986229,0.00007142943,0.0003064551,0.00052712095,0.00014656712,0.00032552003],"domain_scores_gemma":[0.9985322,0.00012891364,0.0001153757,0.0009515733,0.00019788744,0.0000740571],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028289293,0.0002120939,0.0002596887,0.00068911124,0.0005784055,0.00013513154,0.0006323047,0.00026284665,0.00002629772],"category_scores_gemma":[0.000026051466,0.00018164766,0.000036653284,0.0010312074,0.0002322446,0.00016041961,0.0000070891306,0.0003009208,0.0000536005],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005668361,0.0017093519,0.002246948,0.0006981528,0.00071266573,0.00015130496,0.0018760341,0.16762123,0.025062405,0.06494628,0.0029805722,0.7314282],"study_design_scores_gemma":[0.0030679617,0.007031569,0.00034491904,0.00097628665,0.00010584136,0.0011168533,0.00058915355,0.72218895,0.23822941,0.0059585352,0.018755767,0.0016347617],"about_ca_topic_score_codex":0.00007158564,"about_ca_topic_score_gemma":0.00005419739,"teacher_disagreement_score":0.9473315,"about_ca_system_score_codex":0.00003762093,"about_ca_system_score_gemma":0.00008051836,"threshold_uncertainty_score":0.7407377},"labels":[],"label_agreement":null},{"id":"W2794057135","doi":"10.1145/3158229","title":"Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP)","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science; Control reconfiguration; Lookup table; Static timing analysis; Margin (machine learning); Gate array; Field-programmable gate array; Embedded system; Real-time computing; Detector; Telecommunications","score_opus":0.027397413193962633,"score_gpt":0.2632024982781645,"score_spread":0.23580508508420187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794057135","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24027734,0.0007109871,0.7519435,0.00080761925,0.002259948,0.0008487253,0.00004361249,0.002572177,0.00053606456],"genre_scores_gemma":[0.9968073,0.000077903904,0.0022376657,0.000054930977,0.00023614604,0.00021041982,0.00001155704,0.000022435665,0.00034166712],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981021,0.000069725094,0.0005570771,0.000678296,0.00014437821,0.00044839003],"domain_scores_gemma":[0.99864817,0.0001944913,0.00023292878,0.0006461204,0.00019333528,0.00008497858],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00049524877,0.00024762034,0.00036472493,0.00047992985,0.00090382755,0.00016224917,0.00048014367,0.0003342943,0.000011606414],"category_scores_gemma":[0.00009383687,0.0002583026,0.00009420058,0.00061709556,0.00010887006,0.00046875383,0.000007510814,0.00034164372,0.000020556423],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022319779,0.000722501,0.006625031,0.00026561902,0.00052917836,0.0000132519635,0.00081938086,0.00012737008,0.1755028,0.0065835468,0.0010383117,0.8077507],"study_design_scores_gemma":[0.0071759704,0.0061306236,0.0014089049,0.0014080985,0.00043166277,0.0016767303,0.005878846,0.2694006,0.6707567,0.008778807,0.024231866,0.0027211818],"about_ca_topic_score_codex":0.00010283794,"about_ca_topic_score_gemma":0.000019704376,"teacher_disagreement_score":0.8050295,"about_ca_system_score_codex":0.00014383707,"about_ca_system_score_gemma":0.00005337171,"threshold_uncertainty_score":0.99998695},"labels":[],"label_agreement":null},{"id":"W2794259726","doi":"10.1145/3182394","title":"An Evaluation on the Accuracy of the Minimum-Width Transistor Area Models in Ranking the Layout Area of FPGA Architectures","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Multiplexer; Computer science; Adder; Field-programmable gate array; Ranking (information retrieval); Computer engineering; Algorithm; Artificial intelligence; Computer hardware; Multiplexing","score_opus":0.04023300561660837,"score_gpt":0.2535090742876795,"score_spread":0.21327606867107113,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794259726","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93791234,0.000844825,0.0553291,0.0009433107,0.00030988516,0.0014798081,0.00004250478,0.00026977694,0.002868426],"genre_scores_gemma":[0.99950063,0.000072123694,0.00006935899,0.00003171397,0.000013681355,0.00026682147,0.0000011586417,0.00001975996,0.000024739844],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988122,0.00019457318,0.00040546773,0.00019880992,0.00019727764,0.00019166461],"domain_scores_gemma":[0.9984099,0.00044457873,0.000108698885,0.00092769234,0.00009132118,0.000017772774],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00082925486,0.00017727113,0.0002736121,0.00034977542,0.0002050247,0.000017267022,0.0005871752,0.00025821594,0.00003696123],"category_scores_gemma":[0.00006701446,0.00009690915,0.000073410534,0.00051663205,0.0003147841,0.00006746018,0.0000021455098,0.0004291012,9.656039e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031582816,0.0003683604,0.00045722345,0.0003982228,0.0004950406,0.0000021023814,0.009913299,0.3960536,0.15207775,0.006758704,0.00030060144,0.43285927],"study_design_scores_gemma":[0.0009591386,0.0006979385,0.00078540837,0.0010048606,0.0001781789,0.000060372233,0.0032129413,0.46400502,0.48616925,0.042231005,0.00030546638,0.00039042233],"about_ca_topic_score_codex":0.00008450775,"about_ca_topic_score_gemma":0.00021275177,"teacher_disagreement_score":0.43246883,"about_ca_system_score_codex":0.00004340277,"about_ca_system_score_gemma":0.0000313273,"threshold_uncertainty_score":0.39518404},"labels":[],"label_agreement":null},{"id":"W2883647869","doi":"10.1145/3195800","title":"Wotan","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Benchmark (surveying); Field-programmable gate array; Routing (electronic design automation); Parallel computing; Lookup table; Embedded system","score_opus":0.014460874857942226,"score_gpt":0.2214055918945223,"score_spread":0.20694471703658007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2883647869","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20443708,0.004165736,0.6800349,0.0010528298,0.0027712195,0.0011069482,0.00005458717,0.012623437,0.09375326],"genre_scores_gemma":[0.99784446,0.0002754132,0.00060879,0.000025597134,0.000040564773,0.00011440519,9.020031e-7,0.000025160165,0.001064723],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99931437,0.000015225018,0.00019474323,0.00018688255,0.000056036075,0.0002327685],"domain_scores_gemma":[0.9993849,0.0000381159,0.000019271594,0.00047109468,0.000040515108,0.00004614096],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000117812095,0.0001455159,0.0001923322,0.00047036575,0.00017862521,0.000030240717,0.00020771692,0.00032767202,0.00012521085],"category_scores_gemma":[0.000008993505,0.000138998,0.000028426795,0.00039266585,0.00015628582,0.000083166226,0.0000012312141,0.00026526387,0.00014314259],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042405587,0.000117938536,0.00046771413,0.0002955765,0.00042470833,0.00003178156,0.00037967102,0.0004985154,0.082854666,0.018444585,0.0068190405,0.8896234],"study_design_scores_gemma":[0.0010787869,0.0014906484,0.00023229951,0.0004783904,0.000105089275,0.00090008223,0.0014636548,0.018854128,0.7782409,0.025429642,0.17038877,0.0013375788],"about_ca_topic_score_codex":0.00001208103,"about_ca_topic_score_gemma":0.000010471525,"teacher_disagreement_score":0.8882858,"about_ca_system_score_codex":0.000028137652,"about_ca_system_score_gemma":0.000006668584,"threshold_uncertainty_score":0.5668174},"labels":[],"label_agreement":null},{"id":"W2901251593","doi":"10.1145/3243930","title":"Automated Synthesis of Streaming Transfer Level Hardware Designs","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; High-level synthesis; Compiler; Field-programmable gate array; Register-transfer level; Computer architecture; Parallel computing; Logic synthesis; Embedded system; Computer engineering; Algorithm; Programming language; Logic gate","score_opus":0.05127269178761057,"score_gpt":0.27312280344575146,"score_spread":0.2218501116581409,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2901251593","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019473244,0.00028621202,0.9734547,0.00042798216,0.00039410908,0.0005963045,0.000046659414,0.003287489,0.002033305],"genre_scores_gemma":[0.9845439,0.000055342294,0.014653999,0.000021550106,0.000017175706,0.00026941238,7.2034476e-7,0.000024742898,0.00041314226],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979697,0.00020424847,0.00063388486,0.00058717874,0.00021281202,0.00039220857],"domain_scores_gemma":[0.9977057,0.0004048806,0.00012815792,0.0014234371,0.00025865991,0.000079157064],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00061332504,0.00027669207,0.0005531044,0.0011401959,0.00033154528,0.000073944226,0.0011948586,0.0005337283,0.000028852768],"category_scores_gemma":[0.00008893984,0.00025779172,0.000087111504,0.0011158871,0.0003277086,0.00034952819,0.000008933556,0.00028953145,0.00003626446],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001232659,0.00067482697,0.00069757516,0.0011156114,0.0010563139,0.00007909971,0.0022798271,0.00025683313,0.31226915,0.12678885,0.001444489,0.55321413],"study_design_scores_gemma":[0.00038114516,0.0007567604,0.00015720027,0.000820919,0.000058340975,0.00038832126,0.0006556125,0.02344003,0.96907103,0.0029715784,0.0008150648,0.00048397033],"about_ca_topic_score_codex":0.00014325301,"about_ca_topic_score_gemma":0.000033939916,"teacher_disagreement_score":0.96507066,"about_ca_system_score_codex":0.000058056958,"about_ca_system_score_gemma":0.00008023287,"threshold_uncertainty_score":0.9999874},"labels":[],"label_agreement":null},{"id":"W2903688003","doi":"10.1145/3242898","title":"You Cannot Improve What You Do not Measure","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Application-specific integrated circuit; Field-programmable gate array; Computer science; Reconfigurability; Convolutional neural network; Digital signal processing; Embedded system; Computer architecture; Ranging; Block (permutation group theory); FPGA prototype; Computer hardware; Computer engineering; Artificial intelligence","score_opus":0.020777876234960652,"score_gpt":0.24979059229416795,"score_spread":0.22901271605920728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2903688003","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015927903,0.0022280382,0.9571178,0.017740762,0.0026659344,0.0010290487,0.000024346835,0.0015025906,0.001763583],"genre_scores_gemma":[0.9926664,0.00046300443,0.0040959436,0.00033651953,0.00008865601,0.0004003375,0.0000014308189,0.000021584587,0.0019261087],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99813247,0.00006261797,0.00039411505,0.00077386,0.00018783381,0.00044912382],"domain_scores_gemma":[0.99760574,0.00013850752,0.00015723711,0.0017809909,0.00020795847,0.00010955034],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002895825,0.00024855963,0.00031269266,0.00044882286,0.0006969423,0.00025874653,0.001167252,0.00037084517,0.000024839375],"category_scores_gemma":[0.000036356505,0.00023093008,0.000056919762,0.0011633246,0.0003206879,0.0008265608,0.000017407625,0.00048175466,0.0001712197],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033494194,0.0000989756,0.000038156566,0.000031848584,0.00009409254,0.00000906767,0.00026337465,0.00029659978,0.0171355,0.056361113,0.0003394409,0.92529833],"study_design_scores_gemma":[0.0041203247,0.0033986822,0.00028550232,0.0011602377,0.00020844335,0.0021708042,0.005598771,0.055270426,0.51548505,0.097194776,0.31170186,0.0034051328],"about_ca_topic_score_codex":0.000035360255,"about_ca_topic_score_gemma":0.00004068958,"teacher_disagreement_score":0.9767385,"about_ca_system_score_codex":0.00006392358,"about_ca_system_score_gemma":0.000051743857,"threshold_uncertainty_score":0.94170547},"labels":[],"label_agreement":null},{"id":"W2911751195","doi":"10.1145/3301298","title":"COFFE 2","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":62,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Lookup table; Block (permutation group theory); Embedded system; Computer architecture; Interface (matter); Computer hardware; Parallel computing; Operating system","score_opus":0.009955210054345838,"score_gpt":0.2020108655535977,"score_spread":0.19205565549925188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2911751195","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6526063,0.0071654622,0.21895956,0.0009675942,0.003460394,0.0021646137,0.000070581016,0.012402207,0.10220329],"genre_scores_gemma":[0.9967395,0.00037863868,0.00027108035,0.000022263814,0.000010263209,0.00011273237,0.0000016698938,0.000025622328,0.0024382444],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99932975,0.000014872604,0.00019052021,0.00018899546,0.000060531638,0.00021533387],"domain_scores_gemma":[0.9993651,0.000056269848,0.00002010561,0.0004973747,0.00002237271,0.00003877772],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010936096,0.0001463925,0.00023086711,0.0004531491,0.000075977834,0.000026938467,0.0001987859,0.0003304955,0.00018218376],"category_scores_gemma":[0.0000048131915,0.00014006736,0.000034271543,0.00031147464,0.000045053737,0.00008909716,0.0000011750265,0.0003247182,0.0002939869],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007078728,0.00021932907,0.0037279187,0.001431427,0.0008397597,0.00005110801,0.00037456947,0.0151008945,0.19788466,0.03928079,0.006415865,0.73460287],"study_design_scores_gemma":[0.00296334,0.0017357087,0.0006868807,0.0010852452,0.00016804233,0.0013148393,0.002814981,0.05708344,0.65422606,0.024401074,0.25089225,0.0026280892],"about_ca_topic_score_codex":0.000010398001,"about_ca_topic_score_gemma":0.0000025265958,"teacher_disagreement_score":0.7319748,"about_ca_system_score_codex":0.000028003104,"about_ca_system_score_gemma":0.000006653786,"threshold_uncertainty_score":0.57117814},"labels":[],"label_agreement":null},{"id":"W2967974643","doi":"10.1145/3337930","title":"Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Router; Field-programmable gate array; Overhead (engineering); Machine learning; Routing (electronic design automation); Artificial intelligence; Parallel computing; Embedded system; Computer network; Operating system","score_opus":0.02643159447038476,"score_gpt":0.2736213146217128,"score_spread":0.24718972015132804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2967974643","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01943288,0.00022142843,0.9773868,0.0011577928,0.00038897287,0.0005484886,0.000019153184,0.00054043834,0.0003040454],"genre_scores_gemma":[0.9755232,0.000015725293,0.023948496,0.000072329334,0.0000099413855,0.00014347784,0.000008168287,0.0000132379355,0.00026547542],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987267,0.000103994855,0.00030119796,0.00053404435,0.00010198491,0.00023203665],"domain_scores_gemma":[0.99836487,0.00084336614,0.00012514165,0.000521637,0.00008963289,0.000055341054],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00086061814,0.00017508393,0.00027763576,0.0004996928,0.00041554708,0.000102358244,0.00026578293,0.00026791042,0.000005931669],"category_scores_gemma":[0.00023983145,0.00016694698,0.000044264063,0.00035062895,0.00006287421,0.00025843777,0.000004841919,0.00039484294,0.000006370183],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000075447856,0.00008395963,0.0018269413,0.0001466728,0.000034048295,5.7824315e-7,0.00009594772,0.21480356,0.011505215,0.006194105,0.0000015965536,0.7652998],"study_design_scores_gemma":[0.00071928377,0.00044539146,0.0003503687,0.00013622607,0.000020350313,0.00005117789,0.000068098365,0.9906301,0.0022030654,0.0050642393,0.0001574764,0.00015421711],"about_ca_topic_score_codex":0.00004937195,"about_ca_topic_score_gemma":0.0000069523626,"teacher_disagreement_score":0.9560903,"about_ca_system_score_codex":0.000045498426,"about_ca_system_score_gemma":0.000034012362,"threshold_uncertainty_score":0.68079},"labels":[],"label_agreement":null},{"id":"W2972436488","doi":"10.1145/3354188","title":"FRoC 2.0","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Static random-access memory; Node (physics); Embedded system; Voltage; Power consumption; Power (physics); Computer hardware; Electrical engineering","score_opus":0.007840059544261183,"score_gpt":0.18944967565920878,"score_spread":0.1816096161149476,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2972436488","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93790585,0.002730988,0.02795541,0.0004317201,0.0033045695,0.0008218229,0.000026474048,0.0028013862,0.024021773],"genre_scores_gemma":[0.9961327,0.00035478116,0.00020930743,0.000022098278,0.000017065704,0.0001081909,0.0000020960867,0.000035120036,0.0031186873],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990971,0.00001585362,0.0002492739,0.0002452481,0.00008851745,0.00030400587],"domain_scores_gemma":[0.9991679,0.000065943736,0.000027478744,0.000660635,0.000027616928,0.000050396928],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00013069682,0.000189102,0.00028160465,0.0005827333,0.0001078064,0.00003432398,0.0002713407,0.0003696953,0.0002851765],"category_scores_gemma":[0.000005527708,0.00017997249,0.00003788744,0.00045905187,0.00005393899,0.00017398117,0.000001605144,0.00041661662,0.0011176636],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021022763,0.00041676903,0.01358607,0.0030165303,0.0021229235,0.00009155656,0.0013001247,0.2481206,0.19690692,0.024782376,0.008358955,0.50108695],"study_design_scores_gemma":[0.0072773616,0.0020156438,0.0021820676,0.0015562386,0.00029046278,0.0015108838,0.005219639,0.19791178,0.4433617,0.007280529,0.32736146,0.004032219],"about_ca_topic_score_codex":0.000013275698,"about_ca_topic_score_gemma":0.0000048661927,"teacher_disagreement_score":0.4970547,"about_ca_system_score_codex":0.000047624453,"about_ca_system_score_gemma":0.000012032228,"threshold_uncertainty_score":0.9996601},"labels":[],"label_agreement":null},{"id":"W2999408974","doi":"10.1145/3372490","title":"Fast Turnaround HLS Debugging Using Dependency Analysis and Debug Overlays","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Background debug mode interface; Computer science; Embedded system; Overlay; Overhead (engineering); Software bug; Algorithmic program debugging; Computer architecture; Software; Operating system","score_opus":0.033395703841895906,"score_gpt":0.2580288927057229,"score_spread":0.22463318886382697,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2999408974","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.064603835,0.0014019698,0.9303914,0.0012401136,0.0001744501,0.00042037686,0.000010584305,0.0013355786,0.00042172841],"genre_scores_gemma":[0.98305213,0.00012463529,0.01644194,0.00014775826,0.000021990229,0.0000674031,0.00000102532,0.00002000631,0.00012311146],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978414,0.00016647278,0.00055050437,0.0008174085,0.00021662352,0.00040754743],"domain_scores_gemma":[0.99834657,0.00022523646,0.0002198849,0.00093490083,0.00009827756,0.00017511711],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040306651,0.0003012895,0.0006288677,0.0012319309,0.0004680969,0.0002783508,0.0008583724,0.00043260027,0.000016560569],"category_scores_gemma":[0.000066263834,0.00029257836,0.00010917677,0.0023981999,0.00012079241,0.0005809813,0.00002500591,0.00051421375,0.000011271918],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016448076,0.0004952846,0.038589425,0.001823911,0.008841791,0.00071386603,0.007430363,0.019387439,0.2364384,0.08863556,0.00030072237,0.59717876],"study_design_scores_gemma":[0.0013462269,0.0009909715,0.00065043947,0.0005151614,0.0011741805,0.0022349986,0.0022435389,0.8838415,0.088274434,0.015780807,0.0010828823,0.0018648437],"about_ca_topic_score_codex":0.00025405677,"about_ca_topic_score_gemma":0.000034920547,"teacher_disagreement_score":0.91844827,"about_ca_system_score_codex":0.000068474605,"about_ca_system_score_gemma":0.000058769605,"threshold_uncertainty_score":0.9999526},"labels":[],"label_agreement":null},{"id":"W3004351771","doi":"10.1145/2892641","title":"Fine-Grained Interconnect Synthesis","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Interconnection; Computer architecture; Latency (audio); Embedded system; Field-programmable gate array; Task (project management); Arbiter; Key (lock); Verilog; Process (computing); High-level synthesis; Computer hardware; Operating system; Computer network; Telecommunications","score_opus":0.017385105100770487,"score_gpt":0.22412332494544118,"score_spread":0.2067382198446707,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3004351771","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017498279,0.0005426386,0.9635404,0.010903178,0.0022124685,0.0003718547,0.0000147216515,0.0010377831,0.003878709],"genre_scores_gemma":[0.99441075,0.00010211908,0.0005402581,0.00006526526,0.000047087393,0.00031951396,2.3441872e-7,0.000016642785,0.0044981083],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9982695,0.0001452425,0.00045899884,0.0005978937,0.00013151871,0.0003968689],"domain_scores_gemma":[0.9977349,0.00073224807,0.0001316503,0.0012021144,0.000108437875,0.00009061962],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00049650815,0.00023942674,0.0003924991,0.00079259527,0.00033189272,0.00012102857,0.00091787294,0.00036078316,0.000114279996],"category_scores_gemma":[0.00015152483,0.00016068426,0.0001011853,0.0006329471,0.00012409136,0.00036105362,0.000012398786,0.00022780609,0.00020245601],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039033293,0.000102003585,0.00020742985,0.000059453163,0.00023339965,0.00003112847,0.00014585754,0.00010213883,0.00653093,0.16948523,0.0011634035,0.8219],"study_design_scores_gemma":[0.009128482,0.0053407867,0.00066550594,0.009095673,0.00031623145,0.010224175,0.0041781208,0.065919995,0.36616328,0.13252468,0.38998693,0.006456132],"about_ca_topic_score_codex":0.00004669147,"about_ca_topic_score_gemma":0.0000621496,"teacher_disagreement_score":0.9769125,"about_ca_system_score_codex":0.0000651188,"about_ca_system_score_gemma":0.000030526902,"threshold_uncertainty_score":0.6552514},"labels":[],"label_agreement":null},{"id":"W3013676662","doi":"10.1145/3372491","title":"Feel Free to Interrupt","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Distributed systems and fault tolerance","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Interrupt; Task (project management); Context switch; Debugging; Field-programmable gate array; Context (archaeology); Embedded system; Overhead (engineering); Deadlock; Interface (matter); Distributed computing; Variety (cybernetics); Operating system; Microcontroller","score_opus":0.026038762574303813,"score_gpt":0.24090701513883914,"score_spread":0.21486825256453532,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3013676662","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0076085906,0.0005827115,0.9528425,0.033799157,0.000773222,0.0004475524,0.00005497386,0.00086247956,0.0030288578],"genre_scores_gemma":[0.99597377,0.000029053872,0.0022432674,0.00085652404,0.000030390522,0.00014855016,0.0000012269315,0.000011476664,0.0007057151],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9985768,0.000046272005,0.00035253968,0.0005682655,0.00014127378,0.00031484576],"domain_scores_gemma":[0.9984439,0.00006317875,0.000072942355,0.0011461619,0.00007593845,0.0001979017],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001619116,0.00019046974,0.00033523914,0.00029542038,0.00022839408,0.00015299875,0.0015653948,0.00023721548,0.000022445543],"category_scores_gemma":[0.00007661169,0.00017656856,0.000053840147,0.0010841212,0.00005358302,0.00022928724,0.000024203582,0.00033950983,0.00023380878],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014059621,0.00035250458,0.00055483665,0.00050686253,0.00045345206,0.000178004,0.0030927632,0.0047019147,0.012595422,0.25289065,0.026061138,0.69847184],"study_design_scores_gemma":[0.0049102083,0.0039645634,0.0006575656,0.0012567701,0.00008190557,0.0011742115,0.005219131,0.104315825,0.037658684,0.014823328,0.8231931,0.0027447517],"about_ca_topic_score_codex":0.00004760146,"about_ca_topic_score_gemma":0.000012986205,"teacher_disagreement_score":0.98836523,"about_ca_system_score_codex":0.000027021655,"about_ca_system_score_gemma":0.000029453126,"threshold_uncertainty_score":0.72002566},"labels":[],"label_agreement":null},{"id":"W3015099477","doi":"10.1145/3375899","title":"HopliteBuf","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Deflection routing; Overlay; Parallel computing; Network packet; Topology (electrical circuits); Network on a chip; Latency (audio); Thread (computing); Field-programmable gate array; Offset (computer science); Computer hardware; Embedded system; Computer network; Operating system","score_opus":0.025130432624858826,"score_gpt":0.22637053213379452,"score_spread":0.20124009950893568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3015099477","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0065849535,0.0009940512,0.96708965,0.016754784,0.0012600276,0.00034032634,0.0000059948416,0.0010875411,0.0058826883],"genre_scores_gemma":[0.9973142,0.00008832668,0.00081602513,0.0005952383,0.000056871777,0.00009004542,6.208474e-7,0.000010930468,0.0010277275],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987328,0.000069970505,0.00033038622,0.00048171773,0.00011395116,0.0002711667],"domain_scores_gemma":[0.99896234,0.00010173869,0.000086243286,0.0006607613,0.00007050421,0.000118436554],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019327828,0.00016707121,0.00028604938,0.0003001918,0.00029454986,0.00014889993,0.0007240257,0.00027253098,0.00004222211],"category_scores_gemma":[0.000030967683,0.00014992626,0.000060938717,0.00083980075,0.000063682186,0.00024845498,0.000008662431,0.00037389202,0.0001759677],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007475393,0.00018224126,0.00053738576,0.0002864931,0.0003990013,0.00010111048,0.0018088354,0.006169759,0.0043081827,0.57918257,0.0061601787,0.40078947],"study_design_scores_gemma":[0.003070278,0.0028788236,0.00017471427,0.0005349427,0.00007311343,0.0020127175,0.00420223,0.50662607,0.019626033,0.01965733,0.43917593,0.0019678012],"about_ca_topic_score_codex":0.000025491125,"about_ca_topic_score_gemma":0.0000045752513,"teacher_disagreement_score":0.9907293,"about_ca_system_score_codex":0.000021298829,"about_ca_system_score_gemma":0.000023760846,"threshold_uncertainty_score":0.61138153},"labels":[],"label_agreement":null},{"id":"W3033033241","doi":"10.1145/3388617","title":"VTR 8","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":293,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Toronto","funders":"New Brunswick Innovation Foundation; Semiconductor Research Corporation","keywords":"Computer science; Field-programmable gate array; Verilog; Routing (electronic design automation); Embedded system; Computer architecture; Process (computing); Footprint; Implementation; Design flow; Memory footprint; CAD; Electronic design automation; Computer hardware; Operating system; Software engineering","score_opus":0.02123967216127599,"score_gpt":0.20983675866673177,"score_spread":0.18859708650545579,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3033033241","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06466382,0.006737002,0.8749754,0.0061577763,0.0009886749,0.0010923425,0.000071210554,0.013566067,0.031747732],"genre_scores_gemma":[0.9985615,0.00046004867,0.00048546077,0.000097988726,0.000022885744,0.00010800784,0.0000013869751,0.00002516547,0.00023752855],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993493,0.000014631478,0.00019629393,0.00019085313,0.000055603894,0.00019334919],"domain_scores_gemma":[0.99955994,0.000038886086,0.00001823093,0.0002898506,0.000019711615,0.00007336726],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006412454,0.00014408628,0.00021734687,0.00023429998,0.00010234907,0.000027430217,0.00020647381,0.00028808037,0.00007996885],"category_scores_gemma":[0.00001273083,0.00014086087,0.000034000124,0.000386439,0.000057937636,0.00007970641,0.000001300852,0.00034695724,0.0000967754],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006323887,0.00010668757,0.0004956776,0.000983078,0.0005884796,0.00009189886,0.00078078447,0.011345228,0.121642455,0.016439227,0.010759367,0.8367039],"study_design_scores_gemma":[0.0018584819,0.0015616528,0.00013407171,0.00043314308,0.00017541436,0.0006082713,0.002956776,0.091376975,0.6512625,0.011770596,0.23582907,0.0020329999],"about_ca_topic_score_codex":0.0000059984004,"about_ca_topic_score_gemma":0.000001482918,"teacher_disagreement_score":0.93389773,"about_ca_system_score_codex":0.000016641405,"about_ca_system_score_gemma":0.000006488265,"threshold_uncertainty_score":0.57441396},"labels":[],"label_agreement":null},{"id":"W3033506121","doi":"10.1145/3393668","title":"FPGA Logic Block Architectures for Efficient Deep Learning Inference","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Engineering and Physical Sciences Research Council","keywords":"Computer science; Adder; Lookup table; Logic block; Field-programmable gate array; Single-precision floating-point format; Critical path method; Parallel computing; Reduction (mathematics); Multiplier (economics); Floating point; Computer hardware; Block (permutation group theory); Computer engineering; Algorithm; Mathematics","score_opus":0.01796500708939768,"score_gpt":0.2233346015277115,"score_spread":0.20536959443831382,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3033506121","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47343594,0.0024742817,0.51741916,0.0012165767,0.00068735704,0.0010252197,0.000021812255,0.0025473177,0.0011723422],"genre_scores_gemma":[0.9986792,0.00011442845,0.0006874209,0.00005261554,0.000031243493,0.00028866212,0.0000023493205,0.00003537922,0.00010867094],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99891156,0.000028063823,0.00029609638,0.0003135641,0.000089781606,0.00036093898],"domain_scores_gemma":[0.999308,0.0002186848,0.00004537226,0.00029656332,0.000043914366,0.00008748802],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012952821,0.00022967905,0.00031946486,0.00036579053,0.0002678353,0.00004131727,0.00029017215,0.00031390364,0.000031629945],"category_scores_gemma":[0.00007721889,0.0002119273,0.000056025576,0.0004753995,0.000088204615,0.000027927596,0.0000030318904,0.00059331104,0.00005390668],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027314161,0.000018740944,0.00009411347,0.00025836207,0.00008559415,0.000003705206,0.00033008298,0.9534995,0.004609098,0.00036930217,0.000028506403,0.04067567],"study_design_scores_gemma":[0.0012282018,0.00093629933,0.00010669203,0.00017991776,0.00008536477,0.00011586004,0.0011389687,0.9188374,0.066227295,0.0007655079,0.009690869,0.00068756595],"about_ca_topic_score_codex":0.0000054600637,"about_ca_topic_score_gemma":0.000005054509,"teacher_disagreement_score":0.5252433,"about_ca_system_score_codex":0.000034448472,"about_ca_system_score_gemma":0.000013609828,"threshold_uncertainty_score":0.8642144},"labels":[],"label_agreement":null},{"id":"W3193692689","doi":"10.1145/3465373","title":"A Deep Learning Framework to Predict Routability for FPGA Circuit Placement","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Field-programmable gate array; Overfitting; Convolutional neural network; Deep learning; Process (computing); Computer engineering; Artificial intelligence; Placement; Netlist; Computer architecture; Artificial neural network; Parallel computing; Algorithm; Machine learning; Embedded system; Circuit design; Physical design","score_opus":0.01829405432440499,"score_gpt":0.23635761236458508,"score_spread":0.2180635580401801,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3193692689","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017717274,0.0013507067,0.97643846,0.00031597607,0.0004531398,0.00075462443,0.000024869743,0.0017449559,0.0011999633],"genre_scores_gemma":[0.99402565,0.000234174,0.0039656893,0.000036870853,0.000028250595,0.0011158471,0.0000067499077,0.00003685789,0.00054993865],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99883413,0.000043486034,0.00032799607,0.00036402667,0.000090136615,0.00034020017],"domain_scores_gemma":[0.9989881,0.00026393204,0.0000306495,0.0005429611,0.00008731862,0.000087064844],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027825419,0.00019785455,0.00033492636,0.00032167195,0.00024643872,0.00005485135,0.00019246369,0.00048788593,0.00009100441],"category_scores_gemma":[0.00014508289,0.00021162555,0.00006948486,0.00048248706,0.000041774096,0.00007105802,0.0000033540418,0.00052973017,0.000019186853],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011671985,0.00032161755,0.0016258346,0.0016864782,0.00088227546,0.000040943414,0.0014863486,0.19041385,0.031173412,0.012714736,0.00063824304,0.75889957],"study_design_scores_gemma":[0.0030137259,0.0033626913,0.00059679366,0.0024408277,0.000497814,0.00088747026,0.014209686,0.13849913,0.621602,0.075279064,0.13652024,0.0030905476],"about_ca_topic_score_codex":0.0000069392386,"about_ca_topic_score_gemma":0.000013595029,"teacher_disagreement_score":0.97630835,"about_ca_system_score_codex":0.00009313539,"about_ca_system_score_gemma":0.000020387648,"threshold_uncertainty_score":0.86298394},"labels":[],"label_agreement":null},{"id":"W3200826900","doi":"10.1145/3469660","title":"Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; Software; Computer architecture; Memory hierarchy; Compiler; Programming paradigm; Flexibility (engineering); Embedded system; Reconfigurable computing; Hardware acceleration; Software engineering; Parallel computing; Operating system; Programming language","score_opus":0.020639664632185965,"score_gpt":0.24834365703196298,"score_spread":0.227703992399777,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3200826900","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016722696,0.007940239,0.9659058,0.0048447815,0.00062968244,0.0017941047,0.000027836415,0.0018760404,0.0002588117],"genre_scores_gemma":[0.8859566,0.0010993786,0.11038202,0.00006065682,0.000061293125,0.0018418026,0.000003073059,0.00002846256,0.0005667156],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983161,0.00009289117,0.0003740164,0.000703207,0.00012368185,0.00039008167],"domain_scores_gemma":[0.9983783,0.00041542097,0.00013166,0.00077365566,0.00020018876,0.00010078712],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036573445,0.00023869691,0.00041710195,0.00039888368,0.00052623474,0.00036488147,0.0002909733,0.00043593935,0.000004761091],"category_scores_gemma":[0.00011721595,0.00022722228,0.000042720367,0.00058203,0.000113673814,0.00039047524,0.000014701041,0.00027139753,0.0000019054207],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026105068,0.00013304266,0.0007177693,0.0006710274,0.00016467713,0.000028978133,0.0004730097,0.000007643025,0.003042809,0.06881232,0.00014026565,0.9257824],"study_design_scores_gemma":[0.0054588355,0.0033246044,0.0014917577,0.0023227488,0.00044088464,0.0069529624,0.0092444,0.008913708,0.6709114,0.09988707,0.18732944,0.0037221997],"about_ca_topic_score_codex":0.0000199933,"about_ca_topic_score_gemma":0.000025382065,"teacher_disagreement_score":0.92206013,"about_ca_system_score_codex":0.000044798162,"about_ca_system_score_gemma":0.00008997497,"threshold_uncertainty_score":0.92658556},"labels":[],"label_agreement":null},{"id":"W3217045338","doi":"10.1145/3491234","title":"Rethinking Embedded Blocks for Machine Learning Applications","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Engineering and Physical Sciences Research Council","keywords":"Computer science; Field-programmable gate array; Block (permutation group theory); Digital signal processing; Routing (electronic design automation); Computer architecture; Parameterized complexity; Signal processing; Parallel computing; Computer engineering; Design space exploration; Computer hardware; Embedded system; Algorithm","score_opus":0.015314038021382526,"score_gpt":0.220009249208869,"score_spread":0.20469521118748646,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3217045338","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04692315,0.007971321,0.9344292,0.00082419283,0.0010183667,0.0012806323,0.00007178773,0.0030651828,0.004416125],"genre_scores_gemma":[0.9924265,0.0006862044,0.0030578068,0.000024569314,0.00003610755,0.0010738041,0.000023057972,0.000049179398,0.002622778],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998923,0.00002787414,0.00032521665,0.00032026935,0.000084952044,0.00031869],"domain_scores_gemma":[0.9990604,0.00019774851,0.00004772827,0.0005450034,0.00009488954,0.00005423125],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022498603,0.00019875525,0.00030108198,0.0004118856,0.00045205318,0.00005712604,0.00021813615,0.0003962222,0.000072245704],"category_scores_gemma":[0.00003210065,0.00021013907,0.00006005975,0.0006194668,0.0000624307,0.000114058406,0.0000028083202,0.00060754654,0.000031281466],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000099691715,0.0003386983,0.0010955977,0.0024519786,0.0016626251,0.00005585875,0.002354491,0.35765523,0.15451176,0.018889688,0.0011998813,0.4596845],"study_design_scores_gemma":[0.0028604781,0.00042589795,0.00003896593,0.0005693549,0.0003086843,0.0009844033,0.0026221734,0.3694592,0.39039144,0.0165794,0.21428788,0.0014721344],"about_ca_topic_score_codex":0.000006885999,"about_ca_topic_score_gemma":0.000019153445,"teacher_disagreement_score":0.94550335,"about_ca_system_score_codex":0.000055672088,"about_ca_system_score_gemma":0.000029087578,"threshold_uncertainty_score":0.85692227},"labels":[],"label_agreement":null},{"id":"W4200489299","doi":"10.1145/3482854","title":"<i>AIgean</i> : An Open Framework for Deploying Machine Learning on Heterogeneous Clusters","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Engineering and Physical Sciences Research Council; Xilinx; CMC Microsystems","keywords":"Computer science; Field-programmable gate array; Implementation; Cluster analysis; Artificial neural network; Computer architecture; Embedded system; Distributed computing; Artificial intelligence; Software engineering","score_opus":0.03746381765758826,"score_gpt":0.29433442982457286,"score_spread":0.2568706121669846,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4200489299","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008005903,0.00062905875,0.9854946,0.003731925,0.00039758344,0.00079118507,0.000016375792,0.0006663197,0.00026702468],"genre_scores_gemma":[0.93004894,0.00024404954,0.06756196,0.00056138594,0.000026923979,0.00080509786,0.00001019154,0.000035730453,0.000705712],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983317,0.00011184154,0.0003145984,0.00077534874,0.00010184215,0.00036463744],"domain_scores_gemma":[0.9978481,0.0005500186,0.00013152459,0.0012784195,0.000090368994,0.00010155008],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002121091,0.00021009856,0.0003141611,0.0002380025,0.0009252005,0.00024493528,0.0012711851,0.00028864876,0.000011769162],"category_scores_gemma":[0.00007618362,0.00021213402,0.00004952469,0.00074994226,0.00006439454,0.0003320399,0.000034095825,0.00060096214,0.000017365897],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000121859004,0.0004551946,0.00016403987,0.00010700664,0.00020575446,0.00006122591,0.00029085265,0.2020013,0.005715882,0.23969655,0.00007266096,0.5511077],"study_design_scores_gemma":[0.0027264557,0.003289156,0.000030937576,0.0007813132,0.00010924291,0.0022158069,0.0010719977,0.5265655,0.12912998,0.25713894,0.07518763,0.0017530698],"about_ca_topic_score_codex":0.00001531297,"about_ca_topic_score_gemma":0.00004293521,"teacher_disagreement_score":0.922043,"about_ca_system_score_codex":0.000046721936,"about_ca_system_score_gemma":0.00003961993,"threshold_uncertainty_score":0.8650574},"labels":[],"label_agreement":null},{"id":"W4210258659","doi":"10.1145/3506713","title":"The Future of FPGA Acceleration in Datacenters and the Cloud","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":143,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Cloud computing; Field-programmable gate array; Scalability; Virtualization; Reconfigurable computing; Computer architecture; Embedded system; Architecture; Distributed computing; Operating system","score_opus":0.010620917863266341,"score_gpt":0.2158365839956953,"score_spread":0.20521566613242898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4210258659","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40665898,0.034729112,0.3595381,0.17172852,0.0148216635,0.005178417,0.00027767167,0.0010667214,0.006000797],"genre_scores_gemma":[0.9986117,0.0007245115,0.000056543027,0.000078808975,0.000025681906,0.0002365055,0.0000022651873,0.000004229631,0.00025975506],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99897045,0.00020663063,0.00025196667,0.00026226553,0.00013436463,0.00017430495],"domain_scores_gemma":[0.9988335,0.00029924084,0.000094701914,0.00071473425,0.000035237525,0.000022629742],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006153171,0.00009990825,0.00019151455,0.00020619963,0.0009991309,0.00007781388,0.0007233524,0.000073809155,0.000009123446],"category_scores_gemma":[0.000016967278,0.0000639216,0.000035734258,0.0007535296,0.00022633657,0.00018939843,0.00003365378,0.0005006242,0.0000016629599],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019601702,0.00016802494,0.00016651393,0.00004143783,0.000089831534,0.0000044182093,0.00079879427,0.0011040969,0.00028435208,0.7856601,0.0005130813,0.21097332],"study_design_scores_gemma":[0.009446696,0.0014428634,0.0015393989,0.00015252315,0.00011099081,0.00069827767,0.027494373,0.08888057,0.0047647655,0.23817493,0.6263445,0.0009501276],"about_ca_topic_score_codex":0.000104338666,"about_ca_topic_score_gemma":0.00012366546,"teacher_disagreement_score":0.6258314,"about_ca_system_score_codex":0.000032543336,"about_ca_system_score_gemma":0.00003452816,"threshold_uncertainty_score":0.76846075},"labels":[],"label_agreement":null},{"id":"W4210720283","doi":"10.1145/3502492","title":"Quick-Div: Rethinking Integer Divider Design for FPGA-based Soft-processors","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Latency (audio); Field-programmable gate array; Division (mathematics); Integer (computer science); Radix (gastropod); Arithmetic; Parallel computing; Computer hardware; Mathematics; Operating system; Telecommunications","score_opus":0.05208566830806895,"score_gpt":0.28130916773205966,"score_spread":0.22922349942399073,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4210720283","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00062770606,0.0006876277,0.9902744,0.0058792797,0.0011405337,0.0006536142,0.00001940409,0.0006175193,0.00009987478],"genre_scores_gemma":[0.76716983,0.000021677848,0.22951302,0.00055342907,0.00002533099,0.0017692881,0.0000023580137,0.000029579713,0.0009155023],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980778,0.000263477,0.00038321372,0.0006384729,0.00021399834,0.00042303276],"domain_scores_gemma":[0.99789804,0.0009795845,0.00015903734,0.0007898669,0.00009612682,0.00007731398],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012493266,0.00021687611,0.00037313136,0.0005753329,0.0011908256,0.00011871388,0.0011237427,0.00019997908,0.000048791182],"category_scores_gemma":[0.00013668924,0.00019969707,0.00009543412,0.0010684708,0.00011367523,0.00019386683,0.000020731568,0.00064654194,0.0000071593536],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010446909,0.0003001781,0.000037560952,0.00018755837,0.00015941105,0.000022845978,0.0005211194,0.04074265,0.0014663219,0.021573983,0.00039336577,0.93449056],"study_design_scores_gemma":[0.0020359077,0.0023688404,0.000012704825,0.00018571834,0.000078866105,0.00029881744,0.0016478987,0.68528384,0.03035883,0.24333772,0.033369575,0.0010212768],"about_ca_topic_score_codex":0.00003751576,"about_ca_topic_score_gemma":0.0000019224192,"teacher_disagreement_score":0.93346924,"about_ca_system_score_codex":0.00008031899,"about_ca_system_score_gemma":0.000099354074,"threshold_uncertainty_score":0.9158988},"labels":[],"label_agreement":null},{"id":"W4210859512","doi":"10.1145/3517131","title":"Demystifying the Soft and Hardened Memory Systems of Modern FPGAs for Software Programmers through Microbenchmarking","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; Embedded system; Software; Reconfigurable computing; Operating system; Computer architecture","score_opus":0.027801207527698116,"score_gpt":0.25328500648497954,"score_spread":0.22548379895728143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4210859512","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004853939,0.0058133486,0.9860661,0.0010905614,0.0004570977,0.0009892777,0.000019226929,0.0006084704,0.00010197504],"genre_scores_gemma":[0.96428955,0.0001388927,0.03433321,0.000060419337,0.00001001724,0.0008163636,0.0000033856559,0.000016505914,0.00033167997],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99858207,0.00014520372,0.00039931317,0.00044342995,0.00014510022,0.0002848983],"domain_scores_gemma":[0.9985857,0.00038654357,0.00024182447,0.0006542933,0.00010071378,0.00003091797],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006787972,0.00017380863,0.00032224657,0.0003046798,0.0011904232,0.000111466405,0.00079969876,0.00014788273,0.000002759996],"category_scores_gemma":[0.000047593927,0.0001483223,0.00006149054,0.0005075644,0.00014811032,0.0001497519,0.000037766113,0.0003278555,3.5097767e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000092496106,0.0002226948,0.00032650476,0.0008343772,0.00041683146,0.000008145677,0.0029258118,0.56776226,0.002120786,0.018569881,0.00062914426,0.40609106],"study_design_scores_gemma":[0.0016801078,0.0011050889,0.000027749651,0.00044970604,0.00012685334,0.0011234574,0.0045417435,0.93748975,0.011403206,0.027070569,0.014135034,0.0008467203],"about_ca_topic_score_codex":0.000088733905,"about_ca_topic_score_gemma":0.0000042770153,"teacher_disagreement_score":0.9594356,"about_ca_system_score_codex":0.000043147076,"about_ca_system_score_gemma":0.000054046843,"threshold_uncertainty_score":0.9155893},"labels":[],"label_agreement":null},{"id":"W4213131631","doi":"10.1145/3501803","title":"RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays Using Evolutionary Algorithm","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"National Key Research and Development Program of China; University of Waterloo; Mitacs; Sun Yat-sen University","keywords":"Computer science; Algorithm; Placement; Parallel computing; Field-programmable gate array; Block (permutation group theory); Simulated annealing; Routing (electronic design automation); Minimum bounding box; Bootstrapping (finance); Computer hardware; Embedded system; Circuit design; Physical design; Mathematics","score_opus":0.018276673021964496,"score_gpt":0.21781229927105503,"score_spread":0.19953562624909052,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4213131631","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047548898,0.0054784142,0.94057906,0.00018221857,0.0011992845,0.0012796443,0.00037417945,0.0021354982,0.001222817],"genre_scores_gemma":[0.9879241,0.0003274376,0.010648856,0.000014757903,0.000018861878,0.00051185006,0.000010882944,0.000046218825,0.0004970202],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985908,0.00008788711,0.0005038611,0.0003015381,0.00019117896,0.00032471106],"domain_scores_gemma":[0.9991431,0.000072161696,0.000104072606,0.0005704279,0.000053798532,0.000056433313],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00028174018,0.00024333235,0.00047994862,0.00096422865,0.00042913092,0.000016462252,0.00032878923,0.00023867779,0.00015551223],"category_scores_gemma":[0.0000071722666,0.000266409,0.000092667375,0.00064817106,0.0001078933,0.000090030095,0.000008926623,0.00054240384,0.0000054700718],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009746489,0.00029008187,0.0000682164,0.00050264964,0.00077339535,0.000034078872,0.0004130832,0.88690335,0.05643852,0.00062030286,0.0010643066,0.05279458],"study_design_scores_gemma":[0.002439111,0.0009243487,0.000030052259,0.00037347517,0.00027640292,0.0015261398,0.006707646,0.89052117,0.0885812,0.0008382905,0.00672902,0.0010531283],"about_ca_topic_score_codex":0.000058396432,"about_ca_topic_score_gemma":0.0000011093572,"teacher_disagreement_score":0.9403752,"about_ca_system_score_codex":0.00019598982,"about_ca_system_score_gemma":0.000037135236,"threshold_uncertainty_score":0.99997884},"labels":[],"label_agreement":null},{"id":"W4213381076","doi":"10.1145/3507699","title":"HopliteML: Evolving Application Customized FPGA NoCs with Adaptable Routers and Regulators","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Latency (audio); Field-programmable gate array; Network packet; Workload; Network on a chip; Parallel computing; Embedded system; Routing (electronic design automation); Computer network; Operating system","score_opus":0.008975924883542399,"score_gpt":0.20066839680657483,"score_spread":0.19169247192303243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4213381076","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053730268,0.0015951515,0.93807364,0.0024675825,0.00094036356,0.0009562708,0.000012962391,0.00079414836,0.001429609],"genre_scores_gemma":[0.99563366,0.000050910774,0.0011598519,0.00008109816,0.000020010042,0.0008168983,0.000002453025,0.000018941384,0.0022161498],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99833953,0.00014928507,0.00036849806,0.0006226468,0.00019941879,0.00032061376],"domain_scores_gemma":[0.9986002,0.00014692565,0.00018561707,0.0009069867,0.00008419469,0.00007610398],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00058910676,0.00020741834,0.00035902034,0.0006286691,0.0010796343,0.00016708636,0.00054702925,0.00016895666,0.000031096275],"category_scores_gemma":[0.000008640951,0.00018707848,0.000042364412,0.0008491479,0.00009501906,0.00034231678,0.000023141078,0.00045978604,0.000008481036],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008870138,0.0007514733,0.004075823,0.0006288714,0.0014299348,0.00011621814,0.004353315,0.11665798,0.007207209,0.35921603,0.004084568,0.5005916],"study_design_scores_gemma":[0.0055077546,0.0017739238,0.0003968277,0.00033696,0.00012981863,0.0053370595,0.01025088,0.8579264,0.003306742,0.006269909,0.10714634,0.0016173748],"about_ca_topic_score_codex":0.00022277699,"about_ca_topic_score_gemma":0.0000468735,"teacher_disagreement_score":0.9419034,"about_ca_system_score_codex":0.00010985904,"about_ca_system_score_gemma":0.000043853437,"threshold_uncertainty_score":0.83037835},"labels":[],"label_agreement":null},{"id":"W4224010033","doi":"10.1145/3529650","title":"Tensor Slices: FPGA Building Blocks For The Deep Learning Era","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Routing (electronic design automation); Systolic array; Block (permutation group theory); Digital signal processing; Computer hardware; Parallel computing; Embedded system; Very-large-scale integration","score_opus":0.019073038136187583,"score_gpt":0.2501601099734333,"score_spread":0.23108707183724572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4224010033","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023615805,0.0016083008,0.98997736,0.0034234126,0.0004835266,0.00052700256,0.0000043611362,0.0012290486,0.0003853936],"genre_scores_gemma":[0.9648351,0.00018076607,0.031959265,0.00016168019,0.00002051655,0.0009160874,0.0000014389419,0.00001546399,0.0019096641],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987543,0.00011284461,0.0002806425,0.00041932447,0.00013677993,0.000296089],"domain_scores_gemma":[0.9984808,0.0005914554,0.0001430699,0.00067048083,0.00007882856,0.00003537647],"candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0006798742,0.00015167419,0.00021312229,0.00046342783,0.0024100235,0.00013422726,0.0011412854,0.00012796649,0.000024400857],"category_scores_gemma":[0.0000612548,0.00012557919,0.00006874077,0.00076026417,0.00007170385,0.00011422471,0.000027428712,0.0006721224,0.000002553532],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028552466,0.00008911888,0.000119717675,0.000042165266,0.00014917016,0.000005370299,0.0005018979,0.59663945,0.0005145854,0.03025228,0.00041467595,0.371243],"study_design_scores_gemma":[0.00049111457,0.00050754374,0.00002199961,0.000037138263,0.000031146003,0.00030862875,0.0012341983,0.91254294,0.003197945,0.0051902607,0.07613104,0.00030604805],"about_ca_topic_score_codex":0.000037983693,"about_ca_topic_score_gemma":0.0000030410165,"teacher_disagreement_score":0.9624735,"about_ca_system_score_codex":0.000047809157,"about_ca_system_score_gemma":0.00003000949,"threshold_uncertainty_score":0.99888873},"labels":[],"label_agreement":null},{"id":"W4226340880","doi":"10.1145/3514253","title":"SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Spiking neural network; Asynchronous communication; Field-programmable gate array; Scalability; Parallel computing; Quantization (signal processing); Encoding (memory); Computation; Artificial neural network; Embedded system; Artificial intelligence; Algorithm","score_opus":0.03839060559782862,"score_gpt":0.26256308181053833,"score_spread":0.22417247621270972,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4226340880","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97400105,0.0018788582,0.020655526,0.00024400758,0.0010725225,0.0003839246,0.0000069768253,0.0009272528,0.0008299089],"genre_scores_gemma":[0.99927676,0.00006697519,0.0002192294,0.000068624926,0.000043399752,0.00014989307,0.0000022037002,0.000033015564,0.00013988189],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99883616,0.00008048321,0.0003036031,0.00033222826,0.00011448304,0.00033303964],"domain_scores_gemma":[0.99927264,0.0002795898,0.00006375487,0.00031601265,0.000018393985,0.000049589064],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033175683,0.00020481404,0.00026531867,0.00033629304,0.0011363309,0.000050184437,0.00018434174,0.00012596812,0.000039836956],"category_scores_gemma":[0.000029338606,0.00021722462,0.00003346596,0.00041420636,0.000048782655,0.00011259708,0.000011145405,0.0010121927,0.0000018374319],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016442023,0.0000098273085,0.000049815735,0.00003972828,0.000026372138,0.000012160672,0.000056768415,0.83380175,0.003433786,0.00033108797,0.000007153449,0.16221513],"study_design_scores_gemma":[0.00043716535,0.00046987867,0.000039124297,0.00009713333,0.00002483366,0.00047878543,0.0012728748,0.99138236,0.0046900865,0.00043526661,0.00037710412,0.00029536212],"about_ca_topic_score_codex":0.0000049146734,"about_ca_topic_score_gemma":0.0000024012286,"teacher_disagreement_score":0.16191977,"about_ca_system_score_codex":0.00005686293,"about_ca_system_score_gemma":0.000005538409,"threshold_uncertainty_score":0.8858163},"labels":[],"label_agreement":null},{"id":"W4229451071","doi":"10.1145/3503465","title":"FPGA Architecture Exploration for DNN Acceleration","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Benchmark (surveying); Computer science; Field-programmable gate array; Computer architecture; Electronic circuit; Digital signal processing; Embedded system; Computer engineering; Routing (electronic design automation); Suite; Place and route; Computer hardware","score_opus":0.022450641470977684,"score_gpt":0.21902127134746938,"score_spread":0.19657062987649168,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229451071","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11640863,0.0012842603,0.8730138,0.0018127111,0.0024715737,0.0017124465,0.00012626447,0.0019579232,0.0012124142],"genre_scores_gemma":[0.9960545,0.00011899565,0.0006289373,0.000031625692,0.000035398043,0.002313545,0.000026193746,0.000038045564,0.0007527963],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9990898,0.00003425638,0.00027049682,0.00024770352,0.00010847358,0.00024931453],"domain_scores_gemma":[0.9993835,0.00009273062,0.000043547214,0.00041111733,0.000034601075,0.000034480985],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022002206,0.00016955814,0.00021118435,0.0006606877,0.0005875139,0.0000453908,0.00023210849,0.00017730346,0.000091626935],"category_scores_gemma":[0.000011735001,0.00017758198,0.000042702708,0.00048716614,0.00003752401,0.00022442464,0.0000027042197,0.00043040825,0.00001543925],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000082392515,0.000072867835,0.000030149778,0.00024514366,0.00016599242,0.0000039112147,0.0006218561,0.7778224,0.022358423,0.0021618211,0.0016076108,0.19482744],"study_design_scores_gemma":[0.0047765356,0.002738941,0.000081003454,0.00019279416,0.00023318827,0.0006792802,0.008654376,0.31054008,0.30522197,0.021427112,0.34344003,0.0020147006],"about_ca_topic_score_codex":0.000006749922,"about_ca_topic_score_gemma":0.0000112637545,"teacher_disagreement_score":0.8796458,"about_ca_system_score_codex":0.00010779566,"about_ca_system_score_gemma":0.000020592257,"threshold_uncertainty_score":0.7241583},"labels":[],"label_agreement":null},{"id":"W4281682568","doi":"10.1145/3520140","title":"Adaptive Clock Management of HLS-generated Circuits on FPGAs","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Toolchain; Computer science; Field-programmable gate array; Critical path method; High-level synthesis; Embedded system; Static timing analysis; Boosting (machine learning); Clock rate; Scheduling (production processes); Computer architecture; Chip; Engineering; Artificial intelligence; Telecommunications","score_opus":0.026690332779737317,"score_gpt":0.24077069239057938,"score_spread":0.21408035961084207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4281682568","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01084247,0.00065422704,0.97829115,0.00087669486,0.00053999864,0.000508573,0.000019084642,0.0010019729,0.0072657997],"genre_scores_gemma":[0.9914266,0.00017886577,0.006409641,0.00006935704,0.0000046982614,0.00023716036,0.000002471533,0.000010516481,0.0016607129],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99870694,0.00013209689,0.00032325918,0.00042936968,0.00019004052,0.00021828352],"domain_scores_gemma":[0.99888045,0.0000698899,0.00015303426,0.00078994036,0.0000684766,0.000038199658],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032318462,0.00015323359,0.00024974608,0.0007104023,0.00050558057,0.000031025123,0.0008235858,0.000115159884,0.00002720337],"category_scores_gemma":[0.0000045945108,0.00015759154,0.000046987883,0.0011213957,0.00006201876,0.000076789154,0.000025347468,0.00034703242,0.000008575966],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005145547,0.0004941568,0.00004504789,0.000096895186,0.00036414582,0.000053973243,0.0002757872,0.4131444,0.0006109453,0.32549724,0.0009369665,0.258429],"study_design_scores_gemma":[0.003937048,0.007351723,0.0002879845,0.0007520745,0.00014971597,0.0008296858,0.00409826,0.8178624,0.10097992,0.037518255,0.024301779,0.0019311887],"about_ca_topic_score_codex":0.000027431892,"about_ca_topic_score_gemma":0.0000010188222,"teacher_disagreement_score":0.9805841,"about_ca_system_score_codex":0.00006225677,"about_ca_system_score_gemma":0.000026532038,"threshold_uncertainty_score":0.64263964},"labels":[],"label_agreement":null},{"id":"W4289315837","doi":"10.1145/3552521","title":"Toward Software-like Debugging for FPGAs via Checkpointing and Transaction-based Co-Simulation","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Debugging; Speedup; Overhead (engineering); Field-programmable gate array; Embedded system; State (computer science); Software; Parallel computing; Operating system; Programming language","score_opus":0.029554089751305034,"score_gpt":0.2682290066091541,"score_spread":0.23867491685784908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4289315837","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027481792,0.00038476358,0.9926951,0.0014924757,0.00035843736,0.00059963693,0.000014538631,0.0016217007,0.00008516741],"genre_scores_gemma":[0.92746603,0.000019335052,0.07166704,0.00018582086,0.000009884046,0.0004566529,0.0000070597744,0.000018328745,0.00016987274],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985621,0.00010351477,0.00036772178,0.00052944646,0.00014943468,0.0002878127],"domain_scores_gemma":[0.9987807,0.00043463756,0.00015990857,0.00047896724,0.000089369474,0.00005640707],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00059759815,0.00018859205,0.00027238624,0.0007372031,0.0012394555,0.000109366476,0.000437071,0.00016586829,0.000018769477],"category_scores_gemma":[0.000038299164,0.00020825076,0.000064855965,0.0005640905,0.000082717306,0.00020058309,0.000007897971,0.00035248292,0.0000016246055],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004619379,0.00009558713,0.00012964924,0.00014154319,0.00006819241,0.0000037989273,0.0002872776,0.83469415,0.0007511666,0.0017846546,0.000072746676,0.16192502],"study_design_scores_gemma":[0.0006887957,0.0002916674,0.000015229787,0.00004579294,0.0000233652,0.00009788587,0.00016564567,0.9849467,0.0059505366,0.0039161714,0.0035834902,0.00027467925],"about_ca_topic_score_codex":0.000031344578,"about_ca_topic_score_gemma":0.0000022374595,"teacher_disagreement_score":0.92471784,"about_ca_system_score_codex":0.0000707511,"about_ca_system_score_gemma":0.00005701605,"threshold_uncertainty_score":0.9533015},"labels":[],"label_agreement":null},{"id":"W4295943008","doi":"10.1145/3561515","title":"A Survey on FPGA Cybersecurity Design Strategies","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université Laval","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Embedded system; FPGA prototype; Reconfigurable computing; Computer security; Software; Operating system","score_opus":0.035139679505104146,"score_gpt":0.2453354578973972,"score_spread":0.21019577839229303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4295943008","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03145427,0.0008093099,0.95461553,0.0029833564,0.0024269023,0.0010830135,0.00023219858,0.0016900753,0.0047053476],"genre_scores_gemma":[0.9980725,0.000060683145,0.00047197184,0.0001375924,0.000018222556,0.0004206835,0.000009405173,0.000015062613,0.00079387217],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9976793,0.0005585686,0.00032751006,0.00070698035,0.00029512725,0.00043252387],"domain_scores_gemma":[0.9978616,0.0005968409,0.00011637139,0.0012290748,0.000097628064,0.00009843776],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00093429815,0.00025780327,0.00037728983,0.0007172091,0.0014211269,0.00019254498,0.0011307767,0.00018881171,0.0001157228],"category_scores_gemma":[0.00005567401,0.0002540557,0.00008180806,0.0015604201,0.00014133568,0.00037075634,0.000031340838,0.000968256,0.00006916421],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005338455,0.0029907778,0.00028780272,0.00014748223,0.0006780482,0.00017405469,0.001649947,0.077228405,0.0016317115,0.7380186,0.008188792,0.16847053],"study_design_scores_gemma":[0.0064041293,0.016686752,0.0067029144,0.00036729913,0.00023334338,0.001352637,0.012511889,0.14356543,0.024495225,0.643011,0.1394261,0.0052433033],"about_ca_topic_score_codex":0.0005405642,"about_ca_topic_score_gemma":0.00009283736,"teacher_disagreement_score":0.96661824,"about_ca_system_score_codex":0.00011861397,"about_ca_system_score_gemma":0.00017166177,"threshold_uncertainty_score":0.9999912},"labels":[],"label_agreement":null},{"id":"W4303647666","doi":"10.1145/3567428","title":"Design Space Exploration of Galois and Fibonacci Configuration Based on Espresso Stream Cipher","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"National Natural Science Foundation of China","keywords":"Computer science; Stream cipher; Cipher; Cryptography; Parallel computing; Fibonacci number; Field-programmable gate array; Theoretical computer science; Arithmetic; Embedded system; Algorithm; Encryption; Computer network; Mathematics; Discrete mathematics","score_opus":0.029275299881515227,"score_gpt":0.2330761123535786,"score_spread":0.2038008124720634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4303647666","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017577523,0.00029155667,0.97751415,0.0025309396,0.00031940304,0.0004951862,0.000015031455,0.00028693562,0.0009692972],"genre_scores_gemma":[0.99758065,0.000042097283,0.0017759168,0.000059694437,0.00000515465,0.0002927286,0.0000028991572,0.000009188721,0.00023167938],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99872833,0.00027802796,0.0002598817,0.00039091118,0.00016963374,0.00017321661],"domain_scores_gemma":[0.9987238,0.0003620385,0.0001489934,0.0006649215,0.000059520647,0.00004073531],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000532673,0.00015290065,0.00022632266,0.0007159856,0.00051911257,0.00005897417,0.00038748537,0.00012914419,0.000071058654],"category_scores_gemma":[0.000024975609,0.00015434329,0.000041091447,0.0007477796,0.00009766075,0.00029518054,0.000008782735,0.00029009205,0.0000031614272],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00077515113,0.0008736347,0.00030212753,0.00022709322,0.00024255084,0.00002531691,0.0019616093,0.19304101,0.030401127,0.48827356,0.00044866014,0.28342816],"study_design_scores_gemma":[0.005075655,0.009950734,0.00036198806,0.00048259157,0.00017369699,0.00022904323,0.0068998574,0.49017107,0.31878716,0.15456542,0.011733809,0.0015689764],"about_ca_topic_score_codex":0.00002549498,"about_ca_topic_score_gemma":0.000003803296,"teacher_disagreement_score":0.9800031,"about_ca_system_score_codex":0.000026623458,"about_ca_system_score_gemma":0.00003823048,"threshold_uncertainty_score":0.62939364},"labels":[],"label_agreement":null},{"id":"W4307203669","doi":"10.1145/3569455","title":"Hardware Optimizations of Fruit-80 Stream Cipher: Smaller than Grain","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"National Natural Science Foundation of China","keywords":"Computer science; Field-programmable gate array; Parallel computing; Throughput; Stream cipher; Key (lock); Lookup table; Cipher; Embedded system; Computer architecture; Computer hardware; Cryptography; Algorithm; Encryption; Operating system","score_opus":0.021814342786676332,"score_gpt":0.24983134176268365,"score_spread":0.22801699897600733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4307203669","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08867171,0.0010293027,0.90110254,0.0043636723,0.0010855421,0.0008862151,0.00030338287,0.00060332584,0.0019543092],"genre_scores_gemma":[0.9945864,0.00011868754,0.0042757927,0.00004588403,0.000005708144,0.00038715877,0.000014619087,0.000010585819,0.00055513845],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99866474,0.000121041194,0.00039338504,0.00038078192,0.00018669918,0.00025336788],"domain_scores_gemma":[0.9987345,0.000104968436,0.00014932718,0.00087071577,0.00008826183,0.000052266223],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000314519,0.00014919169,0.00025683272,0.0008757112,0.0008541966,0.000053071122,0.000785402,0.00011185354,0.0002955093],"category_scores_gemma":[0.000015105285,0.00015451713,0.00008250004,0.0014783976,0.00011071542,0.00016804779,0.000027261436,0.00034663873,0.0000036553374],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006852458,0.001546482,0.0058384906,0.00022505656,0.0008139215,0.00004056078,0.0045885793,0.042632453,0.001806758,0.748281,0.002383229,0.19177495],"study_design_scores_gemma":[0.015764734,0.010023267,0.007941707,0.00058974547,0.0006637776,0.0033031476,0.11999429,0.31740212,0.028268972,0.19521801,0.29517576,0.0056544803],"about_ca_topic_score_codex":0.0002113764,"about_ca_topic_score_gemma":0.000096750715,"teacher_disagreement_score":0.9059147,"about_ca_system_score_codex":0.00003432474,"about_ca_system_score_gemma":0.00006215789,"threshold_uncertainty_score":0.6569876},"labels":[],"label_agreement":null},{"id":"W4318618048","doi":"10.1145/3572547","title":"SASA: A Scalable and Automatic Stencil Acceleration Framework for Optimized Hybrid Spatial and Temporal Parallelism on HBM-based FPGAs","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Stencil; Computer science; Speedup; Parallel computing; Scalability; Field-programmable gate array; Computation; CUDA; Sasa; Computational science; Algorithm; Embedded system","score_opus":0.032463815396747524,"score_gpt":0.27106310402564543,"score_spread":0.2385992886288979,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4318618048","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040319115,0.0002053504,0.9527035,0.0035734836,0.00030176336,0.0008517929,0.000017590406,0.0019081633,0.000119279895],"genre_scores_gemma":[0.876207,0.00017260607,0.12256144,0.0001240084,0.000019198184,0.00044485021,0.000010251065,0.000018706578,0.00044196274],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998417,0.000098982404,0.0003990247,0.0005972404,0.00015185353,0.00033587342],"domain_scores_gemma":[0.9984953,0.00054904685,0.00015769953,0.0006116889,0.0001005196,0.000085740634],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005511996,0.00024188116,0.00040012645,0.00075807294,0.000634423,0.00025249305,0.00037396525,0.0003245079,0.0000072475145],"category_scores_gemma":[0.00012725529,0.00022649326,0.000048370268,0.0005824237,0.000122053956,0.00020021065,0.000013657268,0.0003128793,0.000008912075],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041108625,0.00054644555,0.0006728005,0.001217665,0.0003772835,0.0000614718,0.00088422676,0.20084494,0.0006738504,0.072051264,0.0031885817,0.7190704],"study_design_scores_gemma":[0.0010548738,0.00053327746,0.00007119202,0.0002576936,0.000018416284,0.000048722675,0.00009844032,0.9774753,0.0032426035,0.016307127,0.00061600335,0.0002763544],"about_ca_topic_score_codex":0.0000777794,"about_ca_topic_score_gemma":0.000007815176,"teacher_disagreement_score":0.83588785,"about_ca_system_score_codex":0.00003503049,"about_ca_system_score_gemma":0.00006558799,"threshold_uncertainty_score":0.9236127},"labels":[],"label_agreement":null},{"id":"W4386710522","doi":"10.1145/3616873","title":"CHIP-KNNv2: A<u>C</u>onfigurable and<u>Hi</u>gh-<u>P</u>erformance<u>K</u>-<u>N</u>earest<u>N</u>eighbors Accelerator on HBM-based FPGAs","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Image and Video Retrieval Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; British Columbia Knowledge Development Fund; Simon Fraser University; Nvidia","keywords":"Computer science; Speedup; Field-programmable gate array; Parallel computing; Hardware acceleration; Computer hardware","score_opus":0.027278234335215406,"score_gpt":0.2712109366627118,"score_spread":0.2439327023274964,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4386710522","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18653399,0.0035548492,0.7571417,0.01506922,0.0031198335,0.0039101155,0.0001694062,0.016188864,0.014312025],"genre_scores_gemma":[0.99047786,0.0028243577,0.0028657122,0.0005215565,0.000056339602,0.00057149946,0.000013994262,0.00007118109,0.0025974726],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9963905,0.00014538663,0.00073248777,0.0012759083,0.00043944817,0.001016233],"domain_scores_gemma":[0.9968441,0.0005035413,0.00025771462,0.0019395573,0.00018887805,0.0002662193],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007156219,0.0006181848,0.00074911956,0.0032183982,0.0010679027,0.00035676823,0.0014207347,0.00070285803,0.000047634854],"category_scores_gemma":[0.00013144205,0.0005608218,0.00013629667,0.004703006,0.00035789266,0.0009038888,0.000039639966,0.0010967805,0.00029795142],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004926829,0.0008420467,0.0016632718,0.0010413456,0.00046246222,0.0004557914,0.00054817164,0.005272092,0.019448502,0.073110186,0.009361042,0.8873024],"study_design_scores_gemma":[0.0052320305,0.005623391,0.0018383898,0.0019948867,0.00014936792,0.0006633706,0.0012213665,0.085483715,0.724709,0.04961507,0.119905956,0.003563473],"about_ca_topic_score_codex":0.000049809638,"about_ca_topic_score_gemma":0.00000930325,"teacher_disagreement_score":0.88373893,"about_ca_system_score_codex":0.000090496884,"about_ca_system_score_gemma":0.0001203777,"threshold_uncertainty_score":0.99968433},"labels":[],"label_agreement":null},{"id":"W4386830976","doi":"10.1145/3609335","title":"TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; National Institutes of Health; National Science Foundation","keywords":"Dataflow; Computer science; Field-programmable gate array; Scalability; Task (project management); Computer architecture; Floorplan; Parallel computing; Embedded system; High-level synthesis; Operating system","score_opus":0.0357738042739417,"score_gpt":0.2829732198478841,"score_spread":0.2471994155739424,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4386830976","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003472186,0.00026334153,0.9927402,0.00042768967,0.00008784917,0.0016904125,0.000026188225,0.001243368,0.000048775782],"genre_scores_gemma":[0.61095375,0.00009904178,0.387664,0.000011617407,0.000012883401,0.0010709028,0.0000069082216,0.000026357235,0.00015458195],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99831325,0.0001115153,0.00037597906,0.0006239558,0.00018415,0.00039116625],"domain_scores_gemma":[0.99793816,0.00067326444,0.0002122816,0.0009659286,0.00013808816,0.00007228783],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006130952,0.00024226944,0.0005032931,0.0006987609,0.00031173445,0.00012053875,0.0006149153,0.0003790682,0.0000014257411],"category_scores_gemma":[0.00007981479,0.00021030975,0.000044089902,0.0011027786,0.00019250275,0.0003999104,0.000011516487,0.00029860105,0.000004177113],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005268501,0.0008141921,0.0004405549,0.0024308017,0.0009600314,0.00005025112,0.0039378162,0.42987433,0.013658863,0.1508632,0.0009329857,0.3955101],"study_design_scores_gemma":[0.0007593137,0.0013533547,0.000007361263,0.00061674434,0.000056799072,0.00016407191,0.00049540296,0.9397473,0.020243973,0.03573864,0.0004202404,0.00039682048],"about_ca_topic_score_codex":0.000024020748,"about_ca_topic_score_gemma":0.0000026759017,"teacher_disagreement_score":0.60748154,"about_ca_system_score_codex":0.000030193825,"about_ca_system_score_gemma":0.000061492785,"threshold_uncertainty_score":0.8576182},"labels":[],"label_agreement":null},{"id":"W4387377482","doi":"10.1145/3624749","title":"A Partitioned CAM Architecture with FPGA Acceleration for Binary Descriptor Matching","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Image and Video Retrieval Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Matching (statistics); Binary number; Field-programmable gate array; Scalability; Hamming distance; Local binary patterns; Image (mathematics); Pattern recognition (psychology); Artificial intelligence; Histogram; Algorithm; Computer hardware; Mathematics; Arithmetic","score_opus":0.03125685351193961,"score_gpt":0.27246380771205636,"score_spread":0.24120695420011676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4387377482","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024649322,0.0001976396,0.9694233,0.0028178997,0.00020147215,0.00073559454,0.000017331435,0.0018305741,0.00012690065],"genre_scores_gemma":[0.963884,0.00014785308,0.033997767,0.00010130221,0.000022473429,0.00090548326,0.000010538447,0.00002126836,0.00090934604],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99889535,0.0000379184,0.00023056491,0.0004247728,0.00010770174,0.00030369931],"domain_scores_gemma":[0.9990441,0.0001414543,0.000085494336,0.00058589823,0.000092327326,0.000050693965],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023030849,0.00017106907,0.00022871474,0.0006878205,0.00052181934,0.00012151004,0.0004121284,0.0001994915,0.0000052248924],"category_scores_gemma":[0.000022671082,0.00014083374,0.000041778327,0.0011080204,0.00007246341,0.0004305444,0.000007412552,0.0002677197,0.00001348405],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004346086,0.00029270176,0.00018927253,0.0005870343,0.00034617478,0.00008242553,0.0021654465,0.010874763,0.10014691,0.04819697,0.0016149535,0.83506876],"study_design_scores_gemma":[0.003108699,0.004853577,0.00029946258,0.0010889763,0.00008906547,0.0009442195,0.004029013,0.021776812,0.5282901,0.3916043,0.042298246,0.0016175564],"about_ca_topic_score_codex":0.000012797793,"about_ca_topic_score_gemma":0.000014176665,"teacher_disagreement_score":0.9392347,"about_ca_system_score_codex":0.00003210201,"about_ca_system_score_gemma":0.000036565914,"threshold_uncertainty_score":0.5743033},"labels":[],"label_agreement":null},{"id":"W4388455116","doi":"10.1145/3631610","title":"HyBNN: Quantifying and Optimizing Hardware Efficiency of Binary Neural Networks","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Fundamental Research Funds for the Central Universities; National Natural Science Foundation of China; Xidian University; China Association for Science and Technology","keywords":"Computer science; Floating point; Quantization (signal processing); Overhead (engineering); Computer hardware; Binary number; Hardware acceleration; Deep learning; Artificial neural network; Computer engineering; Inference; Edge device; Algorithm; Artificial intelligence; Field-programmable gate array; Arithmetic; Mathematics","score_opus":0.03841834910659853,"score_gpt":0.2736909359617335,"score_spread":0.23527258685513497,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4388455116","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13767996,0.0019916454,0.8556654,0.0024067024,0.0004920172,0.0004783914,0.000007662253,0.0011250209,0.00015324139],"genre_scores_gemma":[0.99520963,0.00076871633,0.00364679,0.000024975287,0.000011415393,0.00012895366,0.0000020399782,0.000013669217,0.00019378746],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869925,0.000049616352,0.0003386911,0.00048071385,0.00010055671,0.00033118547],"domain_scores_gemma":[0.9986765,0.0003086373,0.00013066798,0.0007667758,0.00005626163,0.000061185194],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021387478,0.00016563702,0.0002850331,0.0006277717,0.00045331565,0.00004886191,0.00057721796,0.00019817887,0.0000029210937],"category_scores_gemma":[0.000020878531,0.00015926035,0.000039905415,0.0019433636,0.00017862902,0.00024590382,0.00002623546,0.00034841584,0.000007161391],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030465715,0.00011993745,0.00068627985,0.00021956679,0.00009672726,0.00004713646,0.0003494122,0.694713,0.014803687,0.03597384,0.00020569816,0.25275427],"study_design_scores_gemma":[0.00028777006,0.00018790156,0.00021323015,0.00011237267,0.000014542677,0.00017909778,0.00042370206,0.9938106,0.0029914544,0.0011221787,0.00043786637,0.00021929685],"about_ca_topic_score_codex":0.000011843109,"about_ca_topic_score_gemma":0.000003357324,"teacher_disagreement_score":0.8575297,"about_ca_system_score_codex":0.00001428913,"about_ca_system_score_gemma":0.000012525928,"threshold_uncertainty_score":0.6494448},"labels":[],"label_agreement":null},{"id":"W4389299466","doi":"10.1145/3634919","title":"High Throughput FPGA-Based Object Detection via Algorithm-Hardware Co-Design","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Vector Institute; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Defense Advanced Research Projects Agency; VMware; National Science Foundation","keywords":"Computer science; Field-programmable gate array; Throughput; Computer hardware; Object detection; Embedded system; Object (grammar); Parallel computing; Algorithm; Computer architecture; Artificial intelligence; Pattern recognition (psychology); Operating system","score_opus":0.02606879315728383,"score_gpt":0.2613096891591751,"score_spread":0.23524089600189124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389299466","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014828246,0.00019668527,0.9915394,0.002072151,0.00068211224,0.00080146076,0.000021069287,0.0031071366,0.00009716997],"genre_scores_gemma":[0.9695385,0.00020531235,0.02823592,0.00012462797,0.000043872755,0.0010641889,0.000010537376,0.00003518193,0.00074183027],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998076,0.00012871074,0.00038294468,0.0007531333,0.00019186489,0.00046730047],"domain_scores_gemma":[0.9977831,0.00056692737,0.00014726387,0.0013220861,0.000095693686,0.000084902735],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00032686576,0.000265877,0.00033811954,0.00086352497,0.00077658467,0.000091429465,0.00084084575,0.00037028652,0.000015894197],"category_scores_gemma":[0.0000305612,0.00026258992,0.0000702761,0.00264764,0.00014461574,0.0003172214,0.000009532155,0.0004994867,0.0003160126],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019211768,0.00007820646,0.000010454114,0.000041112457,0.00007289662,0.00002754403,0.00004607347,0.05386362,0.007794631,0.00260195,0.000281675,0.9351626],"study_design_scores_gemma":[0.0013419152,0.000814661,0.00014623036,0.00013358897,0.00004913349,0.00036194024,0.00021464839,0.5566568,0.38868192,0.03922406,0.011515607,0.0008594817],"about_ca_topic_score_codex":0.000048005477,"about_ca_topic_score_gemma":0.000012019706,"teacher_disagreement_score":0.9680557,"about_ca_system_score_codex":0.00008344304,"about_ca_system_score_gemma":0.000048092683,"threshold_uncertainty_score":0.99998266},"labels":[],"label_agreement":null},{"id":"W4390490815","doi":"10.1145/3639055","title":"Evaluating the Impact of Using Multiple-Metal Layers on the Layout Area of Switch Blocks for Tile-Based FPGAs in FinFET 7nm","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Tile; Field-programmable gate array; Computer science; Parallel computing; Computer architecture; Materials science; Embedded system; Composite material","score_opus":0.08032565914206566,"score_gpt":0.33076737371923914,"score_spread":0.25044171457717346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390490815","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92347354,0.0009658765,0.07354131,0.0001822993,0.00018126646,0.000996275,0.00010946987,0.0003196974,0.00023028674],"genre_scores_gemma":[0.99931955,0.00003920117,0.00028900197,0.0000050575695,0.000008773943,0.00026888572,0.000002450578,0.000026587013,0.000040459774],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99905676,0.000054190015,0.0003933872,0.00018545878,0.00009672577,0.00021348422],"domain_scores_gemma":[0.99854165,0.0008858006,0.000061206316,0.0004444066,0.000049311348,0.000017650751],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006889818,0.00017867901,0.00031056284,0.00053106976,0.00010456306,0.000022540307,0.00024076803,0.00026112038,0.000027024387],"category_scores_gemma":[0.000077976365,0.000109478664,0.00013876133,0.0005178342,0.00010014389,0.00004903173,0.0000017693219,0.00038797583,0.0000010331471],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000803116,0.00007647943,0.00047594652,0.0004057256,0.00032058873,0.0000030400938,0.0003067364,0.7992254,0.16051757,0.00045503327,0.00007890054,0.038054254],"study_design_scores_gemma":[0.0003171213,0.00044404026,0.000047684258,0.00059866474,0.000054450375,0.000021361879,0.00040503877,0.9007335,0.09655027,0.00067500334,0.000030811552,0.00012205248],"about_ca_topic_score_codex":0.00017948194,"about_ca_topic_score_gemma":0.000026290318,"teacher_disagreement_score":0.10150808,"about_ca_system_score_codex":0.00007115125,"about_ca_system_score_gemma":0.000053644846,"threshold_uncertainty_score":0.44644102},"labels":[],"label_agreement":null},{"id":"W4392849806","doi":"10.1145/3650036","title":"Designing an IEEE-Compliant FPU that Supports Configurable Precision for Soft Processors","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Field-programmable gate array; Single-precision floating-point format; Scalability; Lookup table; Latency (audio); Floating point; Parallel computing; Embedded system; Computer hardware; Algorithm; Operating system","score_opus":0.048089707626656666,"score_gpt":0.30750307460928855,"score_spread":0.2594133669826319,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4392849806","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0020994104,0.0016784337,0.990088,0.0017560527,0.0018947688,0.00084647274,0.00002547946,0.0012040223,0.0004073814],"genre_scores_gemma":[0.85428864,0.00018629876,0.1417605,0.000093917035,0.000058393583,0.000784739,0.00000460952,0.000045805595,0.0027771345],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978055,0.00011219381,0.00042080486,0.00093435246,0.00019702913,0.0005301551],"domain_scores_gemma":[0.99812335,0.0006594071,0.00009782922,0.0008563391,0.00010809614,0.00015498362],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008996158,0.00029416688,0.00044779584,0.0006822021,0.00053646386,0.00046361983,0.00084824266,0.00037111656,0.000031176805],"category_scores_gemma":[0.0000518872,0.00024328275,0.00009840638,0.0008715969,0.0001228182,0.00073333323,0.0000066097496,0.00044306787,0.00003057547],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002884648,0.00012341942,0.00001788567,0.00035192916,0.000102545215,0.000041783114,0.00026956256,0.000658692,0.011679003,0.011327715,0.00025108474,0.97514755],"study_design_scores_gemma":[0.0011285596,0.0025803405,0.000031488387,0.001548313,0.0001292843,0.001509856,0.0016702036,0.46673396,0.31383082,0.15690751,0.052525356,0.0014043157],"about_ca_topic_score_codex":0.00003325801,"about_ca_topic_score_gemma":0.0000037831317,"teacher_disagreement_score":0.9737432,"about_ca_system_score_codex":0.00004500408,"about_ca_system_score_gemma":0.000104478575,"threshold_uncertainty_score":0.99207824},"labels":[],"label_agreement":null},{"id":"W4396560422","doi":"10.1145/3663480","title":"DyRecMul: Fast and Low-Cost Approximate Multiplier for FPGAs using Dynamic Reconfiguration","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Institut National de la Recherche Scientifique","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Lookup table; Field-programmable gate array; Control reconfiguration; Multiplier (economics); Computation; Computer hardware; Digital signal processing; Parallel computing; Reconfigurable computing; Algorithm; Embedded system","score_opus":0.015553946343726152,"score_gpt":0.24048176955932685,"score_spread":0.2249278232156007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4396560422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25695124,0.0044530123,0.73123205,0.0002994916,0.0023546976,0.001873271,0.00016620975,0.0021085406,0.0005614615],"genre_scores_gemma":[0.9963241,0.0006955726,0.0016704615,0.0000103341345,0.000029493398,0.0005801799,0.000016812435,0.00008078579,0.0005922573],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986243,0.000023327255,0.00041282864,0.00045108178,0.00008492437,0.00040351268],"domain_scores_gemma":[0.9992504,0.00015993837,0.000040098203,0.00042610912,0.000052144853,0.0000712825],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027358375,0.00030424492,0.00035350915,0.0008802409,0.00029206485,0.00016624112,0.00016946699,0.00047844008,0.00002737165],"category_scores_gemma":[0.000015911673,0.00029630636,0.00005642919,0.0004934449,0.00011401885,0.00037489829,0.0000024865412,0.0004190782,0.000028946568],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009131683,0.00007873931,0.00007033512,0.00435039,0.0006415457,0.000024554021,0.00081484625,0.12284509,0.1340369,0.0019507783,0.00024277047,0.73485273],"study_design_scores_gemma":[0.0005212003,0.000076040415,0.000016150663,0.00058205874,0.00007924809,0.00024367645,0.00048200754,0.9669644,0.027415268,0.0005454575,0.0026996075,0.00037484805],"about_ca_topic_score_codex":0.000014915562,"about_ca_topic_score_gemma":0.000022643653,"teacher_disagreement_score":0.84411937,"about_ca_system_score_codex":0.00012956088,"about_ca_system_score_gemma":0.000028035534,"threshold_uncertainty_score":0.9999489},"labels":[],"label_agreement":null},{"id":"W4400227515","doi":"10.1145/3674843","title":"SQL2FPGA: Automated Acceleration of SQL Query Processing on Modern CPU-FPGA Platforms","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Database Systems and Queries","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"National Alliance for Accessible Golf","keywords":"Computer science; SQL; Field-programmable gate array; Acceleration; SQL/PSM; Central processing unit; Database; Operating system; Query by Example; Embedded system; Web search query; World Wide Web; Search engine","score_opus":0.023347255661126005,"score_gpt":0.2686226609111317,"score_spread":0.24527540525000568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4400227515","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030798731,0.002607034,0.9612232,0.0006731728,0.0008043976,0.00042873604,0.000049456725,0.0024969487,0.0009183327],"genre_scores_gemma":[0.99521965,0.00015619236,0.0037361947,0.000028389057,0.00002146118,0.00015550482,0.000008222871,0.000019365905,0.00065504806],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849296,0.000028355777,0.00048689844,0.0005379107,0.00018037377,0.00027350732],"domain_scores_gemma":[0.9988596,0.00012105278,0.00012531395,0.00075067667,0.000091990085,0.000051353254],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028676062,0.00022362618,0.00035119927,0.0007933481,0.0003087326,0.00011795518,0.0003676943,0.00029969902,0.000008777097],"category_scores_gemma":[0.000024460967,0.00018088547,0.000054660264,0.0008691742,0.00011437547,0.00096338306,0.0000093720955,0.00037167204,0.00002603769],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000055806773,0.00016773805,0.000031354382,0.0013989928,0.0001758462,0.00005987202,0.0009800551,0.010548901,0.014611154,0.23704597,0.00028857702,0.7346357],"study_design_scores_gemma":[0.0006127265,0.0007202947,0.000057321093,0.0026863718,0.000040073915,0.0005889594,0.0009840834,0.87319404,0.09701093,0.013501989,0.0099501405,0.0006530526],"about_ca_topic_score_codex":0.000047750236,"about_ca_topic_score_gemma":0.000020284187,"teacher_disagreement_score":0.9644209,"about_ca_system_score_codex":0.000060741288,"about_ca_system_score_gemma":0.00009908171,"threshold_uncertainty_score":0.73762953},"labels":[],"label_agreement":null},{"id":"W4401335869","doi":"10.1145/3676849","title":"PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; High-level synthesis; Scalability; Embedded system; Task (project management); Computer architecture; FIFO (computing and electronics); Parallel computing; Computer hardware; Operating system","score_opus":0.029559222490131792,"score_gpt":0.27636824371404184,"score_spread":0.24680902122391005,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401335869","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001995524,0.0012934416,0.9898678,0.0014924073,0.00039797564,0.0012526485,0.000010137573,0.0034416916,0.000248378],"genre_scores_gemma":[0.79883635,0.0002871546,0.19733518,0.00005586752,0.000021831998,0.0010918106,0.000014147722,0.000030468966,0.0023271544],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983068,0.00005401285,0.00039539268,0.0007101908,0.00013499653,0.00039857003],"domain_scores_gemma":[0.9989869,0.00015536573,0.00009296531,0.00057911215,0.0001038794,0.00008180097],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00049541675,0.0002502043,0.00031020644,0.0007035117,0.0004611294,0.0004726408,0.00043129278,0.00035033422,0.000002529548],"category_scores_gemma":[0.000025408677,0.00022700301,0.00006641994,0.0005135028,0.00010692868,0.0003497923,0.000012557936,0.00032173147,0.0000131402685],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019701874,0.00018387738,0.000040784216,0.00033928652,0.00010452126,0.000012935935,0.00036318676,0.00808206,0.00021431068,0.014364962,0.00019391136,0.9760805],"study_design_scores_gemma":[0.0005173467,0.0008078927,0.000014590417,0.00038835398,0.00002778837,0.00015458502,0.000110577574,0.97641003,0.001579159,0.005250406,0.0144201275,0.00031913325],"about_ca_topic_score_codex":0.000023505667,"about_ca_topic_score_gemma":0.000008681521,"teacher_disagreement_score":0.97576135,"about_ca_system_score_codex":0.00005106828,"about_ca_system_score_gemma":0.000059999697,"threshold_uncertainty_score":0.9256914},"labels":[],"label_agreement":null},{"id":"W4410344137","doi":"10.1145/3734798","title":"VTR 9: Open-Source CAD for Fabric and Beyond FPGA Architecture Exploration","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Waterloo; Cerebral Diagnostics (Canada); University of Toronto","funders":"Google","keywords":"Computer science; Field-programmable gate array; CAD; Architecture; Computer architecture; Embedded system; Open source; Computer hardware; Operating system; Engineering drawing; Software","score_opus":0.01694436650770665,"score_gpt":0.24345839648382095,"score_spread":0.2265140299761143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410344137","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006940453,0.0025189542,0.98203,0.0012991478,0.00032354417,0.0011894121,0.000039939725,0.0011400759,0.0045185043],"genre_scores_gemma":[0.9936242,0.0006149078,0.0019189515,0.00007445771,0.0000132884015,0.0010524503,0.000007788572,0.00002840157,0.0026655395],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991755,0.000025372796,0.00025576132,0.00028129813,0.00004339011,0.0002187141],"domain_scores_gemma":[0.9993673,0.00013297393,0.000032940497,0.0003894826,0.00003984799,0.000037429505],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018806678,0.0001866473,0.00029622836,0.000651335,0.00027612655,0.000105510866,0.00028022,0.00038946263,0.00000818761],"category_scores_gemma":[0.000021329139,0.00018091459,0.00003185412,0.0004243588,0.000079019606,0.00017595846,0.000005547595,0.00030954022,0.0000029749249],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005134399,0.000051160157,0.0000473622,0.00054609805,0.0002226744,0.0000025620907,0.00027871208,0.004923646,0.0140740005,0.012538579,0.001839504,0.96542436],"study_design_scores_gemma":[0.004204467,0.0013449208,0.00010219749,0.0012275754,0.00039532885,0.00037268217,0.005995119,0.042792466,0.41186586,0.22011915,0.30973193,0.0018483124],"about_ca_topic_score_codex":0.000028398781,"about_ca_topic_score_gemma":0.000032657856,"teacher_disagreement_score":0.9866838,"about_ca_system_score_codex":0.000032734686,"about_ca_system_score_gemma":0.000016058197,"threshold_uncertainty_score":0.7377483},"labels":[],"label_agreement":null},{"id":"W4415220943","doi":"10.1145/3787490","title":"wa-hls4ml: A Benchmark and Surrogate Models for hls4ml Resource and Latency Estimation","year":2025,"lang":"en","type":"report","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Semantic Web and Ontologies","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"Canada Research Chairs; Alfred P. Sloan Foundation; Office of the President, University of California; U.S. Department of Energy","keywords":"Benchmark (surveying); Latency (audio); Limiting; Field-programmable gate array; Resource (disambiguation); Percentile; Surrogate model","score_opus":0.03832620855967011,"score_gpt":0.27706365234010605,"score_spread":0.23873744378043593,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415220943","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0052594882,0.025351001,0.94365805,0.00521035,0.0020033575,0.0022199056,0.00015154966,0.0012049759,0.014941333],"genre_scores_gemma":[0.9422247,0.014613498,0.021855189,0.00011199128,0.000059462152,0.0012387229,0.000058350037,0.00005384144,0.019784234],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99769044,0.00007696115,0.0006190278,0.0009680801,0.00022810313,0.00041737163],"domain_scores_gemma":[0.9976712,0.0006573741,0.00028665655,0.0010666259,0.00024052926,0.00007761979],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00087328494,0.00040108454,0.00081180054,0.0011246756,0.0005513007,0.00022513563,0.0006328656,0.0011203955,0.0000036350289],"category_scores_gemma":[0.00020323019,0.00036473238,0.00008486855,0.00048412985,0.00023029414,0.00031168116,0.000029889003,0.0005608706,0.0000016235247],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000080926526,0.00014464167,0.00021139823,0.004008446,0.00072981254,0.00004802924,0.00051404315,0.003795929,0.00011121379,0.050896965,0.003929026,0.9355296],"study_design_scores_gemma":[0.0024284367,0.0011295466,0.0002772753,0.004238855,0.0006613218,0.0024134642,0.0014270755,0.74859774,0.0012671843,0.15503968,0.080686934,0.0018324726],"about_ca_topic_score_codex":0.00035826684,"about_ca_topic_score_gemma":0.00011303303,"teacher_disagreement_score":0.9369652,"about_ca_system_score_codex":0.00007202897,"about_ca_system_score_gemma":0.0002546011,"threshold_uncertainty_score":0.9998805},"labels":[],"label_agreement":null},{"id":"W4415382450","doi":"10.1145/3772082","title":"MAD-HiSpMV: Matrix Adaptive Design with Hybrid Row Distribution for Imbalanced SpMV Acceleration on FPGAs","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Speedup; Kernel (algebra); Multiplication (music); Benchmark (surveying); Matrix multiplication; Bottleneck; CUDA; Sparse matrix; Performance improvement","score_opus":0.025410174397121586,"score_gpt":0.25433817854651447,"score_spread":0.22892800414939288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415382450","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006401942,0.00024310652,0.9892143,0.0019092634,0.00033834286,0.00083955424,0.00003917675,0.00054479355,0.00046952596],"genre_scores_gemma":[0.99571353,0.00003606014,0.0027762714,0.000077451085,0.000016572836,0.00044608716,0.000013226954,0.000010057899,0.00091071497],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99865234,0.000072554096,0.00029594917,0.0005417144,0.00010958112,0.00032789123],"domain_scores_gemma":[0.99871194,0.0003680888,0.00012779674,0.00059575494,0.0001523967,0.000043998505],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032668727,0.00021174132,0.00029717866,0.00040854135,0.0006212656,0.00014237963,0.00047973363,0.00019465787,0.0000033271256],"category_scores_gemma":[0.000060470178,0.00018414868,0.00004890145,0.00072054705,0.000078368066,0.00026731176,0.000004350241,0.00029238896,0.0000101803125],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012784997,0.0003859118,0.00038676691,0.00022863303,0.0003727536,0.000033236374,0.00012046315,0.040876713,0.0056364997,0.225907,0.001027784,0.7248964],"study_design_scores_gemma":[0.0056635076,0.0054403315,0.00082412787,0.0021502387,0.00024066164,0.0006028176,0.0010934325,0.69634414,0.22517599,0.055083744,0.005833811,0.0015471891],"about_ca_topic_score_codex":0.00002686782,"about_ca_topic_score_gemma":0.000009685439,"teacher_disagreement_score":0.98931164,"about_ca_system_score_codex":0.00010231368,"about_ca_system_score_gemma":0.00009547346,"threshold_uncertainty_score":0.7509365},"labels":[],"label_agreement":null},{"id":"W4415406059","doi":"10.1145/3771938","title":"PoCo: Extending Task-Parallel HLS Programming with Shared Multi- <i>P</i> r <i>o</i> ducer Multi- <i>Co</i> nsumer Buffer Support","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Dataflow; Scalability; Abstraction; Task (project management); Routing (electronic design automation); Field-programmable gate array; Reduction (mathematics); Design flow","score_opus":0.021797602499628817,"score_gpt":0.2780463524000699,"score_spread":0.2562487499004411,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415406059","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009319921,0.0011492749,0.9913284,0.0013171103,0.00044788432,0.0010565609,0.000015698584,0.0024478156,0.001305259],"genre_scores_gemma":[0.7054585,0.00036260957,0.28409126,0.000547899,0.000015092884,0.0008633832,0.000015159681,0.00004407751,0.008602015],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997421,0.00012415077,0.00060451566,0.000995931,0.00020587191,0.0006484983],"domain_scores_gemma":[0.9979901,0.00015237731,0.00021738128,0.0013261578,0.0001976299,0.00011638365],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000477075,0.00042752238,0.000557812,0.0011106019,0.0007743344,0.00031009855,0.0012133615,0.0004804121,0.000017728524],"category_scores_gemma":[0.000035737543,0.00037506197,0.00009760709,0.0014501786,0.00020005918,0.0004794135,0.00002867353,0.0006593877,0.00003929971],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004194081,0.0035008225,0.008232849,0.0012752732,0.0022283925,0.00039765268,0.0016364562,0.045405332,0.010260364,0.038898736,0.0076497835,0.88009495],"study_design_scores_gemma":[0.021691475,0.0035664237,0.0020452645,0.0048996997,0.00071418576,0.0035757544,0.002303056,0.57290834,0.10345977,0.0030582577,0.2749316,0.0068461406],"about_ca_topic_score_codex":0.00007517343,"about_ca_topic_score_gemma":0.00001908032,"teacher_disagreement_score":0.8732488,"about_ca_system_score_codex":0.000073596806,"about_ca_system_score_gemma":0.00011574546,"threshold_uncertainty_score":0.9998701},"labels":[],"label_agreement":null},{"id":"W4415477479","doi":"10.1145/3772724","title":"OpenDRAM: A Modular, High-performance Soft Memory Controller for DDR4 DRAM","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; McMaster University","funders":"","keywords":"Memory controller; Dram; Controller (irrigation); Field-programmable gate array; Open source; Registered memory; Interface (matter)","score_opus":0.013350483180256141,"score_gpt":0.247049703298821,"score_spread":0.23369922011856487,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415477479","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005515833,0.0007217107,0.9863401,0.0027629938,0.00066788605,0.00086709054,0.000007685792,0.001274994,0.0018417],"genre_scores_gemma":[0.96227026,0.00016104868,0.030096995,0.00026309415,0.00001196713,0.0005703506,0.000002353537,0.000011314776,0.006612603],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99858874,0.00005452172,0.0003973283,0.0005248358,0.00009391466,0.0003406428],"domain_scores_gemma":[0.99863154,0.0002255155,0.0001170978,0.00082214776,0.00015904813,0.00004465981],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044344758,0.00020599389,0.00039681236,0.0007883601,0.0005665481,0.00014532264,0.00095184497,0.000348317,0.000005496147],"category_scores_gemma":[0.000052967604,0.0001931901,0.000059335915,0.0007371398,0.000102648046,0.00024931898,0.000015137079,0.00028848936,0.000011213117],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013704179,0.00028408205,0.000102407765,0.00034205124,0.00037022994,0.0000057472266,0.00014829812,0.13454124,0.0013285876,0.14657933,0.0021160075,0.714045],"study_design_scores_gemma":[0.002084172,0.00043030886,0.0000766717,0.00030257812,0.000041761643,0.00006218751,0.000101037105,0.94142866,0.026203347,0.018964728,0.009886899,0.0004176271],"about_ca_topic_score_codex":0.000038744034,"about_ca_topic_score_gemma":0.000002501069,"teacher_disagreement_score":0.95675445,"about_ca_system_score_codex":0.000047036516,"about_ca_system_score_gemma":0.00007450169,"threshold_uncertainty_score":0.7878064},"labels":[],"label_agreement":null},{"id":"W4415702056","doi":"10.1145/3774327","title":"HiSpMM: High Performance High Bandwidth Sparse-Dense Matrix Multiplication on HBM-equipped FPGAs","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Scalability; Bottleneck; Field-programmable gate array; Workload; Speedup; Matrix multiplication; Design space exploration; Bandwidth (computing); Robustness (evolution)","score_opus":0.013608908343037511,"score_gpt":0.25046420109222134,"score_spread":0.23685529274918382,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415702056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11699878,0.00040493277,0.8719212,0.0048023467,0.0008997953,0.00062962016,0.0000086748105,0.002338581,0.0019960657],"genre_scores_gemma":[0.98011166,0.000494672,0.013394185,0.0001646903,0.000016827358,0.00022412224,0.0000052554637,0.000014967509,0.005573611],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982236,0.00010459998,0.00047163485,0.0006800519,0.00016090348,0.0003592224],"domain_scores_gemma":[0.99803853,0.00020894356,0.00017270466,0.0013756872,0.00014467882,0.000059474733],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00038263944,0.0002697624,0.0003748111,0.0011714805,0.0006102394,0.00013770051,0.00096313935,0.0004307358,0.000014316118],"category_scores_gemma":[0.000044693585,0.00025690458,0.000052731615,0.0012027684,0.00011619596,0.00023979406,0.000018663019,0.00047367404,0.000071269795],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024277762,0.000721773,0.0009282569,0.00041683688,0.00034433164,0.000021725014,0.0002500946,0.17470652,0.00387626,0.34162635,0.003259505,0.47360557],"study_design_scores_gemma":[0.0037935425,0.0017612869,0.002618948,0.0015244712,0.00011702037,0.00024166354,0.0002284386,0.7738869,0.17243828,0.026994819,0.014836899,0.001557732],"about_ca_topic_score_codex":0.00009772684,"about_ca_topic_score_gemma":0.0000054941015,"teacher_disagreement_score":0.86311287,"about_ca_system_score_codex":0.000099879544,"about_ca_system_score_gemma":0.00006707589,"threshold_uncertainty_score":0.9999883},"labels":[],"label_agreement":null},{"id":"W4417327756","doi":"10.1145/3778036","title":"Corrigendum: VTR 9: Open-Source CAD for Fabric and Beyond FPGA Architecture Exploration","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Waterloo; Cerebral Diagnostics (Canada); University of Toronto","funders":"","keywords":"CAD; Field-programmable gate array; Architecture; Reconfigurable computing; FPGA prototype","score_opus":0.02288544452266987,"score_gpt":0.2453232970090476,"score_spread":0.2224378524863777,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4417327756","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005012038,0.0025811514,0.98364466,0.0011440134,0.00062604895,0.0012941039,0.000052554216,0.0011737096,0.004471698],"genre_scores_gemma":[0.9905435,0.00063774205,0.0017386676,0.00008096292,0.000015544098,0.0011272561,0.000010900118,0.000033190645,0.005812256],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991025,0.00002768176,0.00027785444,0.00030424984,0.000048076687,0.00023964983],"domain_scores_gemma":[0.99937475,0.000084863845,0.00003860797,0.00041401378,0.00004495168,0.000042801512],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019026212,0.00020412685,0.00031936634,0.0006704743,0.00030787598,0.000109024535,0.00030312553,0.0004182085,0.000010822016],"category_scores_gemma":[0.000020414898,0.00019849834,0.000034765526,0.00044927103,0.000085095475,0.00017892422,0.000006009931,0.00033560372,0.0000036434712],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006375822,0.00006284648,0.000062485444,0.00058372295,0.00026146192,0.0000036956574,0.0003462792,0.0036853317,0.014647915,0.013277263,0.0047609033,0.96224433],"study_design_scores_gemma":[0.0039808224,0.0013820726,0.00010740745,0.001138038,0.0004148114,0.00042128577,0.0064736605,0.045582794,0.35499713,0.1723255,0.41127235,0.0019041302],"about_ca_topic_score_codex":0.000036805992,"about_ca_topic_score_gemma":0.00004286818,"teacher_disagreement_score":0.98553145,"about_ca_system_score_codex":0.000037962214,"about_ca_system_score_gemma":0.000019636467,"threshold_uncertainty_score":0.8094527},"labels":[],"label_agreement":null}]}