{"meta":{"query_hash":"f16742ec078a","filters":{"venue":"ACM Transactions on Reconfigurable Technology and Systems"},"cohort_total":90,"direct_labels_cover":0,"predictions_cover":90,"exported":90,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/f16742ec078a","api":"https://metacan.xera.ac/api/v1/cohort?venue=ACM+Transactions+on+Reconfigurable+Technology+and+Systems"},"results":[{"id":"W1884563702","doi":"10.1145/2629547","title":"The Effect of Compiler Optimizations on High-Level Synthesis-Generated Hardware","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Compiler; Computer science; Undo; Field-programmable gate array; Optimizing compiler; High-level synthesis; Parallel computing; Interprocedural optimization; Profiling (computer programming); Embedded system; Loop optimization; Computer hardware; Operating system","score_opus":0.035985304868476904,"score_gpt":0.25352660069489064,"score_spread":0.21754129582641374,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1884563702","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9611906,0.0006475873,0.03279748,0.00011959494,0.000060074428,0.000061191684,0.0002871539,0.0020475243,0.0027888585],"genre_scores_gemma":[0.9779675,0.00009741062,0.021030687,0.000049355982,0.000008828456,0.000025334906,0.00022697213,0.0002762207,0.00031761956],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984194,0.00040963298,0.00013662399,0.00018196243,0.0005419489,0.0003104281],"domain_scores_gemma":[0.99100983,0.0060509397,0.00092867203,0.00097589626,0.0009419557,0.000092738206],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013600943,0.0010324627,0.0003921795,0.0007059493,0.00030860305,0.00078124844,0.0005116023,0.0003856937,0.0013361921],"category_scores_gemma":[0.008627384,0.00031441456,0.00040950577,0.0006630708,0.00043087307,0.000843483,0.00032180603,0.0005809964,0.00022151839],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011346341,0.00027107724,0.013636888,0.00035841178,0.00021658567,0.00022674314,0.00011308342,0.76181006,0.13392185,0.0011873649,0.0010170009,0.0861064],"study_design_scores_gemma":[0.00007491962,0.0014838438,0.009053603,0.000027681772,0.0001510645,0.00011381468,0.00007452683,0.7141032,0.27263203,0.0007636119,0.0014819882,0.00003967205],"about_ca_topic_score_codex":0.0017277958,"about_ca_topic_score_gemma":0.00335672,"teacher_disagreement_score":0.0017277958,"about_ca_system_score_codex":0.00077540433,"about_ca_system_score_gemma":0.0008275447,"threshold_uncertainty_score":0.0071929097},"labels":[],"label_agreement":null},{"id":"W1965195759","doi":"10.1145/1391732.1391733","title":"On the trade-off between power and flexibility of FPGA clock networks","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Clock network; Field-programmable gate array; Computer science; Flexibility (engineering); CPU multiplier; Digital clock manager; Clock gating; Clock domain crossing; Embedded system; Clock rate; Clock skew; Synchronous circuit; Clock drift; Clock signal; Telecommunications","score_opus":0.02241358689475075,"score_gpt":0.22132394189350213,"score_spread":0.19891035499875137,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1965195759","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.74224496,0.002820526,0.23475981,0.0006879536,0.000042351043,0.00008129783,0.00015438613,0.00037619745,0.018832553],"genre_scores_gemma":[0.97342616,0.00056850957,0.024985222,0.000048188445,0.000024314399,0.000019495328,0.000056418812,0.00008630864,0.0007853393],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981055,0.0006863473,0.00012454692,0.0002203229,0.00063023873,0.00023298204],"domain_scores_gemma":[0.9868138,0.010592065,0.0009500113,0.0011251117,0.00039949376,0.0001194794],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019425693,0.00062487455,0.0002879416,0.0009199791,0.00044742948,0.0012077073,0.00082064886,0.00045715945,0.0022777054],"category_scores_gemma":[0.011681971,0.0003102376,0.00039347372,0.0012917799,0.00066356605,0.0026817967,0.0005545415,0.0005551129,0.00022846225],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005990957,0.000097550335,0.0069345143,0.00017413743,0.000077120625,0.00029184538,0.00012005454,0.8239364,0.020641742,0.014448209,0.0004628522,0.13221642],"study_design_scores_gemma":[0.000096815165,0.0013649138,0.015436453,0.00009783651,0.00016243901,0.0009784133,0.00027797106,0.92335457,0.035868913,0.017071549,0.0052188807,0.00007125705],"about_ca_topic_score_codex":0.0013880526,"about_ca_topic_score_gemma":0.0040975544,"teacher_disagreement_score":0.0022777054,"about_ca_system_score_codex":0.00093286746,"about_ca_system_score_gemma":0.0004499815,"threshold_uncertainty_score":0.010273457},"labels":[],"label_agreement":null},{"id":"W1967476488","doi":"10.1145/2457443.2457444","title":"Self-Alignment Schemes for the Implementation of Addition-Related Floating-Point Operators","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Fonds Québécois de la Recherche sur la Nature et les Technologies","keywords":"Computer science; Field-programmable gate array; Floating point; Realization (probability); Point (geometry); Operator (biology); Computer hardware; Computer engineering; Parallel computing; Algorithm","score_opus":0.013986248498565045,"score_gpt":0.2729182783595705,"score_spread":0.25893202986100544,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967476488","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047376867,0.0007012917,0.9433651,0.000106837426,0.00023672286,0.00009633647,0.000079890495,0.0018942968,0.0061427415],"genre_scores_gemma":[0.42637998,0.0005275252,0.5671507,0.00015745952,0.00015110523,0.00011090849,0.00023125579,0.00013546483,0.00515559],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99958044,0.00006727756,0.000056655652,0.000054308723,0.00020275882,0.000038597605],"domain_scores_gemma":[0.99925476,0.00019223828,0.00014008765,0.00021376833,0.00017874151,0.000020290501],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004295779,0.00049590616,0.00021376483,0.00075177866,0.0004190311,0.0006473514,0.0008275917,0.0002434946,0.0030050743],"category_scores_gemma":[0.0012785632,0.0001768635,0.00029234143,0.00073079794,0.00043005767,0.001083261,0.0005332398,0.0006110208,0.00078700343],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006602938,0.00013701849,0.00101569,0.00046801232,0.00006193897,0.00028129737,0.00047207339,0.019585205,0.21706764,0.1811311,0.005247516,0.57387215],"study_design_scores_gemma":[0.0001586382,0.0018232643,0.0013012922,0.00015920366,0.00012818152,0.0012770287,0.00019148836,0.26520848,0.58957356,0.049190234,0.09087576,0.00011293655],"about_ca_topic_score_codex":0.00030706782,"about_ca_topic_score_gemma":0.0006504181,"teacher_disagreement_score":0.0030050743,"about_ca_system_score_codex":0.00032853914,"about_ca_system_score_gemma":0.0005375865,"threshold_uncertainty_score":0.010053039},"labels":[],"label_agreement":null},{"id":"W1982516565","doi":"10.1145/1862648.1862652","title":"MPI as a Programming Model for High-Performance Reconfigurable Computers","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"High Performance Research Computing, Texas A and M University","keywords":"Computer science; Software portability; Computer architecture; Programming paradigm; Usability; x86; Supercomputer; Field-programmable gate array; Software; Parallel computing; Embedded system; Programming language; Operating system","score_opus":0.01819585152449419,"score_gpt":0.2485739064517128,"score_spread":0.2303780549272186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1982516565","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004176176,0.00041719584,0.9731799,0.0006989952,0.00016044668,0.00011732968,0.00020777804,0.011723719,0.009318518],"genre_scores_gemma":[0.107729845,0.0013454446,0.87140644,0.0005325213,0.00026591055,0.0009546843,0.0009438061,0.003164993,0.013656297],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99833244,0.0004975825,0.00013700871,0.00016056377,0.0007021449,0.00017031931],"domain_scores_gemma":[0.9990257,0.00033581274,0.00008280514,0.0003140159,0.00015149509,0.00009016118],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012786321,0.0008108508,0.00061087054,0.00075247395,0.0012014672,0.0026063828,0.0027545623,0.0012090931,0.003024696],"category_scores_gemma":[0.002952693,0.0007126018,0.0011497813,0.0013610596,0.0011365516,0.0023743967,0.0019878233,0.0028879575,0.0020989568],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00050889066,0.00020473119,0.0023815462,0.00084199745,0.0001548318,0.00086640706,0.00096189574,0.119982,0.030528119,0.5807678,0.06075442,0.20204741],"study_design_scores_gemma":[0.0001641973,0.00014356211,0.0008326593,0.00012513496,0.00006918357,0.0006211522,0.00011736892,0.5648528,0.02111031,0.1593326,0.25252625,0.00010475928],"about_ca_topic_score_codex":0.0017190883,"about_ca_topic_score_gemma":0.001939256,"teacher_disagreement_score":0.003024696,"about_ca_system_score_codex":0.00081931823,"about_ca_system_score_gemma":0.0013631325,"threshold_uncertainty_score":0.010118604},"labels":[],"label_agreement":null},{"id":"W1983637205","doi":"10.1145/1968502.1968511","title":"FPGA Acceleration of MultiFactor CDO Pricing","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Credit Risk and Financial Regulations","field":"Economics, Econometrics and Finance","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Xeon; Collateralized debt obligation; Field-programmable gate array; Portfolio; Exploit; Parallel computing; Embedded system; Finance; Collateral; Business; Computer security","score_opus":0.06636286014870553,"score_gpt":0.2261109326809468,"score_spread":0.15974807253224127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1983637205","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7388118,0.0016223798,0.20673113,0.0004739613,0.00039989766,0.00013026537,0.00046889496,0.009186141,0.042175513],"genre_scores_gemma":[0.95491505,0.00012559925,0.041860923,0.000044590313,0.000014227314,0.000017105878,0.00012984005,0.000047664555,0.0028450042],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997625,0.000047774996,0.000015042176,0.00003601214,0.0000792396,0.00005952707],"domain_scores_gemma":[0.9996977,0.00010487135,0.000037626265,0.000057124464,0.00007954724,0.00002320498],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020341435,0.00046577107,0.00020900363,0.0005242182,0.00015567568,0.00061909325,0.00069777673,0.00025015933,0.0072714402],"category_scores_gemma":[0.0007578961,0.00012901746,0.00019340892,0.0004971983,0.0001154198,0.00037085335,0.00019857007,0.00026220432,0.0007708553],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016415844,0.00039425518,0.0080207875,0.00039251125,0.0001203401,0.0010381601,0.00014852297,0.35598162,0.094501965,0.016878868,0.012207053,0.5086743],"study_design_scores_gemma":[0.00018254368,0.0007156498,0.003589634,0.000031805972,0.00004046486,0.00032173726,0.000043537504,0.93360376,0.047785077,0.001918591,0.011738043,0.000029217546],"about_ca_topic_score_codex":0.0037727333,"about_ca_topic_score_gemma":0.003216625,"teacher_disagreement_score":0.0072714402,"about_ca_system_score_codex":0.00058798696,"about_ca_system_score_gemma":0.00046452665,"threshold_uncertainty_score":0.02432537},"labels":[],"label_agreement":null},{"id":"W1989678405","doi":"10.1145/1754386.1754389","title":"SARFUM","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Bitstream; Computer science; Field-programmable gate array; Embedded system; Encryption; Replay attack; Computer hardware; Confidentiality; Authentication (law); Computer security; Telecommunications; Decoding methods","score_opus":0.011593635419102556,"score_gpt":0.22438646377311833,"score_spread":0.21279282835401578,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989678405","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018220292,0.0032149977,0.24570936,0.007448341,0.0047961017,0.00064772635,0.0022462911,0.030416502,0.68730026],"genre_scores_gemma":[0.14954653,0.0022707474,0.09949781,0.0027277027,0.0010925918,0.00042286402,0.0036487416,0.0020551996,0.7387379],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99890256,0.00016323631,0.00006173468,0.00021755368,0.00049693504,0.00015808828],"domain_scores_gemma":[0.99807584,0.00028716834,0.00012697684,0.0007075061,0.00062551,0.00017702645],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011568454,0.00075785496,0.00044362238,0.0014617216,0.0013186359,0.0018349218,0.0014890798,0.0020955927,0.16555011],"category_scores_gemma":[0.0039477367,0.00041980276,0.0005081674,0.000794099,0.00080407935,0.0036082014,0.0022381756,0.0015297543,0.07560436],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042944573,0.00015349877,0.0009879748,0.000383444,0.000025964971,0.0005635018,0.0005238298,0.0022942093,0.0129994685,0.14762339,0.23058553,0.6034298],"study_design_scores_gemma":[0.000035172052,0.0001497374,0.0004372604,0.00008047601,0.0000124527305,0.0007886646,0.0000703538,0.0052716364,0.008856651,0.013904213,0.9703634,0.000029951538],"about_ca_topic_score_codex":0.00074655743,"about_ca_topic_score_gemma":0.0008992734,"teacher_disagreement_score":0.16555011,"about_ca_system_score_codex":0.0010124877,"about_ca_system_score_gemma":0.0010909017,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W1996426321","doi":"10.1145/2000832.2000840","title":"Leveraging reconfigurability in the hardware/software codesign process","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; Simon Fraser University","funders":"","keywords":"Reconfigurability; Computer science; Embedded system; Field-programmable gate array; Computer architecture; System on a chip; FPGA prototype; Flexibility (engineering); Software; Electronic system-level design and verification; Process (computing); Systems design; Reconfigurable computing; Profiling (computer programming); Design process; Operating system; Software engineering; Work in process","score_opus":0.05878823377811628,"score_gpt":0.26375676987909885,"score_spread":0.20496853610098256,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1996426321","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0497765,0.00032913664,0.93666196,0.00018164086,0.0000840275,0.00016022597,0.000035881832,0.0036053548,0.0091653075],"genre_scores_gemma":[0.5469563,0.00043607422,0.44585267,0.00021961164,0.00005841835,0.00017615715,0.00011654363,0.00087532686,0.0053088022],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986022,0.00033784978,0.00011993491,0.00020732323,0.0005937976,0.0001389735],"domain_scores_gemma":[0.9960247,0.001211473,0.0005038957,0.0017994192,0.00039216757,0.00006823929],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010396963,0.0007714417,0.00026120726,0.0007031558,0.00030828896,0.0011120585,0.00078896066,0.0005048162,0.0019662965],"category_scores_gemma":[0.0041458854,0.00045834633,0.0003742051,0.0002870204,0.0010608652,0.0015159963,0.00078309095,0.0013298508,0.000905324],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000413291,0.00019540198,0.003389485,0.0003951511,0.000088926085,0.00066936255,0.00072027004,0.0678682,0.34900627,0.06333785,0.0019468131,0.5119689],"study_design_scores_gemma":[0.00010838033,0.00079626136,0.003020756,0.00015669719,0.000097326214,0.0016677188,0.0000956944,0.22997102,0.6893235,0.01964023,0.055022996,0.000099499695],"about_ca_topic_score_codex":0.000578715,"about_ca_topic_score_gemma":0.00095043203,"teacher_disagreement_score":0.0019662965,"about_ca_system_score_codex":0.00050791586,"about_ca_system_score_gemma":0.0008166306,"threshold_uncertainty_score":0.006577909},"labels":[],"label_agreement":null},{"id":"W2000625430","doi":"10.1145/2000832.2000833","title":"Application-specific signatures for transactional memory in soft processors","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Distributed systems and fault tolerance","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Transactional memory; Field-programmable gate array; Scalability; Network packet; Synchronization (alternating current); Embedded system; Thread (computing); Parallel computing; Computer hardware; Operating system; Computer network; Channel (broadcasting); Database transaction","score_opus":0.023696704151688532,"score_gpt":0.23223356286591015,"score_spread":0.20853685871422162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000625430","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.62785846,0.0009986905,0.36134842,0.0002159615,0.00015070618,0.00015809546,0.00015196223,0.00422617,0.0048915334],"genre_scores_gemma":[0.93766385,0.00009548671,0.06097373,0.000083879626,0.000018386376,0.000060217484,0.0000779293,0.000067623034,0.0009589038],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99887604,0.0002664609,0.00012658068,0.00012647557,0.00048566435,0.00011867296],"domain_scores_gemma":[0.99650276,0.00093548634,0.000732551,0.001269441,0.0004346936,0.00012500824],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006800901,0.00038110785,0.00040092075,0.00072630896,0.00038759212,0.0011829614,0.0011998815,0.00040924372,0.0014890275],"category_scores_gemma":[0.004004382,0.00025873014,0.00019304744,0.00072732545,0.0005860207,0.0015332644,0.0008121902,0.00073984894,0.00029171474],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0023558447,0.0005098116,0.013773889,0.0007098147,0.00012195321,0.00078109966,0.0005620837,0.058328703,0.45875877,0.03333028,0.0029594023,0.42780823],"study_design_scores_gemma":[0.00010952577,0.001262916,0.0042641857,0.00006934098,0.00006991476,0.00095033075,0.00026621984,0.40559447,0.5687794,0.008609075,0.009940066,0.00008455848],"about_ca_topic_score_codex":0.0003214813,"about_ca_topic_score_gemma":0.00078742986,"teacher_disagreement_score":0.0014890275,"about_ca_system_score_codex":0.00053374574,"about_ca_system_score_gemma":0.0007717373,"threshold_uncertainty_score":0.00498122},"labels":[],"label_agreement":null},{"id":"W2005602803","doi":"10.1145/2617593","title":"VTR 7.0","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":362,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of British Columbia; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Texas Instruments; Semiconductor Research Corporation","keywords":"Computer science; Netlist; Adder; Verilog; Design flow; Computer architecture; Static timing analysis; Field-programmable gate array; Compiler; Routing (electronic design automation); Embedded system; Electronic design automation; Electronic circuit; Architecture; Operating system","score_opus":0.01091939259929031,"score_gpt":0.2032694107926043,"score_spread":0.192350018193314,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2005602803","genre_codex":"software","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0041518766,0.0013940979,0.25382063,0.00046088078,0.00057061657,0.00052995316,0.024042062,0.6085458,0.1064841],"genre_scores_gemma":[0.095962785,0.003539486,0.29487142,0.0020621957,0.00038158114,0.001881063,0.15102391,0.27816176,0.17211592],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99865544,0.0001852751,0.000113730464,0.00015629306,0.0006926315,0.00019661209],"domain_scores_gemma":[0.9987112,0.00036657124,0.000104228726,0.00036924568,0.0003746658,0.0000741613],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001750251,0.0021576046,0.0010463778,0.0016033539,0.00043096626,0.0028768473,0.0061447364,0.0017940174,0.18418477],"category_scores_gemma":[0.0048266244,0.0019123654,0.0022354673,0.00097398256,0.0005365057,0.0031857435,0.0018779588,0.0027403007,0.08498552],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011268449,0.0002547515,0.0017021521,0.0017808299,0.00023609187,0.00061023125,0.00024330693,0.01871631,0.017366273,0.041083217,0.73635334,0.18052661],"study_design_scores_gemma":[0.0008813773,0.00050684926,0.0013378996,0.00042149617,0.00010902595,0.0013698784,0.000075803706,0.07900281,0.030192003,0.029537825,0.8563473,0.00021757631],"about_ca_topic_score_codex":0.0025865065,"about_ca_topic_score_gemma":0.0024659364,"teacher_disagreement_score":0.18418477,"about_ca_system_score_codex":0.0009659087,"about_ca_system_score_gemma":0.0012554007,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2009741039","doi":"10.1145/1968502.1968503","title":"Logarithmic-Time FPGA Bitstream Analysis","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Field-programmable gate array; Computer science; Bitstream; Virtex; Compiler; Compile time; Embedded system; Speedup; Computation; Computer hardware; Parallel computing; Operating system; Decoding methods; Programming language; Algorithm","score_opus":0.027366406160085063,"score_gpt":0.23215345868239678,"score_spread":0.20478705252231172,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2009741039","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14448184,0.00043357554,0.826691,0.00016576405,0.00008488551,0.000091621594,0.00052611524,0.0063726464,0.021152498],"genre_scores_gemma":[0.86311287,0.00029631032,0.12475482,0.000080097416,0.0000244494,0.000099508645,0.00068263477,0.0009348841,0.010014322],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997352,0.000024300603,0.00001173293,0.00003427614,0.000154014,0.000040595223],"domain_scores_gemma":[0.9995473,0.0001758511,0.00003885844,0.000096962605,0.00013129781,0.0000097343745],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014543952,0.00050179975,0.00022830896,0.00084733404,0.00021528045,0.00056103605,0.00049624447,0.00018723207,0.011774457],"category_scores_gemma":[0.0013112194,0.0001273267,0.0003494296,0.00054307666,0.00026872536,0.00083344115,0.0003089451,0.00040503018,0.001250724],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007288261,0.000113272356,0.0053311153,0.00054410053,0.000056361245,0.000906494,0.0003525455,0.44715175,0.15128899,0.052614912,0.0070165657,0.33389494],"study_design_scores_gemma":[0.000019914001,0.00010251069,0.001842345,0.000022064767,0.00001675244,0.00023843386,0.00007659881,0.8923051,0.085078485,0.010298427,0.009980256,0.000019225732],"about_ca_topic_score_codex":0.0016309533,"about_ca_topic_score_gemma":0.0018895486,"teacher_disagreement_score":0.011774457,"about_ca_system_score_codex":0.00058675115,"about_ca_system_score_gemma":0.00044082344,"threshold_uncertainty_score":0.03938943},"labels":[],"label_agreement":null},{"id":"W2014316444","doi":"10.1145/2068716.2068718","title":"VPR 5.0","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":70,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Toronto","funders":"","keywords":"Computer science; Logic block; Computer architecture; Routing (electronic design automation); Field-programmable gate array; Robustness (evolution); Granularity; Architecture; Block (permutation group theory); Software; Key (lock); Embedded system; Computer engineering; Distributed computing; Operating system","score_opus":0.028158768054671157,"score_gpt":0.20665786393279184,"score_spread":0.17849909587812068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2014316444","genre_codex":"methods","genre_gemma":"software","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"software","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007006646,0.0019010183,0.4808242,0.0003302225,0.0004968617,0.00064018054,0.021968177,0.4215635,0.06526919],"genre_scores_gemma":[0.12787955,0.004340012,0.5196465,0.0013768368,0.00027683715,0.0031397832,0.094107956,0.15580432,0.0934282],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99890304,0.00018823726,0.00009780831,0.00013771784,0.00051828654,0.00015494802],"domain_scores_gemma":[0.99900144,0.00042785594,0.00009550799,0.00018915995,0.00023856708,0.000047499394],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018761106,0.0017422746,0.0010253843,0.0013870285,0.0003590271,0.001894676,0.0041460507,0.0012694696,0.09323378],"category_scores_gemma":[0.003980237,0.0013928118,0.0013519858,0.0008003848,0.0004966536,0.0021295808,0.0015711862,0.002505691,0.036158234],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011155054,0.00029620097,0.003165633,0.0030417594,0.0003381957,0.0009870919,0.0003842992,0.046317484,0.021476865,0.06716739,0.5721064,0.28360313],"study_design_scores_gemma":[0.00063594064,0.00047079942,0.0021258027,0.0004513855,0.00011079019,0.0014319728,0.00008770931,0.10935872,0.039432004,0.036629397,0.809051,0.00021456457],"about_ca_topic_score_codex":0.0017825069,"about_ca_topic_score_gemma":0.0015012117,"teacher_disagreement_score":0.09323378,"about_ca_system_score_codex":0.00060128496,"about_ca_system_score_gemma":0.0010433473,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2020433498","doi":"10.1145/1391732.1391735","title":"Particle graphics on reconfigurable hardware","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Computer Graphics and Visualization Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Graphics; Speedup; Frame rate; Graphics hardware; Particle system; Graphics pipeline; Particle (ecology); Computer graphics (images); Computer graphics; General-purpose computing on graphics processing units; Software; Field-programmable gate array; Computational science; 3D computer graphics; Computer hardware; Parallel computing; Operating system; Artificial intelligence","score_opus":0.036440285175238785,"score_gpt":0.26445194029788527,"score_spread":0.22801165512264648,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2020433498","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05533618,0.0022160534,0.85079706,0.0006869775,0.00080564397,0.0001677436,0.00035595882,0.018868385,0.07076591],"genre_scores_gemma":[0.4911858,0.0014644009,0.48143843,0.00045776842,0.0001401519,0.00018134183,0.0004657117,0.0010323194,0.023634022],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996402,0.00006539239,0.000018926818,0.000053445678,0.00016851873,0.00005343135],"domain_scores_gemma":[0.9996563,0.00011121668,0.00003016031,0.00012377833,0.000055938464,0.000022678478],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022587525,0.00043546222,0.00038257954,0.00044056636,0.00034318055,0.0008782533,0.0010223492,0.0004940764,0.011437565],"category_scores_gemma":[0.0010053507,0.00036248637,0.0005303073,0.0004763776,0.00035722714,0.00067875884,0.00059576466,0.0007774123,0.0023118716],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074853946,0.000077632256,0.0018070871,0.00045993133,0.00016314474,0.00078516727,0.00024240885,0.23592035,0.08695893,0.111912146,0.038512606,0.5224121],"study_design_scores_gemma":[0.00032958266,0.00035478242,0.0018460479,0.000118850156,0.00008999626,0.0006655985,0.00006512998,0.6986775,0.071152225,0.027855614,0.19874243,0.00010228029],"about_ca_topic_score_codex":0.0019227627,"about_ca_topic_score_gemma":0.0021736315,"teacher_disagreement_score":0.011437565,"about_ca_system_score_codex":0.0005387725,"about_ca_system_score_gemma":0.0004590632,"threshold_uncertainty_score":0.038262486},"labels":[],"label_agreement":null},{"id":"W2023428606","doi":"10.1145/2629579","title":"Timing-Driven Titan","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":98,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Texas Instruments","keywords":"Stratix; Field-programmable gate array; Computer science; Titan (rocket family); Benchmark (surveying); Parallel computing; Computer architecture; Architecture; Embedded system","score_opus":0.038747666946998424,"score_gpt":0.23994230075965653,"score_spread":0.20119463381265812,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023428606","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.62700397,0.00090589345,0.22971381,0.00053362333,0.00045974736,0.00069302495,0.0112109035,0.020264056,0.10921499],"genre_scores_gemma":[0.7850251,0.00037355884,0.17395407,0.00029125635,0.000050117793,0.00080474344,0.017889265,0.0022142539,0.01939764],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99946505,0.00010269888,0.000024504434,0.00007753752,0.00023919824,0.00009097818],"domain_scores_gemma":[0.999064,0.00029576872,0.000090483525,0.0001718027,0.00034158843,0.000036315196],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00066442706,0.00070384966,0.0002508924,0.0006935734,0.00035365278,0.00046876332,0.0010442223,0.0002737214,0.006366674],"category_scores_gemma":[0.0021151186,0.00023522326,0.0004004276,0.0009559683,0.00025850526,0.0004671098,0.00037543554,0.00053817075,0.00066169933],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006865608,0.00049104233,0.009758138,0.00076907926,0.00009724817,0.00056026643,0.00031408266,0.55351937,0.07494296,0.0492745,0.073117495,0.23646925],"study_design_scores_gemma":[0.000112282454,0.0005490964,0.004354284,0.000039971717,0.000032561176,0.0002757604,0.00006832328,0.8610368,0.069333985,0.0067776623,0.057379168,0.000040115076],"about_ca_topic_score_codex":0.0058714612,"about_ca_topic_score_gemma":0.011639575,"teacher_disagreement_score":0.006366674,"about_ca_system_score_codex":0.00091837207,"about_ca_system_score_gemma":0.0011852348,"threshold_uncertainty_score":0.021298647},"labels":[],"label_agreement":null},{"id":"W2024174517","doi":"10.1145/2499625.2499627","title":"Towards development of an analytical model relating FPGA architecture parameters to routability","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Router; Computer science; Logic block; Block (permutation group theory); Routing (electronic design automation); Embedded system; FPGA prototype; Computer architecture; CAD; Design flow; Parallel computing; Computer hardware; Engineering; Engineering drawing; Computer network","score_opus":0.025796937541249773,"score_gpt":0.24346641330898858,"score_spread":0.21766947576773882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2024174517","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017151168,0.0005864999,0.9605949,0.0006430415,0.000051627918,0.000073795054,0.00026148104,0.0005923193,0.020045264],"genre_scores_gemma":[0.7669619,0.0035951643,0.20169729,0.00041984514,0.00013649497,0.0005841627,0.00049530156,0.0006609121,0.025448862],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996092,0.00009564879,0.000015009593,0.00006158048,0.00015790768,0.000060778417],"domain_scores_gemma":[0.99888664,0.00062934007,0.00010816226,0.00009233098,0.00025982037,0.000023701117],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00065471,0.0008011975,0.00070787064,0.0010809859,0.0004404278,0.0012188456,0.0012082574,0.001210322,0.0028700503],"category_scores_gemma":[0.004335757,0.00075294264,0.0008368424,0.0009458439,0.0006222667,0.001678837,0.00053405185,0.0012468363,0.0011817596],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008184377,0.000012613481,0.00023333775,0.00003516002,0.0000071137356,0.00005732936,0.000040779185,0.9713766,0.001979582,0.02011222,0.00051803945,0.0056191403],"study_design_scores_gemma":[0.0000014956431,0.000005689919,0.000040375573,0.000007878003,0.0000030042386,0.000013595557,0.0000052087703,0.993775,0.00037542707,0.0049740733,0.00079471816,0.0000035533399],"about_ca_topic_score_codex":0.008801952,"about_ca_topic_score_gemma":0.0049829483,"teacher_disagreement_score":0.008801952,"about_ca_system_score_codex":0.0017981456,"about_ca_system_score_gemma":0.0012531917,"threshold_uncertainty_score":0.017501414},"labels":[],"label_agreement":null},{"id":"W2026844540","doi":"10.1145/2629442","title":"Networks-on-Chip for FPGAs","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Field-programmable gate array; Interconnection; Embedded system; Network on a chip; System on a chip; Bandwidth (computing); Overhead (engineering); Floorplan; Computer hardware; Computer network","score_opus":0.018185483411747826,"score_gpt":0.23334014965975391,"score_spread":0.21515466624800608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2026844540","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014610275,0.021651242,0.5912306,0.0072414484,0.0035309775,0.0004104434,0.0026260864,0.015961586,0.34273744],"genre_scores_gemma":[0.22835791,0.019211031,0.47260153,0.0029254141,0.0007072906,0.000712473,0.0043577836,0.0013289222,0.26979762],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99967813,0.000068717534,0.000017705474,0.00004280806,0.00015730187,0.000035300473],"domain_scores_gemma":[0.9997427,0.000054451404,0.000016638365,0.0000713055,0.00008908921,0.000025667332],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026089564,0.0005718875,0.00029308852,0.00045574253,0.00027889272,0.001070647,0.0006201527,0.0005715766,0.04375031],"category_scores_gemma":[0.00091568794,0.00022595342,0.00021832615,0.00042164949,0.00024082397,0.0010450712,0.00065934495,0.0011724628,0.011386932],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016808437,0.000074473544,0.0007990524,0.00065876136,0.00006888676,0.00037180868,0.00008738717,0.033861496,0.025484493,0.17184643,0.18502367,0.5815554],"study_design_scores_gemma":[0.000046759047,0.00012302415,0.00065996946,0.00024351303,0.000027531276,0.00026530624,0.000044314722,0.06162809,0.007911922,0.037790343,0.89122623,0.00003296867],"about_ca_topic_score_codex":0.0012698615,"about_ca_topic_score_gemma":0.0028740843,"teacher_disagreement_score":0.04375031,"about_ca_system_score_codex":0.0006866611,"about_ca_system_score_gemma":0.0005401593,"threshold_uncertainty_score":0.14635938},"labels":[],"label_agreement":null},{"id":"W2031152040","doi":"10.1145/1839480.1839482","title":"Implementation Approaches Trade-Offs for WiMax OFDM Functions on Reconfigurable Platforms","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; VHDL; Field-programmable gate array; WiMAX; Overhead (engineering); Embedded system; Design flow; Orthogonal frequency-division multiplexing; Computer architecture; Computer engineering; Telecommunications; Channel (broadcasting)","score_opus":0.036967470384402484,"score_gpt":0.26487125101662096,"score_spread":0.22790378063221847,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031152040","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39751816,0.0022817038,0.5411528,0.0005841367,0.00013419995,0.00036153942,0.000115817194,0.0031898702,0.05466191],"genre_scores_gemma":[0.8232774,0.0007452014,0.16700363,0.0001656146,0.000048239184,0.00013886187,0.00017048047,0.0003734718,0.008076987],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991647,0.00018650231,0.00007321374,0.00011305746,0.00026123953,0.00020134289],"domain_scores_gemma":[0.99905866,0.00038841373,0.00016273936,0.0002267641,0.0001292191,0.00003428465],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005377657,0.00091797224,0.00022199919,0.0007427219,0.00026988232,0.0012053973,0.0013006409,0.0004097606,0.0067317295],"category_scores_gemma":[0.0018214482,0.00033166734,0.0004790243,0.00046480526,0.00025799804,0.0015312509,0.0005907059,0.0005346775,0.0010164285],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00085629045,0.00046555168,0.004675564,0.0008613746,0.00015426586,0.0010577204,0.00032141007,0.08374265,0.3176524,0.03207256,0.0026828465,0.55545735],"study_design_scores_gemma":[0.0003778149,0.0036749712,0.011701534,0.00028012122,0.00042420393,0.0038891316,0.00044767704,0.3203569,0.58167434,0.013883975,0.06315,0.0001392725],"about_ca_topic_score_codex":0.00045358224,"about_ca_topic_score_gemma":0.0013099213,"teacher_disagreement_score":0.0067317295,"about_ca_system_score_codex":0.00055979175,"about_ca_system_score_gemma":0.0005077295,"threshold_uncertainty_score":0.022519827},"labels":[],"label_agreement":null},{"id":"W2032195315","doi":"10.1145/1839480.1839486","title":"VFloat","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":51,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Division of Engineering Education and Centers","keywords":"Computer science; Floating point; Double-precision floating-point format; Variable (mathematics); Computer hardware; Point (geometry); Implementation; Range (aeronautics); Programming language","score_opus":0.016594330515281367,"score_gpt":0.2598416499404852,"score_spread":0.24324731942520383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2032195315","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007957839,0.00087489036,0.6971358,0.0001837023,0.00025549287,0.0002500431,0.007970869,0.23475936,0.05061198],"genre_scores_gemma":[0.18451297,0.001757833,0.55358404,0.0013121889,0.00023038582,0.0015137608,0.056912184,0.05771172,0.14246494],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99922824,0.000059782484,0.000074107535,0.00013574176,0.00035604133,0.00014605722],"domain_scores_gemma":[0.99910563,0.00020790087,0.000087861095,0.0002341591,0.00032480145,0.00003955435],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006651366,0.001647631,0.0006970187,0.0015178198,0.0006949986,0.002474421,0.0042737583,0.0010275866,0.07944029],"category_scores_gemma":[0.0023797282,0.00085160823,0.0013272909,0.0013271929,0.0005240673,0.0023563763,0.0013507484,0.0013283328,0.03561187],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015942605,0.00017085992,0.0022175894,0.0014158268,0.00013999733,0.00047851627,0.00026255235,0.02615369,0.028049586,0.041361276,0.28347817,0.6146777],"study_design_scores_gemma":[0.00032759152,0.00036460464,0.0014177817,0.00028582444,0.00008846595,0.0010163678,0.000073342526,0.110009454,0.12112984,0.024016595,0.7410037,0.00026644612],"about_ca_topic_score_codex":0.00269078,"about_ca_topic_score_gemma":0.003378229,"teacher_disagreement_score":0.07944029,"about_ca_system_score_codex":0.0011558337,"about_ca_system_score_gemma":0.0012261239,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2039194939","doi":"10.1145/2501985","title":"Analyzing System-Level Information’s Correlation to FPGA Placement","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Netlist; Computer science; Locality; Field-programmable gate array; Placement; Simulated annealing; Computer engineering; Verilog; Algorithm; Theoretical computer science; Embedded system; Physical design; Circuit design","score_opus":0.01392183303958959,"score_gpt":0.20595381848356248,"score_spread":0.19203198544397287,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2039194939","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.74393606,0.0009987808,0.24916697,0.00037013655,0.000054534386,0.00004886487,0.00022102104,0.00083677156,0.004366893],"genre_scores_gemma":[0.983114,0.00013124864,0.016024873,0.000025437354,0.000024667615,0.000011858361,0.0001375036,0.000060427796,0.00046996522],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986853,0.0002948887,0.000062427134,0.00017575156,0.00061181193,0.00016981224],"domain_scores_gemma":[0.9742242,0.017341495,0.0031652653,0.002609884,0.0023983193,0.00026082085],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011525244,0.0004543486,0.00052513543,0.001827587,0.00041425053,0.0007943094,0.0005342817,0.00051579,0.001552677],"category_scores_gemma":[0.020512214,0.00048207803,0.0003440252,0.0025768382,0.000856713,0.001143631,0.0005675255,0.0007057455,0.00023970102],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00063025916,0.00008974185,0.051248975,0.00021835914,0.00011257352,0.00057807163,0.00024380969,0.80548495,0.028685441,0.0077029997,0.00066204154,0.104342684],"study_design_scores_gemma":[0.000015885831,0.0002567526,0.02880092,0.000015172093,0.000080212005,0.00028784614,0.000059984362,0.9402945,0.024568757,0.004429098,0.0011578768,0.000032869568],"about_ca_topic_score_codex":0.0017866701,"about_ca_topic_score_gemma":0.0035511574,"teacher_disagreement_score":0.001827587,"about_ca_system_score_codex":0.0012490026,"about_ca_system_score_gemma":0.00078608235,"threshold_uncertainty_score":0.009062171},"labels":[],"label_agreement":null},{"id":"W2067618990","doi":"10.1145/2535932","title":"Exploiting Task- and Data-Level Parallelism in Streaming Applications Implemented in FPGAs","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; University of Toronto; CMC Microsystems","keywords":"Computer science; Field-programmable gate array; Benchmark (surveying); Compiler; Suite; Computer architecture; Design flow; Replication (statistics); Embedded system; Implementation; Operating system; Programming language","score_opus":0.04862525721537313,"score_gpt":0.28942786179561497,"score_spread":0.24080260458024183,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2067618990","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21481134,0.00023515403,0.77094525,0.000105766034,0.00004438639,0.00018097913,0.000113120215,0.0058259824,0.007738039],"genre_scores_gemma":[0.6746415,0.00017246508,0.32107887,0.00007721432,0.000020624157,0.00012568694,0.00019550645,0.00039204457,0.0032961336],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997688,0.000055056145,0.000022291264,0.0000333477,0.00007152257,0.00004902402],"domain_scores_gemma":[0.99944216,0.0002780486,0.00006390172,0.000109975954,0.000083235616,0.000022708113],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043011282,0.00051095465,0.00022618385,0.00025850677,0.0002217502,0.00043886143,0.0007333272,0.00018781498,0.0017197103],"category_scores_gemma":[0.0008337148,0.0002559703,0.00027959666,0.00020300515,0.0003205564,0.00062940514,0.0002927157,0.00041780117,0.0002792607],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008311571,0.0002673342,0.0056317346,0.000643683,0.00008118441,0.000820463,0.00052979065,0.22359928,0.35832468,0.034204893,0.004259306,0.3708064],"study_design_scores_gemma":[0.00017362929,0.000898045,0.0024754766,0.000071733986,0.00007904243,0.000490088,0.00009520743,0.65039134,0.3036,0.011373202,0.030291127,0.00006108229],"about_ca_topic_score_codex":0.0012853789,"about_ca_topic_score_gemma":0.0026077763,"teacher_disagreement_score":0.0017197103,"about_ca_system_score_codex":0.00040173027,"about_ca_system_score_gemma":0.00066478713,"threshold_uncertainty_score":0.0057530403},"labels":[],"label_agreement":null},{"id":"W2102892811","doi":"10.1145/1462586.1462587","title":"Static and Dynamic Memory Footprint Reduction for FPGA Routing Algorithms","year":2009,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Routing (electronic design automation); Static routing; Memory footprint; Field-programmable gate array; Policy-based routing; Multipath routing; Footprint; Distributed computing; Parallel computing; Embedded system; Routing protocol","score_opus":0.013504579150675147,"score_gpt":0.237491180714835,"score_spread":0.22398660156415984,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102892811","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6121603,0.0048190444,0.36274946,0.0005452543,0.00011973553,0.0000839306,0.00020273519,0.0037463775,0.015573187],"genre_scores_gemma":[0.90839654,0.0005341478,0.088223666,0.00007358032,0.00003533393,0.00004853678,0.00015686134,0.0001666163,0.0023647654],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99938834,0.00014790831,0.00004475742,0.00007340997,0.00024100108,0.000104545274],"domain_scores_gemma":[0.9984048,0.00066388154,0.00018580997,0.0005270777,0.00018536042,0.000033135722],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00053883187,0.00046792824,0.00032461807,0.00068355835,0.0004882028,0.0006089761,0.0011812955,0.0002916299,0.0025213137],"category_scores_gemma":[0.002640957,0.00018851199,0.00028350012,0.0007698558,0.00035057025,0.0016108496,0.00053177343,0.00034911177,0.00027466932],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00070322386,0.00022407556,0.004986461,0.00029709403,0.00008154673,0.00029157897,0.0002444852,0.18183061,0.08408249,0.024192365,0.0036614544,0.69940466],"study_design_scores_gemma":[0.00009185841,0.0008690389,0.0034749906,0.000063323605,0.00016055434,0.0008703822,0.00025063852,0.7960898,0.16730098,0.016638786,0.01413827,0.000051302843],"about_ca_topic_score_codex":0.0010152134,"about_ca_topic_score_gemma":0.0023336413,"teacher_disagreement_score":0.0025213137,"about_ca_system_score_codex":0.0007978433,"about_ca_system_score_gemma":0.0006342536,"threshold_uncertainty_score":0.008434594},"labels":[],"label_agreement":null},{"id":"W2104942569","doi":"10.1145/2629470","title":"Benefits of Adding Hardware Support for Broadcast and Reduce Operations in MPSoC Applications","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Aeronautical Science Foundation of China","keywords":"Computer science; MPSoC; Scalability; Computation; Multiprocessing; Efficient energy use; Embedded system; Parallel computing; Computer hardware; Distributed computing; Computer architecture; Operating system","score_opus":0.021781347306305127,"score_gpt":0.2623712390499694,"score_spread":0.24058989174366427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104942569","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9856485,0.00055428,0.008016096,0.0001831035,0.000054118787,0.00002632423,0.00012901727,0.0016367774,0.0037517159],"genre_scores_gemma":[0.99164295,0.00014306208,0.0074374736,0.000046230773,0.00002034545,0.00001715219,0.00016525513,0.00009761962,0.0004299882],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993925,0.00010377913,0.00006863477,0.0000723879,0.00021990962,0.00014275062],"domain_scores_gemma":[0.9970963,0.0012783477,0.00033479312,0.00051242305,0.0005983301,0.00017977794],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047590488,0.0009576821,0.00034438501,0.00056050665,0.00031957022,0.00044059113,0.0008062241,0.00034091863,0.0014669892],"category_scores_gemma":[0.0030986702,0.000250234,0.00036480074,0.0005913991,0.00034016772,0.00061631424,0.0005916204,0.00045765608,0.0002764751],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0033080047,0.0008090186,0.014205675,0.0013250245,0.00022656913,0.0007819304,0.00022436709,0.30716377,0.49916813,0.0017729063,0.002580085,0.1684345],"study_design_scores_gemma":[0.0002681426,0.004854035,0.04315353,0.00010576324,0.000620855,0.00064940075,0.00034717246,0.41481057,0.52098805,0.0012633606,0.01280502,0.0001341357],"about_ca_topic_score_codex":0.0014267585,"about_ca_topic_score_gemma":0.001391688,"teacher_disagreement_score":0.0014669892,"about_ca_system_score_codex":0.000247671,"about_ca_system_score_gemma":0.00041399754,"threshold_uncertainty_score":0.0049075484},"labels":[],"label_agreement":null},{"id":"W2114181278","doi":"10.1145/1331897.1331903","title":"A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; Engineering and Physical Sciences Research Council; Research Grants Council, University Grants Committee","keywords":"Datapath; Computer science; Computer architecture; Embedded system; Application-specific integrated circuit; Field-programmable gate array; Debugging; Benchmark (surveying); Routing (electronic design automation); Flexibility (engineering); System on a chip; Computer hardware; Operating system","score_opus":0.02411537067229806,"score_gpt":0.24105679984606193,"score_spread":0.21694142917376386,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114181278","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27552518,0.00069698907,0.6997405,0.0001930419,0.00018356073,0.0001585911,0.00031657945,0.006154322,0.017031161],"genre_scores_gemma":[0.6954088,0.0003247882,0.29855895,0.00008594107,0.000028747063,0.00007791714,0.00028623577,0.0002067303,0.0050218673],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99993086,0.000011425726,0.0000047366607,0.000010983823,0.000026220203,0.000015682293],"domain_scores_gemma":[0.9998765,0.00002997681,0.000023159162,0.000030810268,0.00002852181,0.000011075092],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012562145,0.00030535244,0.00013845223,0.00025454804,0.00016042324,0.00032007057,0.0004603638,0.0001775246,0.0020461036],"category_scores_gemma":[0.00025565957,0.0001513672,0.00016859778,0.00016696278,0.00012330824,0.00029623826,0.00015414848,0.00025457767,0.000389261],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041584065,0.00017341191,0.002255163,0.000457111,0.00006353615,0.00075414614,0.00012760414,0.13035268,0.61443037,0.026031518,0.0047004092,0.22023828],"study_design_scores_gemma":[0.00016341529,0.0011759261,0.0021318262,0.00007944692,0.00009973489,0.0007865868,0.000044238903,0.4933311,0.44702965,0.0050521744,0.05005975,0.000046138524],"about_ca_topic_score_codex":0.0003492719,"about_ca_topic_score_gemma":0.000755154,"teacher_disagreement_score":0.0020461036,"about_ca_system_score_codex":0.00024681765,"about_ca_system_score_gemma":0.0003127619,"threshold_uncertainty_score":0.006844938},"labels":[],"label_agreement":null},{"id":"W2137381762","doi":"10.1145/1391732.1391736","title":"Perturb+mutate","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Benchmark (surveying); Computer science; Heuristic; Electronic circuit; Locality; Constant (computer programming); Software; Measure (data warehouse); Algorithm; Artificial intelligence; Physics","score_opus":0.019475283882179516,"score_gpt":0.20685930846730663,"score_spread":0.18738402458512712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137381762","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10674187,0.00049616856,0.8073002,0.0005529056,0.00049286545,0.0008403255,0.0021759022,0.036660887,0.044738773],"genre_scores_gemma":[0.43295196,0.0003894493,0.5249358,0.0007454045,0.0000634879,0.00090543507,0.002708493,0.006531734,0.0307682],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993886,0.00009533757,0.00003430088,0.00015595902,0.00024602743,0.000079736565],"domain_scores_gemma":[0.999212,0.00028503904,0.0000787155,0.0002707179,0.00012228456,0.00003116991],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045614823,0.0010916626,0.0005669857,0.0006710677,0.00049342995,0.000895053,0.0012355838,0.0006075143,0.01786389],"category_scores_gemma":[0.0022937625,0.00041328813,0.00065093377,0.000396849,0.000580444,0.001036218,0.001139814,0.0007165816,0.0035766046],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00087060995,0.00028491396,0.005865333,0.0010855803,0.00020622759,0.0007299733,0.00026209233,0.12305831,0.103676595,0.04683759,0.039308812,0.67781395],"study_design_scores_gemma":[0.00037888627,0.0011213109,0.002400652,0.000110867535,0.00023134693,0.0016105092,0.00018767359,0.42698517,0.29007733,0.04045929,0.23629987,0.00013713769],"about_ca_topic_score_codex":0.0010789616,"about_ca_topic_score_gemma":0.0021176704,"teacher_disagreement_score":0.01786389,"about_ca_system_score_codex":0.00056388945,"about_ca_system_score_gemma":0.00059113256,"threshold_uncertainty_score":0.05976069},"labels":[],"label_agreement":null},{"id":"W2137545744","doi":"10.1145/2629629","title":"Composing Multi-Ported Memories on FPGAs","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Data Storage Technologies","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Porting; Field-programmable gate array; Computer science; Block (permutation group theory); Logic block; Embedded system; Construct (python library); Computer architecture; Parallel computing; Computer hardware; Operating system; Programming language; Mathematics","score_opus":0.02717674377287044,"score_gpt":0.2572444427445407,"score_spread":0.2300676989716703,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137545744","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5893607,0.0019413193,0.3755588,0.00022350233,0.00020820851,0.00018245625,0.00025372647,0.0044918577,0.027779447],"genre_scores_gemma":[0.8400584,0.00042996852,0.15408026,0.00009320633,0.00002457985,0.00007599984,0.00018322817,0.00014625063,0.0049080583],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99974877,0.00004354722,0.000024351231,0.000045955177,0.00008110213,0.000056274002],"domain_scores_gemma":[0.9995776,0.00011552573,0.00005133135,0.00016273446,0.000069577545,0.000023156741],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025743808,0.00044641452,0.00029369045,0.00030549394,0.00020154362,0.0009515632,0.0009849356,0.00033653722,0.0047301017],"category_scores_gemma":[0.0006992212,0.00021929083,0.0003443786,0.00040908848,0.00023074244,0.0013941526,0.0005414759,0.0004461386,0.0006925777],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011014873,0.00027438824,0.0045650764,0.0009359794,0.00022228416,0.0016492652,0.00025855764,0.21275815,0.24533026,0.037667237,0.0047477637,0.49048954],"study_design_scores_gemma":[0.0001662791,0.0011366234,0.0019951048,0.00012095895,0.00015724801,0.0010369935,0.00027120058,0.4903174,0.45555744,0.019778287,0.029414263,0.00004819819],"about_ca_topic_score_codex":0.00044464544,"about_ca_topic_score_gemma":0.0009995764,"teacher_disagreement_score":0.0047301017,"about_ca_system_score_codex":0.0003437631,"about_ca_system_score_gemma":0.00026268826,"threshold_uncertainty_score":0.015823781},"labels":[],"label_agreement":null},{"id":"W2159176014","doi":"10.1145/2611563","title":"Coordination of Independent Loops in Self-Adaptive Systems","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Software Engineering Methodologies","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Control reconfiguration; Parsec; Benchmark (surveying); Suite; Frequency scaling; Distributed computing; Variety (cybernetics); Code (set theory); Embedded system; Artificial intelligence; Programming language; Power (physics)","score_opus":0.021533193869213364,"score_gpt":0.24557778809813657,"score_spread":0.2240445942289232,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159176014","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21159236,0.00054555567,0.7798811,0.00028120182,0.000074424286,0.00014036612,0.00003980364,0.0028774808,0.00456762],"genre_scores_gemma":[0.93568593,0.00010522084,0.06204559,0.00010139459,0.000033361248,0.00012854912,0.00004503556,0.00018196246,0.001672872],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983735,0.00045482378,0.00010858291,0.0004594037,0.0003879403,0.00021570314],"domain_scores_gemma":[0.99577636,0.0021790704,0.00063443783,0.0007408927,0.00035691806,0.00031222746],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015243138,0.00068795343,0.0006698629,0.00060379313,0.0007277355,0.0013482589,0.0014560651,0.0009706213,0.0014892933],"category_scores_gemma":[0.0048871096,0.0005491208,0.0004081382,0.00037434086,0.001902676,0.001354254,0.0013323951,0.000896941,0.00023084255],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025192404,0.00013213546,0.002557155,0.0001376532,0.000069103655,0.00025740263,0.00038665722,0.9024239,0.018761437,0.020808972,0.0008972243,0.05331633],"study_design_scores_gemma":[0.00005217283,0.00010813823,0.0005387779,0.000012978152,0.000023269022,0.000077515055,0.000047550227,0.9663609,0.0086156055,0.022089392,0.0020523379,0.000021319467],"about_ca_topic_score_codex":0.0023017195,"about_ca_topic_score_gemma":0.0018074053,"teacher_disagreement_score":0.0023017195,"about_ca_system_score_codex":0.0007567956,"about_ca_system_score_gemma":0.0008714022,"threshold_uncertainty_score":0.008061469},"labels":[],"label_agreement":null},{"id":"W2159844683","doi":"10.1145/2133352.2133358","title":"Portable and scalable FPGA-based acceleration of a direct linear system solver","year":2012,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Stratix; Field-programmable gate array; Scalability; Embedded system; Software; FPGA prototype; Parallel computing; Computer hardware; Operating system","score_opus":0.021836365035082062,"score_gpt":0.2458732791999477,"score_spread":0.22403691416486562,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159844683","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13979532,0.0003881888,0.784851,0.00035470034,0.0002043936,0.00022814742,0.000573323,0.020856481,0.052748382],"genre_scores_gemma":[0.50077486,0.00023452079,0.4812329,0.00016864842,0.000042236672,0.0001753681,0.0011418159,0.00073110405,0.015498442],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977666,0.000032176726,0.000011021653,0.000025771273,0.00011769331,0.00003665625],"domain_scores_gemma":[0.9997211,0.00010270462,0.000021698705,0.00005807246,0.000076622026,0.000019739513],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026719837,0.00061314396,0.00030938606,0.00032134005,0.000216574,0.00047120918,0.00085939834,0.00032147302,0.009739999],"category_scores_gemma":[0.0007980973,0.00024207769,0.00032073984,0.00039742142,0.00019924334,0.0003926971,0.0003668117,0.00054669316,0.002341715],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008365449,0.0003820548,0.0045146383,0.0005744137,0.00015779762,0.0011696653,0.00026075548,0.37903857,0.12134353,0.032079376,0.033157825,0.4264848],"study_design_scores_gemma":[0.00022271455,0.0002575799,0.0011444698,0.000032355227,0.000027256825,0.00022461054,0.000048825637,0.94018984,0.03611805,0.0025699139,0.019141281,0.000022962839],"about_ca_topic_score_codex":0.0039479034,"about_ca_topic_score_gemma":0.0073615774,"teacher_disagreement_score":0.009739999,"about_ca_system_score_codex":0.0003810968,"about_ca_system_score_gemma":0.0009375929,"threshold_uncertainty_score":0.032583535},"labels":[],"label_agreement":null},{"id":"W2167897136","doi":"10.1145/1534916.1534922","title":"Vector Processing as a Soft Processor Accelerator","year":2009,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":68,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Field-programmable gate array; Scalability; Speedup; Programmer; Vector processor; Register file; Software; Processor design; Computer hardware; Embedded system; Computer architecture; Parallel computing; Instruction set; Operating system","score_opus":0.018669935596102707,"score_gpt":0.26214404327371843,"score_spread":0.24347410767761574,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167897136","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17439318,0.001487117,0.7466582,0.00055267615,0.00040984034,0.00015516684,0.00024310366,0.010741474,0.065359235],"genre_scores_gemma":[0.639833,0.00089649943,0.3056392,0.00034010105,0.00012546603,0.00012349743,0.0004395987,0.00035612145,0.05224658],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997726,0.000033752764,0.000017333059,0.00004046949,0.00009853261,0.00003737259],"domain_scores_gemma":[0.9997359,0.000067292516,0.000036217076,0.000058918686,0.00006412872,0.00003757528],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018257121,0.00034209425,0.00023189152,0.00037837666,0.00021397384,0.0009028182,0.0006793387,0.00024206708,0.009355727],"category_scores_gemma":[0.00046349785,0.0002876291,0.00020722965,0.00046985128,0.00028262168,0.00088844093,0.0006117212,0.0005686033,0.0021667185],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009298577,0.00011680153,0.0018151191,0.00050241925,0.000076747725,0.0004795247,0.00022140043,0.083863966,0.3129582,0.08038052,0.016324492,0.5023309],"study_design_scores_gemma":[0.00025736363,0.0012137009,0.002158983,0.000096757336,0.00010015047,0.00080195523,0.000102826176,0.65539515,0.16386682,0.02920923,0.14672348,0.00007367609],"about_ca_topic_score_codex":0.00085314526,"about_ca_topic_score_gemma":0.0015228384,"teacher_disagreement_score":0.009355727,"about_ca_system_score_codex":0.000362708,"about_ca_system_score_gemma":0.0006934911,"threshold_uncertainty_score":0.03129804},"labels":[],"label_agreement":null},{"id":"W2197062872","doi":"10.1145/2700417","title":"Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Control reconfiguration; Computer science; Fault tolerance; Network topology; Topology (electrical circuits); Spare part; Latency (audio); Algorithm; Logical topology; Distributed computing; Embedded system; Computer network; Mathematics","score_opus":0.03427739235105732,"score_gpt":0.25626357519553833,"score_spread":0.22198618284448102,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2197062872","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022802735,0.00019986859,0.9744118,0.000105373474,0.000029228919,0.000059996324,0.000030578696,0.00051103055,0.0018494178],"genre_scores_gemma":[0.4302799,0.00018648215,0.5665461,0.000089538786,0.000041010502,0.00023421318,0.0001990958,0.00009281482,0.0023308324],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997478,0.000073613075,0.000014784621,0.000058427428,0.000061116545,0.000044172288],"domain_scores_gemma":[0.9996306,0.00020781797,0.000058497237,0.00002998768,0.00005101057,0.000022146518],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004660055,0.00084594643,0.00080904126,0.0010677741,0.0005717449,0.00061670376,0.0009945532,0.00090079894,0.0020380788],"category_scores_gemma":[0.0012002045,0.00046153148,0.00064713915,0.00075724174,0.00042964585,0.0009746881,0.0005585763,0.00056555483,0.00025330196],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009458297,0.00006582673,0.00024114815,0.000059488037,0.000023471175,0.00007617464,0.00005313376,0.86684793,0.00539297,0.006624123,0.0011167024,0.119404465],"study_design_scores_gemma":[0.0000135147375,0.000022958733,0.000040994033,0.000002930417,0.0000036043575,0.000017483264,0.000004064649,0.99685043,0.0006181016,0.0020847358,0.00033769596,0.0000035233818],"about_ca_topic_score_codex":0.0023187415,"about_ca_topic_score_gemma":0.0021442906,"teacher_disagreement_score":0.0023187415,"about_ca_system_score_codex":0.0008205468,"about_ca_system_score_gemma":0.00081616704,"threshold_uncertainty_score":0.0068181157},"labels":[],"label_agreement":null},{"id":"W2296058057","doi":"10.1145/2812813","title":"An Enhanced Adaptive Recoding Rotation CORDIC","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CORDIC; Computer science; Fast Fourier transform; Spurious-free dynamic range; Field-programmable gate array; Trigonometric functions; Twiddle factor; Power of two; Algorithm; Rotation (mathematics); Parallel computing; Computer hardware; Dynamic range; Fourier transform; Mathematics","score_opus":0.04924053905206561,"score_gpt":0.2963204737438354,"score_spread":0.2470799346917698,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2296058057","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06681963,0.0022372208,0.8926191,0.00035166746,0.000615361,0.00030846495,0.00027608895,0.0069220723,0.029850444],"genre_scores_gemma":[0.40966755,0.00092170166,0.5636217,0.0003507545,0.0001740161,0.00015916253,0.00064195646,0.00026928092,0.02419392],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995982,0.000040980092,0.0000366212,0.00007855383,0.00020928957,0.00003650602],"domain_scores_gemma":[0.9994404,0.00005202879,0.0000695727,0.00009360218,0.00032203854,0.000022315673],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024894302,0.0006663876,0.00032553545,0.00078425405,0.0003312458,0.0006817803,0.00079845753,0.00037136473,0.0049468284],"category_scores_gemma":[0.00082838617,0.00017073647,0.00024105208,0.00095803477,0.00025587148,0.0006855848,0.0004020494,0.00035305688,0.001689249],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00059364334,0.000058816164,0.0015879691,0.00039619178,0.000048727263,0.00053535117,0.00018404143,0.025623856,0.16820405,0.019120112,0.009800274,0.773847],"study_design_scores_gemma":[0.00020445658,0.0013170989,0.002212463,0.00017809855,0.00015751302,0.0035488086,0.00010784652,0.4511213,0.373766,0.0028772145,0.16439697,0.000112116235],"about_ca_topic_score_codex":0.002505573,"about_ca_topic_score_gemma":0.0030470092,"teacher_disagreement_score":0.0049468284,"about_ca_system_score_codex":0.0006380432,"about_ca_system_score_gemma":0.0010507596,"threshold_uncertainty_score":0.016548812},"labels":[],"label_agreement":null},{"id":"W2301399139","doi":"10.1145/2827700","title":"CORDIC-Based Enhanced Systolic Array Architecture for QR Decomposition","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"National University of Defense Technology","keywords":"CORDIC; QR decomposition; Systolic array; Computer science; Field-programmable gate array; Parallel computing; Speedup; Multiplexing; MIMO; Computational science; Computer hardware; Algorithm; Embedded system; Channel (broadcasting); Very-large-scale integration","score_opus":0.03008047115474734,"score_gpt":0.2969631896991813,"score_spread":0.26688271854443396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2301399139","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02267604,0.0004212985,0.9644986,0.00012389578,0.00015706349,0.00009406035,0.00010708797,0.0033310375,0.00859094],"genre_scores_gemma":[0.22278647,0.0003767834,0.7680843,0.00018013718,0.000087054344,0.0001261949,0.0003612002,0.00012442245,0.007873444],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997224,0.000050876206,0.000030011723,0.00004992606,0.000116710726,0.000030034744],"domain_scores_gemma":[0.99961495,0.000049246395,0.000045709166,0.000063364256,0.00020752933,0.00001901147],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026420105,0.0005163254,0.00028729803,0.00045353879,0.00025017603,0.0004980393,0.00070962275,0.00031065167,0.005883355],"category_scores_gemma":[0.0006904645,0.00018253832,0.00031517417,0.0006466959,0.00026193,0.0004983724,0.00035295324,0.00045626436,0.0021734112],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006088145,0.00011396317,0.0012626242,0.00037369688,0.00006761799,0.00048170696,0.0001957,0.096513554,0.25102076,0.05357928,0.010473234,0.58530897],"study_design_scores_gemma":[0.00013467862,0.0011143661,0.0008278589,0.000065525164,0.000069346715,0.0008730834,0.00005095266,0.8059489,0.13058417,0.0068497276,0.05341696,0.00006432561],"about_ca_topic_score_codex":0.001656884,"about_ca_topic_score_gemma":0.0025292977,"teacher_disagreement_score":0.005883355,"about_ca_system_score_codex":0.0004786797,"about_ca_system_score_gemma":0.0009273465,"threshold_uncertainty_score":0.019681811},"labels":[],"label_agreement":null},{"id":"W2469520437","doi":"10.1145/2851506","title":"Modular Switched Multiported SRAM-Based Memories","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Modular design; Flexibility (engineering); Embedded system; Computer hardware; Field-programmable gate array; Lookup table; Block (permutation group theory); Port (circuit theory); Static random-access memory; Operating system","score_opus":0.019022050251882847,"score_gpt":0.23963339590136792,"score_spread":0.2206113456494851,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2469520437","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4004202,0.0048567536,0.5468001,0.00042634868,0.00048724687,0.00018917953,0.0006854357,0.0061604558,0.039974272],"genre_scores_gemma":[0.9256682,0.0006972076,0.065635845,0.000204558,0.000070481576,0.00006607065,0.0003139378,0.00006171561,0.007281985],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999031,0.000010504311,0.0000079343945,0.00002350106,0.000035966204,0.000018908155],"domain_scores_gemma":[0.99979097,0.000031641008,0.00004568749,0.00006121853,0.00005487929,0.000015711697],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000101537815,0.00021465246,0.00018637729,0.00038673825,0.00017995934,0.0005586429,0.0012473904,0.00025168856,0.0028268544],"category_scores_gemma":[0.00024109046,0.00013322703,0.00021399322,0.00039187717,0.00022275571,0.001212253,0.0004903252,0.00029230688,0.0006597014],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00055862166,0.00012437318,0.0014829022,0.0005542348,0.00011360339,0.000572001,0.00018897421,0.03758515,0.36900124,0.068127185,0.008139141,0.51355255],"study_design_scores_gemma":[0.00012407487,0.0017744664,0.0019465629,0.00010569445,0.00021919915,0.0016712715,0.000122314,0.3444126,0.5457809,0.030854665,0.0728788,0.00010936804],"about_ca_topic_score_codex":0.0001690635,"about_ca_topic_score_gemma":0.00044230954,"teacher_disagreement_score":0.0028268544,"about_ca_system_score_codex":0.00026165292,"about_ca_system_score_gemma":0.00025790412,"threshold_uncertainty_score":0.009456694},"labels":[],"label_agreement":null},{"id":"W2505954124","doi":"10.1145/2870638","title":"Shared Memory Multicore MicroBlaze System with SMP Linux Support","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; Xilinx","keywords":"MicroBlaze; Computer science; Multi-core processor; Scalability; Embedded system; Shared memory; Field-programmable gate array; Memory hierarchy; Memory bandwidth; Distributed memory; Software; Operating system; Computer architecture; Cache","score_opus":0.015389324904570869,"score_gpt":0.22349674827818922,"score_spread":0.20810742337361834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2505954124","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5484576,0.0031612054,0.35656717,0.00059890264,0.00046881937,0.0006382117,0.0010562825,0.049909193,0.03914267],"genre_scores_gemma":[0.8740598,0.00034794144,0.11230065,0.00031321193,0.00007510323,0.00021247884,0.0010787469,0.0005396032,0.011072476],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99956053,0.00004644948,0.00003083957,0.00009021306,0.00015167349,0.00012027977],"domain_scores_gemma":[0.9995377,0.000068564805,0.00006561531,0.00015438766,0.00010384351,0.000069825095],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003105001,0.0005465457,0.00045094726,0.0004922633,0.0003756828,0.00077309017,0.0018222982,0.0002801263,0.007514499],"category_scores_gemma":[0.00083138916,0.00026761266,0.000340944,0.00039308795,0.00035326832,0.0014892919,0.0015144742,0.0006716538,0.0014042566],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.007176449,0.00071119046,0.0143316565,0.0016465576,0.0004920149,0.0013856422,0.00078987743,0.039336182,0.3724629,0.03424068,0.057735674,0.46969116],"study_design_scores_gemma":[0.0013685513,0.0047002067,0.014245041,0.00015511311,0.00043821588,0.001854274,0.00034986163,0.36698684,0.39030617,0.0073837307,0.21185555,0.0003564624],"about_ca_topic_score_codex":0.0014201548,"about_ca_topic_score_gemma":0.0026520619,"teacher_disagreement_score":0.007514499,"about_ca_system_score_codex":0.0005377472,"about_ca_system_score_gemma":0.00084279454,"threshold_uncertainty_score":0.025138557},"labels":[],"label_agreement":null},{"id":"W2524901373","doi":"10.1145/2964910","title":"Acceleration of k-Means Algorithm Using Altera SDK for OpenCL","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Cluster analysis; Field-programmable gate array; Acceleration; Parallel computing; Throughput; Cluster (spacecraft); Hardware acceleration; Power consumption; Dimension (graph theory); Algorithm; Computational science; Power (physics); Embedded system; Artificial intelligence; Operating system; Wireless","score_opus":0.04420405884421208,"score_gpt":0.289629587082721,"score_spread":0.24542552823850894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2524901373","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12816045,0.0006115402,0.6793791,0.0004956472,0.00038518856,0.00036767495,0.0019018552,0.14381397,0.044884622],"genre_scores_gemma":[0.5314079,0.0002666482,0.43939957,0.0003219793,0.00004361722,0.00048820185,0.0035034507,0.0037427703,0.0208259],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994641,0.00006092064,0.00004563872,0.0000924398,0.00024084382,0.000096107964],"domain_scores_gemma":[0.9992907,0.00019020906,0.00007010251,0.00011068229,0.00029669082,0.000041605286],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037019016,0.0010661529,0.0004123417,0.0010476764,0.00035597812,0.00086558214,0.0016281164,0.0004629448,0.017873004],"category_scores_gemma":[0.0014180277,0.0003373501,0.00037372828,0.00086598593,0.00021641815,0.00060641486,0.00047981925,0.0007711495,0.0051026717],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0024099392,0.0006013215,0.008525512,0.0010317006,0.0002920552,0.0010050151,0.00058477896,0.13514683,0.09192778,0.015236026,0.10268021,0.64055884],"study_design_scores_gemma":[0.00052805507,0.00055062585,0.0038610941,0.00006561741,0.000092536444,0.00052244886,0.00013224676,0.7886175,0.12705617,0.0037016731,0.074765116,0.00010690057],"about_ca_topic_score_codex":0.0045569898,"about_ca_topic_score_gemma":0.004640945,"teacher_disagreement_score":0.017873004,"about_ca_system_score_codex":0.00100713,"about_ca_system_score_gemma":0.0010887748,"threshold_uncertainty_score":0.059791207},"labels":[],"label_agreement":null},{"id":"W2559901034","doi":"10.1145/2974022","title":"Microarchitecture and Circuits for a 200 MHz Out-of-Order Soft Processor Memory System","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Microarchitecture; Cache; Field-programmable gate array; Embedded system; Computer architecture; Out-of-order execution; Parallel computing; Pipeline burst cache; CPU cache; Computer hardware; Cache coloring","score_opus":0.01774130155481339,"score_gpt":0.24271252960455242,"score_spread":0.224971228049739,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2559901034","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6309208,0.0016252771,0.2906325,0.0015078591,0.00026807556,0.00026384837,0.0007028677,0.006483468,0.06759522],"genre_scores_gemma":[0.9129354,0.00021278752,0.071134895,0.0002605094,0.00002830807,0.00010784307,0.00016303164,0.00010848013,0.015048694],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999461,0.0000067201318,0.0000037412724,0.00000828474,0.000022051448,0.000013083703],"domain_scores_gemma":[0.9999342,0.000024075713,0.000011722001,0.000009650461,0.000013417275,0.000006911952],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000042345106,0.00021645591,0.00010695414,0.00030921414,0.0003055251,0.00052797515,0.00037759275,0.00029468365,0.006949085],"category_scores_gemma":[0.00020599268,0.00016214163,0.000095942996,0.0002216014,0.00013022713,0.00035366663,0.00014940783,0.00028947918,0.00072393456],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00060182717,0.00022151621,0.0048659355,0.0003833733,0.000044602282,0.00096022047,0.00037447963,0.06798816,0.6526431,0.068637356,0.012137855,0.19114166],"study_design_scores_gemma":[0.00026105135,0.0017971038,0.009478705,0.00009878728,0.0001201822,0.0017040415,0.0002517627,0.5831714,0.30389497,0.019890077,0.079230934,0.00010091192],"about_ca_topic_score_codex":0.0021237754,"about_ca_topic_score_gemma":0.0049930294,"teacher_disagreement_score":0.006949085,"about_ca_system_score_codex":0.00049994374,"about_ca_system_score_gemma":0.00055802765,"threshold_uncertainty_score":0.023247063},"labels":[],"label_agreement":null},{"id":"W2570060992","doi":"10.1145/2996468","title":"The First 25 Years of the FPL Conference","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Australian Research Council; Engineering and Physical Sciences Research Council","keywords":"Computer science; Field (mathematics); Operations research; Mathematics","score_opus":0.01994249000948225,"score_gpt":0.23192193436676956,"score_spread":0.2119794443572873,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2570060992","genre_codex":"review","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010540733,0.39267793,0.027262863,0.08150071,0.24481781,0.00029004784,0.0024080565,0.0019250311,0.23857687],"genre_scores_gemma":[0.110349864,0.22107483,0.022828922,0.022506008,0.11921938,0.000497793,0.005670672,0.002651551,0.49520096],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9933615,0.0009877326,0.00030911036,0.00083839364,0.0035709597,0.0009322875],"domain_scores_gemma":[0.98716265,0.0017538202,0.00072674797,0.00074664777,0.0066503454,0.0029596975],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.008842944,0.0018274733,0.0011557956,0.005506038,0.0017772982,0.009275551,0.0019356294,0.0030718732,0.033483222],"category_scores_gemma":[0.016046515,0.00053954957,0.00095767895,0.0043873433,0.001996765,0.0046407706,0.0052858423,0.0036799507,0.028794013],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003867094,0.00012679465,0.00076711725,0.0014878928,0.00006846017,0.0006334403,0.00042447224,0.0017150645,0.002825616,0.025526578,0.582507,0.38353088],"study_design_scores_gemma":[0.000012692098,0.00006253911,0.0005034754,0.00035438602,0.00001200461,0.00013006479,0.00008976846,0.00019046837,0.0010794721,0.0024867596,0.9950584,0.00002007072],"about_ca_topic_score_codex":0.0016573385,"about_ca_topic_score_gemma":0.002377703,"teacher_disagreement_score":0.033483222,"about_ca_system_score_codex":0.005911467,"about_ca_system_score_gemma":0.00492696,"threshold_uncertainty_score":0.112012565},"labels":[],"label_agreement":null},{"id":"W2600117321","doi":"10.1145/3027486","title":"Hoplite","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Crossbar switch; Field-programmable gate array; Router; Lookup table; Deflection routing; Overlay; Embedded system; Network packet; Network on a chip; Parallel computing; Computer network; Computer hardware; Routing protocol; Operating system; Static routing","score_opus":0.023791759575589093,"score_gpt":0.25333149139893907,"score_spread":0.22953973182334997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2600117321","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05929485,0.003033062,0.20456114,0.0012739185,0.0011682878,0.00076437014,0.011308692,0.13659689,0.58199877],"genre_scores_gemma":[0.35836506,0.0018899196,0.17955314,0.0022926922,0.00020225701,0.0009138613,0.030257579,0.013007851,0.41351768],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99974686,0.000020447638,0.000010187986,0.0000531392,0.00010275674,0.000066650224],"domain_scores_gemma":[0.9997582,0.000050699586,0.000017571023,0.000070947164,0.00006615482,0.000036511065],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032024822,0.0007221155,0.00031347954,0.00050855504,0.00035901304,0.0011413133,0.0013982407,0.00074662245,0.117073216],"category_scores_gemma":[0.00075473136,0.00041683132,0.00033512322,0.00034076264,0.00026041776,0.001731115,0.0010499251,0.00068368966,0.03287558],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018896651,0.0003631837,0.0029092226,0.0014769806,0.00011865015,0.00053761597,0.00024299618,0.009389813,0.06759789,0.054486196,0.41668358,0.44430423],"study_design_scores_gemma":[0.000277285,0.0005404238,0.0014045178,0.00010770907,0.00005239038,0.0006101937,0.00007163976,0.027526092,0.05460396,0.008318367,0.906391,0.000096438984],"about_ca_topic_score_codex":0.0007414183,"about_ca_topic_score_gemma":0.0016979382,"teacher_disagreement_score":0.117073216,"about_ca_system_score_codex":0.00047890743,"about_ca_system_score_gemma":0.0005931465,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2604877941","doi":"10.1145/3024063","title":"Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Verilog; Computer science; FPGA prototype; Bitstream; Embedded system; Routing (electronic design automation); Application-specific integrated circuit; Standard cell; Reconfigurable computing; Computer architecture; Computer hardware; Integrated circuit; Algorithm; Operating system","score_opus":0.012995821058801689,"score_gpt":0.21814816057302946,"score_spread":0.2051523395142278,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2604877941","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06632529,0.00025129566,0.90985084,0.000112699905,0.00008981638,0.00026817876,0.0007045625,0.0067224824,0.015674872],"genre_scores_gemma":[0.49987158,0.00041028624,0.49230528,0.00013838164,0.000021088199,0.0002890908,0.0009504462,0.00080744823,0.0052064015],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997392,0.00005448129,0.00001901242,0.00002997447,0.000121013545,0.000036263336],"domain_scores_gemma":[0.9995067,0.0002177272,0.00005362713,0.00012000164,0.000092184026,0.000009759391],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041591324,0.00054506277,0.0001890841,0.0003077906,0.00020190023,0.0005314266,0.0006353517,0.00028785595,0.0054044747],"category_scores_gemma":[0.0010559703,0.00020425669,0.00034074447,0.00015839514,0.0002661516,0.00046385408,0.00022625289,0.00039194743,0.00092874974],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002888936,0.00017676706,0.0023198517,0.0010980412,0.00007943465,0.00079095125,0.00021397852,0.4892213,0.19029309,0.08004429,0.007360955,0.2281125],"study_design_scores_gemma":[0.00011066847,0.00037802567,0.000695051,0.000094391115,0.0000634261,0.0005339351,0.000056765613,0.70210326,0.23155273,0.014658094,0.04972442,0.000029334155],"about_ca_topic_score_codex":0.0012293145,"about_ca_topic_score_gemma":0.0026071996,"teacher_disagreement_score":0.0054044747,"about_ca_system_score_codex":0.0005240841,"about_ca_system_score_gemma":0.00078299025,"threshold_uncertainty_score":0.018079758},"labels":[],"label_agreement":null},{"id":"W2620282837","doi":"10.1145/3053679","title":"Microarchitectural Comparison of the MXP and Octavo Soft-Processor FPGA Overlays","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Overlay; Verilog; Embedded system; Parallel computing; Computer hardware; Computer architecture; Operating system","score_opus":0.025317810919695073,"score_gpt":0.2779658604078253,"score_spread":0.2526480494881302,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2620282837","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9788052,0.00026788696,0.008455851,0.000059166137,0.000034793225,0.000033982702,0.00014012313,0.00070738455,0.0114955595],"genre_scores_gemma":[0.9915929,0.000083608764,0.0056063365,0.000021187723,0.0000045632446,0.00003137527,0.00019374103,0.0000496954,0.0024166526],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997594,0.000025344276,0.000016274817,0.00004346234,0.00009602934,0.000059490674],"domain_scores_gemma":[0.99962723,0.00009798962,0.000048621157,0.00007718841,0.000103619925,0.00004531121],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017110593,0.0002216521,0.00019413797,0.0003910256,0.00015434615,0.0004547,0.00063359266,0.00016085365,0.0037054673],"category_scores_gemma":[0.00092840526,0.00015457519,0.00013104854,0.00031137487,0.000235469,0.00046518975,0.0004580063,0.0002548268,0.0003542163],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0057092514,0.00037780337,0.017106358,0.0009549317,0.00016435025,0.0009769902,0.00045304635,0.20639205,0.47490564,0.012532456,0.007767107,0.27265996],"study_design_scores_gemma":[0.0005292137,0.006617043,0.048722476,0.00011880663,0.00019036392,0.00094343716,0.0005583982,0.5782791,0.33241674,0.0024747925,0.029074749,0.000074835065],"about_ca_topic_score_codex":0.001324885,"about_ca_topic_score_gemma":0.0026356345,"teacher_disagreement_score":0.0037054673,"about_ca_system_score_codex":0.00033618338,"about_ca_system_score_gemma":0.000474933,"threshold_uncertainty_score":0.012396038},"labels":[],"label_agreement":null},{"id":"W2731391612","doi":"10.1145/3079757","title":"Reducing the Performance Gap between Soft Scalar CPUs and Custom Hardware with TILT","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer science; Field-programmable gate array; Benchmark (surveying); Parallel computing; Throughput; Embedded system; Computer hardware","score_opus":0.026581017701235183,"score_gpt":0.2510548389281125,"score_spread":0.22447382122687728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2731391612","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90179586,0.0010862249,0.07720327,0.0002963791,0.0001556825,0.0000585016,0.00017790658,0.0040095313,0.015216628],"genre_scores_gemma":[0.9648206,0.00018484994,0.032672666,0.00012381643,0.00001864975,0.000033943725,0.00023023822,0.00019634322,0.0017189372],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994174,0.00006457918,0.00004586719,0.0001083046,0.00021857483,0.00014520882],"domain_scores_gemma":[0.99908924,0.00027218575,0.00014521417,0.0002871073,0.00013730521,0.000068914036],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005413216,0.0007100672,0.0003047998,0.00047148034,0.0002649235,0.000733847,0.0009669381,0.00021819171,0.0030405282],"category_scores_gemma":[0.0020875381,0.00023131515,0.00032062244,0.00059532054,0.00037654795,0.0012975835,0.0009238621,0.00059806625,0.0004920707],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022318463,0.0004595658,0.024781354,0.00071724865,0.0001770828,0.0006607696,0.00035680705,0.20442937,0.29064867,0.026999801,0.011967051,0.43657032],"study_design_scores_gemma":[0.00017808456,0.0032767407,0.013152081,0.000065138054,0.00016931674,0.0005667072,0.000273175,0.68365026,0.26796156,0.010759819,0.019863822,0.00008325502],"about_ca_topic_score_codex":0.0017553079,"about_ca_topic_score_gemma":0.0033233566,"teacher_disagreement_score":0.0030405282,"about_ca_system_score_codex":0.0009427637,"about_ca_system_score_gemma":0.0010498225,"threshold_uncertainty_score":0.010171533},"labels":[],"label_agreement":null},{"id":"W2782868422","doi":"10.1145/3093741","title":"High-Performance Instruction Scheduling Circuits for Superscalar Out-of-Order Soft Processors","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Debugging; Scheduling (production processes); Processor design; Parallel computing; Out-of-order execution; Soft error; Superscalar; Embedded system; Electronic circuit; Computer architecture; Operating system","score_opus":0.02202369458145535,"score_gpt":0.25132756893974745,"score_spread":0.2293038743582921,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2782868422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3531566,0.0009864302,0.6163503,0.00047074407,0.0002196031,0.00018065627,0.0001701025,0.0039010611,0.024564553],"genre_scores_gemma":[0.86774564,0.0002269032,0.12684561,0.000117795345,0.000048345144,0.000052807492,0.000106401865,0.00013066242,0.0047259405],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99988866,0.000016850861,0.000008035995,0.000014133099,0.00005112905,0.000021186714],"domain_scores_gemma":[0.999746,0.000084504696,0.000061008126,0.000034378983,0.00005555542,0.000018527791],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011396393,0.0002801971,0.00013722674,0.0002942061,0.00028176905,0.0007002799,0.0006310269,0.00017176813,0.0037486334],"category_scores_gemma":[0.00063148263,0.00013879008,0.00012182256,0.0003993484,0.00017185824,0.00052310387,0.00018070595,0.00042815495,0.0004231286],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005783414,0.00030724268,0.0026232898,0.00042825195,0.000056138622,0.00035748957,0.00024233217,0.116079785,0.34010378,0.12726161,0.01066205,0.40129966],"study_design_scores_gemma":[0.00016187645,0.0009341983,0.002225276,0.000057241698,0.00007738629,0.00030697463,0.00012650632,0.7123982,0.2244515,0.02829889,0.030919507,0.00004253209],"about_ca_topic_score_codex":0.0017713155,"about_ca_topic_score_gemma":0.006281589,"teacher_disagreement_score":0.0037486334,"about_ca_system_score_codex":0.0010094292,"about_ca_system_score_gemma":0.0009507363,"threshold_uncertainty_score":0.0125404},"labels":[],"label_agreement":null},{"id":"W2793377509","doi":"10.1145/3154425","title":"Enhancing FPGAs with Magnetic Tunnel Junction-Based Block RAMs","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static random-access memory; Field-programmable gate array; Computer science; Scalability; Magnetoresistive random-access memory; Tunnel magnetoresistance; Block (permutation group theory); Embedded system; Transistor; Logic block; Computer hardware; Non-volatile memory; Electrical engineering; Random access memory; Materials science; Voltage; Nanotechnology; Engineering","score_opus":0.01211371524792153,"score_gpt":0.22261954629119857,"score_spread":0.21050583104327703,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2793377509","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8919763,0.0022856398,0.078799844,0.00027973842,0.00021079586,0.00007684066,0.00025516492,0.0036759821,0.022439772],"genre_scores_gemma":[0.9609185,0.00035882642,0.034986455,0.0000878079,0.000022142935,0.000030331483,0.00015003557,0.000083485225,0.00336245],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99991226,0.000012197265,0.000005155956,0.000012145404,0.000033743505,0.000024470644],"domain_scores_gemma":[0.99982905,0.00004627323,0.00003371085,0.00003568762,0.0000419929,0.000013251031],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012426553,0.0002521771,0.00017969958,0.000234329,0.00011496175,0.00032411836,0.0007019694,0.00020235815,0.0023055573],"category_scores_gemma":[0.00043447164,0.000117047406,0.0001543366,0.00021104055,0.00010929097,0.0007055148,0.00025014693,0.00017019131,0.00056171964],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008147206,0.00031080804,0.0048556235,0.00076035573,0.00011408707,0.00083360664,0.00017452335,0.09866058,0.6946908,0.010499305,0.006627496,0.18165801],"study_design_scores_gemma":[0.00021040156,0.0034341477,0.006305901,0.0001049399,0.00020285361,0.0010559711,0.00013839747,0.3164145,0.6124496,0.003137874,0.05647197,0.000073500945],"about_ca_topic_score_codex":0.0004939547,"about_ca_topic_score_gemma":0.0015512133,"teacher_disagreement_score":0.0023055573,"about_ca_system_score_codex":0.00023548133,"about_ca_system_score_gemma":0.00018539006,"threshold_uncertainty_score":0.0077129006},"labels":[],"label_agreement":null},{"id":"W2794057135","doi":"10.1145/3158229","title":"Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP)","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science; Control reconfiguration; Lookup table; Static timing analysis; Margin (machine learning); Gate array; Field-programmable gate array; Embedded system; Real-time computing; Detector; Telecommunications","score_opus":0.027397413193962633,"score_gpt":0.2632024982781645,"score_spread":0.23580508508420187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794057135","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33081853,0.00081891427,0.63272506,0.00025855078,0.00016844881,0.000105674975,0.0002718459,0.027138961,0.007694004],"genre_scores_gemma":[0.92095673,0.000057366586,0.07710299,0.00012166718,0.000028297707,0.000035440204,0.00011318553,0.00027792744,0.0013063112],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995627,0.000066168686,0.00002314496,0.00009720947,0.00018484943,0.000066031265],"domain_scores_gemma":[0.99782276,0.0004907545,0.00041917773,0.0009481945,0.0002353321,0.00008388609],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038224563,0.0006028512,0.00030762955,0.000753904,0.00025836137,0.0006326371,0.0011832258,0.00029078865,0.0027647046],"category_scores_gemma":[0.001666745,0.00018609068,0.00022731413,0.00039433327,0.00045318072,0.00070050213,0.0005694013,0.0005710628,0.00037633712],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008268007,0.0002936852,0.010413904,0.0002840911,0.000085265616,0.0005005762,0.0003130589,0.073101535,0.36119503,0.010233366,0.0070886426,0.535664],"study_design_scores_gemma":[0.00007695692,0.0014736628,0.009442656,0.0000429607,0.00012749877,0.0010584197,0.00007121997,0.5287403,0.4382098,0.0052461005,0.015417527,0.000092971386],"about_ca_topic_score_codex":0.0011903476,"about_ca_topic_score_gemma":0.0027884752,"teacher_disagreement_score":0.0027647046,"about_ca_system_score_codex":0.00050454127,"about_ca_system_score_gemma":0.00056042575,"threshold_uncertainty_score":0.009248853},"labels":[],"label_agreement":null},{"id":"W2794259726","doi":"10.1145/3182394","title":"An Evaluation on the Accuracy of the Minimum-Width Transistor Area Models in Ranking the Layout Area of FPGA Architectures","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Multiplexer; Computer science; Adder; Field-programmable gate array; Ranking (information retrieval); Computer engineering; Algorithm; Artificial intelligence; Computer hardware; Multiplexing","score_opus":0.04023300561660837,"score_gpt":0.2535090742876795,"score_spread":0.21327606867107113,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794259726","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6418867,0.0036752792,0.33580446,0.0004898178,0.00018635526,0.00012328848,0.0012776285,0.0052515413,0.01130496],"genre_scores_gemma":[0.9131299,0.0005066776,0.084002934,0.00006640658,0.00002155014,0.000053781536,0.0006583032,0.0003212372,0.0012392199],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99702424,0.0010175029,0.00016394717,0.00033199825,0.0012683321,0.00019403998],"domain_scores_gemma":[0.9839998,0.010602122,0.0010172583,0.0022966862,0.0019566265,0.00012752555],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003058093,0.0011174339,0.00062184874,0.0017721326,0.0003565037,0.0012897392,0.0016747669,0.0008057139,0.0017713684],"category_scores_gemma":[0.018612672,0.0004466682,0.0008388278,0.0010020154,0.0003817278,0.0018479694,0.0005597051,0.0005307285,0.0004597194],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040361122,0.00006249778,0.010890994,0.0002094942,0.00012474612,0.000099103316,0.000094567826,0.87601626,0.009365646,0.0019505965,0.0010714325,0.099711016],"study_design_scores_gemma":[0.000020738027,0.00031469084,0.004299442,0.000053965763,0.000048582464,0.00016501495,0.00006333109,0.9774624,0.014554029,0.0010733819,0.0019097917,0.000034627068],"about_ca_topic_score_codex":0.0047885384,"about_ca_topic_score_gemma":0.0066850036,"teacher_disagreement_score":0.0047885384,"about_ca_system_score_codex":0.0011596306,"about_ca_system_score_gemma":0.00079130416,"threshold_uncertainty_score":0.016172945},"labels":[],"label_agreement":null},{"id":"W2883647869","doi":"10.1145/3195800","title":"Wotan","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Benchmark (surveying); Field-programmable gate array; Routing (electronic design automation); Parallel computing; Lookup table; Embedded system","score_opus":0.014460874857942226,"score_gpt":0.2214055918945223,"score_spread":0.20694471703658007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2883647869","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025672555,0.0021772427,0.25756824,0.00093635917,0.0017482494,0.00088016764,0.05668639,0.19053653,0.46379438],"genre_scores_gemma":[0.16009602,0.0022533059,0.29601958,0.0015896045,0.00031341182,0.0015791327,0.18383862,0.03467722,0.31963313],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99924123,0.00006771295,0.000059569156,0.0002147143,0.0003314396,0.000085391075],"domain_scores_gemma":[0.9989704,0.00017854552,0.0001036716,0.0003178659,0.00037037677,0.00005913162],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006559126,0.0012806125,0.00056262274,0.002192779,0.0006262208,0.0022522146,0.0015811448,0.0007488464,0.122115724],"category_scores_gemma":[0.003287139,0.00068664015,0.00059315754,0.0014442062,0.0002884249,0.0025766103,0.0015467472,0.0009048019,0.07059503],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005471561,0.00016793469,0.005974973,0.0010591423,0.00013000522,0.00023991818,0.00017631828,0.009432428,0.011972514,0.037359923,0.39331168,0.5396279],"study_design_scores_gemma":[0.00011111515,0.00014782406,0.002215244,0.00014316413,0.000060682894,0.0004060998,0.0000986433,0.04655074,0.020286681,0.021422837,0.9084737,0.00008328357],"about_ca_topic_score_codex":0.001770899,"about_ca_topic_score_gemma":0.0040608104,"teacher_disagreement_score":0.122115724,"about_ca_system_score_codex":0.00060809765,"about_ca_system_score_gemma":0.001130962,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2901251593","doi":"10.1145/3243930","title":"Automated Synthesis of Streaming Transfer Level Hardware Designs","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; High-level synthesis; Compiler; Field-programmable gate array; Register-transfer level; Computer architecture; Parallel computing; Logic synthesis; Embedded system; Computer engineering; Algorithm; Programming language; Logic gate","score_opus":0.05127269178761057,"score_gpt":0.27312280344575146,"score_spread":0.2218501116581409,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2901251593","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.052407898,0.0001351355,0.93868643,0.000053255997,0.000026188369,0.00010504309,0.0001691694,0.0024118263,0.006004937],"genre_scores_gemma":[0.4541822,0.00019045785,0.5423196,0.000057051708,0.000018098988,0.00018176112,0.00040411606,0.00031335693,0.0023333223],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99966335,0.00007142826,0.000029266223,0.0000489527,0.00014254141,0.000044472283],"domain_scores_gemma":[0.99947566,0.00025403025,0.00006310897,0.00008948558,0.00010397232,0.000013724772],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039732235,0.00056023186,0.0002552801,0.00041933695,0.00021474967,0.0004926785,0.0005476964,0.00028570692,0.0030227553],"category_scores_gemma":[0.0009245309,0.00024515856,0.00051065325,0.00028669604,0.00039805274,0.0004335918,0.00032326014,0.0004152269,0.0005283965],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019407822,0.000092646645,0.0012012915,0.00067603204,0.000042630076,0.00042632213,0.0002694534,0.5465898,0.19170012,0.046930805,0.0020273041,0.2098495],"study_design_scores_gemma":[0.000033586195,0.00025255026,0.0002739515,0.000037475544,0.000026081556,0.00011466346,0.000031029587,0.880723,0.0959006,0.014001725,0.008591231,0.000014113742],"about_ca_topic_score_codex":0.0007244346,"about_ca_topic_score_gemma":0.0010013182,"teacher_disagreement_score":0.0030227553,"about_ca_system_score_codex":0.0004477508,"about_ca_system_score_gemma":0.0008322614,"threshold_uncertainty_score":0.010112166},"labels":[],"label_agreement":null},{"id":"W2903688003","doi":"10.1145/3242898","title":"You Cannot Improve What You Do not Measure","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Application-specific integrated circuit; Field-programmable gate array; Computer science; Reconfigurability; Convolutional neural network; Digital signal processing; Embedded system; Computer architecture; Ranging; Block (permutation group theory); FPGA prototype; Computer hardware; Computer engineering; Artificial intelligence","score_opus":0.020777876234960652,"score_gpt":0.24979059229416795,"score_spread":0.22901271605920728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2903688003","genre_codex":"commentary","genre_gemma":"commentary","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"commentary","genre_consensus":"commentary","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012714469,0.03812467,0.032359555,0.7503337,0.05587641,0.00023966705,0.0027947526,0.0022015339,0.10535521],"genre_scores_gemma":[0.27963865,0.03067248,0.060939968,0.5178532,0.02202669,0.0009515516,0.0022571294,0.0033105165,0.08234984],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9680734,0.012271759,0.002095588,0.004859846,0.011021199,0.0016780915],"domain_scores_gemma":[0.91451615,0.03313825,0.008397066,0.011046307,0.025508098,0.007394113],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.024203228,0.0021016772,0.0018848932,0.0029514998,0.004021974,0.01246639,0.0021277384,0.0058325296,0.03365992],"category_scores_gemma":[0.15522608,0.00063953234,0.0014960258,0.0023828968,0.0116847195,0.02133299,0.0071668415,0.01211607,0.026465585],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004600321,0.00025707003,0.015859488,0.0015828105,0.0007723009,0.00035264553,0.001773604,0.0007535901,0.00084502297,0.07707767,0.54579014,0.35447553],"study_design_scores_gemma":[0.00012309199,0.00038053867,0.0054402407,0.003793576,0.0003699141,0.0010830788,0.003290208,0.0010710345,0.001985578,0.15718384,0.82500684,0.0002719905],"about_ca_topic_score_codex":0.0040473104,"about_ca_topic_score_gemma":0.003388165,"teacher_disagreement_score":0.03365992,"about_ca_system_score_codex":0.003903883,"about_ca_system_score_gemma":0.0049124286,"threshold_uncertainty_score":0.12800044},"labels":[],"label_agreement":null},{"id":"W2911751195","doi":"10.1145/3301298","title":"COFFE 2","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":62,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Lookup table; Block (permutation group theory); Embedded system; Computer architecture; Interface (matter); Computer hardware; Parallel computing; Operating system","score_opus":0.009955210054345838,"score_gpt":0.2020108655535977,"score_spread":0.19205565549925188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2911751195","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03937072,0.0017936574,0.61375856,0.00052280084,0.0005125829,0.0005864614,0.017701028,0.16922174,0.15653232],"genre_scores_gemma":[0.37092167,0.0015711412,0.41174603,0.00127338,0.00013314944,0.00123106,0.04806228,0.028314773,0.13674651],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995988,0.00004625225,0.00002876352,0.00008016909,0.00018438425,0.000061690705],"domain_scores_gemma":[0.9993912,0.00024687374,0.00004692716,0.000118531985,0.00016677316,0.00002960218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048741276,0.0012442357,0.00038836902,0.0008772852,0.0003463586,0.001235439,0.0013413356,0.00078202237,0.06598276],"category_scores_gemma":[0.0018371608,0.00061761844,0.0008405633,0.00048896304,0.00031617907,0.0011980429,0.0007815381,0.0008217957,0.011439641],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001247915,0.00022450293,0.005426362,0.0022694783,0.00019280192,0.0010205769,0.00034686344,0.09747601,0.06016266,0.06833924,0.33383742,0.42945614],"study_design_scores_gemma":[0.0004622868,0.00040008084,0.0023238359,0.00029460722,0.00010130379,0.0014085895,0.000086659886,0.31492943,0.07859244,0.022546208,0.57871425,0.0001401904],"about_ca_topic_score_codex":0.001982463,"about_ca_topic_score_gemma":0.0042451895,"teacher_disagreement_score":0.06598276,"about_ca_system_score_codex":0.0007429938,"about_ca_system_score_gemma":0.00085565646,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2967974643","doi":"10.1145/3337930","title":"Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Router; Field-programmable gate array; Overhead (engineering); Machine learning; Routing (electronic design automation); Artificial intelligence; Parallel computing; Embedded system; Computer network; Operating system","score_opus":0.02643159447038476,"score_gpt":0.2736213146217128,"score_spread":0.24718972015132804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2967974643","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026180528,0.00027850998,0.9707879,0.00016227645,0.000041970954,0.000036357455,0.00005665082,0.001689702,0.0007660774],"genre_scores_gemma":[0.704444,0.00031023877,0.29114422,0.00013350986,0.00009333736,0.0001129869,0.00023153711,0.00017350657,0.0033567257],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996006,0.00008012062,0.000024761792,0.000115231844,0.00012319766,0.000056095232],"domain_scores_gemma":[0.9986248,0.0006326175,0.00025348747,0.00015913963,0.00028270477,0.000047321726],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069636136,0.0011228209,0.00063280057,0.0008608872,0.00033880596,0.00064457854,0.001327937,0.00072027976,0.0018468624],"category_scores_gemma":[0.0026378615,0.00044362873,0.0005048277,0.0006554558,0.00038843826,0.0013214458,0.00048785176,0.0012137954,0.00042236314],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006215496,0.000067984576,0.0019870335,0.00003266624,0.000033119104,0.00004205098,0.000020909083,0.87098444,0.002756589,0.0014878924,0.0009388069,0.1215864],"study_design_scores_gemma":[0.0000018849132,0.000012478867,0.000121808414,0.0000015597149,0.0000025589704,0.000007504581,0.0000015656268,0.9986186,0.0005594081,0.0005648981,0.00010516305,0.0000025930487],"about_ca_topic_score_codex":0.0061665103,"about_ca_topic_score_gemma":0.0086137075,"teacher_disagreement_score":0.0061665103,"about_ca_system_score_codex":0.0010044164,"about_ca_system_score_gemma":0.001100883,"threshold_uncertainty_score":0.0122612715},"labels":[],"label_agreement":null},{"id":"W2972436488","doi":"10.1145/3354188","title":"FRoC 2.0","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Static random-access memory; Node (physics); Embedded system; Voltage; Power consumption; Power (physics); Computer hardware; Electrical engineering","score_opus":0.007840059544261183,"score_gpt":0.18944967565920878,"score_spread":0.1816096161149476,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2972436488","genre_codex":"software","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010997657,0.0010979873,0.21329546,0.0006428355,0.00047512547,0.0011798335,0.02910157,0.6084699,0.13473968],"genre_scores_gemma":[0.14102891,0.0018869139,0.3699259,0.0025848662,0.00022104812,0.0025480762,0.10599019,0.23250265,0.14331144],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99917454,0.00007667557,0.000048013524,0.00014626555,0.00041493218,0.00013947643],"domain_scores_gemma":[0.9991315,0.00030145125,0.00007711093,0.00017311532,0.0002682385,0.00004862212],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001232507,0.0017859506,0.00080836314,0.0016739547,0.00039004555,0.001664551,0.0041560563,0.0015345432,0.11617654],"category_scores_gemma":[0.003882167,0.0014726873,0.0013253336,0.00066154485,0.0006911323,0.0020820312,0.0014206783,0.0019396001,0.04614284],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001583653,0.00030043552,0.0033607725,0.002075187,0.00015679392,0.0010068318,0.00046420496,0.011349533,0.03751897,0.049967732,0.6542886,0.23792735],"study_design_scores_gemma":[0.00061451906,0.00030103987,0.0023390548,0.000311536,0.00006592321,0.0013902868,0.00008237769,0.04734649,0.048494402,0.01443071,0.88441116,0.00021245478],"about_ca_topic_score_codex":0.004274286,"about_ca_topic_score_gemma":0.0040982473,"teacher_disagreement_score":0.11617654,"about_ca_system_score_codex":0.0009462784,"about_ca_system_score_gemma":0.0016265444,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2999408974","doi":"10.1145/3372490","title":"Fast Turnaround HLS Debugging Using Dependency Analysis and Debug Overlays","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Background debug mode interface; Computer science; Embedded system; Overlay; Overhead (engineering); Software bug; Algorithmic program debugging; Computer architecture; Software; Operating system","score_opus":0.033395703841895906,"score_gpt":0.2580288927057229,"score_spread":0.22463318886382697,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2999408974","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18284565,0.00030150748,0.7584624,0.0003061945,0.00006302582,0.00014726413,0.000388607,0.052343868,0.005141482],"genre_scores_gemma":[0.79641455,0.00012016361,0.19923031,0.000100123936,0.000018717452,0.000089056055,0.00035530006,0.0013072996,0.0023644737],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988348,0.00032459575,0.00007200637,0.00019799062,0.00041763668,0.00015303527],"domain_scores_gemma":[0.9961682,0.0017471476,0.00039746295,0.0012322491,0.00034430617,0.00011068676],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009098411,0.0010155418,0.00039412954,0.0011584492,0.00031151294,0.00079104706,0.0008060936,0.00038552718,0.0046596327],"category_scores_gemma":[0.0048385304,0.00039694927,0.00036760006,0.00047130667,0.000579662,0.0015910685,0.0017261475,0.0007417593,0.00067841285],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018629453,0.00039034954,0.022910763,0.00040219666,0.00011915221,0.0010444894,0.0018133498,0.11415115,0.17939043,0.021724375,0.012595666,0.64359516],"study_design_scores_gemma":[0.00014680765,0.00059015315,0.004867884,0.000095651,0.00009207873,0.0006238621,0.000345735,0.6861015,0.26867798,0.014989802,0.023377337,0.000091214344],"about_ca_topic_score_codex":0.0015272509,"about_ca_topic_score_gemma":0.0025648482,"teacher_disagreement_score":0.0046596327,"about_ca_system_score_codex":0.0005742835,"about_ca_system_score_gemma":0.00079127436,"threshold_uncertainty_score":0.0155879855},"labels":[],"label_agreement":null},{"id":"W3004351771","doi":"10.1145/2892641","title":"Fine-Grained Interconnect Synthesis","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Interconnection; Computer architecture; Latency (audio); Embedded system; Field-programmable gate array; Task (project management); Arbiter; Key (lock); Verilog; Process (computing); High-level synthesis; Computer hardware; Operating system; Computer network; Telecommunications","score_opus":0.017385105100770487,"score_gpt":0.22412332494544118,"score_spread":0.2067382198446707,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3004351771","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06233884,0.00041633524,0.9021073,0.0002074592,0.00015807307,0.00016234769,0.00052196434,0.007284827,0.02680282],"genre_scores_gemma":[0.4489516,0.00026772503,0.5387196,0.00019906502,0.000036507907,0.00019397416,0.00075275137,0.00076551817,0.010113324],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99969006,0.00003343876,0.000021870192,0.00006036153,0.00013509765,0.00005912994],"domain_scores_gemma":[0.9996026,0.00012375737,0.000044766417,0.00011227423,0.000101609934,0.000014884056],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028726377,0.00047375154,0.0003138767,0.00046459062,0.00030248074,0.0006569017,0.0006215868,0.00042842218,0.006028037],"category_scores_gemma":[0.00081582373,0.0002823098,0.00044490828,0.0003431225,0.00038732155,0.00070641737,0.00045415593,0.000536328,0.0010467811],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012917025,0.00009333822,0.0010790663,0.0005907855,0.000040865092,0.00036130048,0.00018653816,0.46209833,0.23054087,0.06335726,0.009736491,0.231786],"study_design_scores_gemma":[0.00006104559,0.00029066164,0.0005885337,0.000060727856,0.00003427268,0.00025858823,0.000057725363,0.8051407,0.12352625,0.02592916,0.044015825,0.000036358946],"about_ca_topic_score_codex":0.0012739688,"about_ca_topic_score_gemma":0.0028138233,"teacher_disagreement_score":0.006028037,"about_ca_system_score_codex":0.00071438163,"about_ca_system_score_gemma":0.0009851139,"threshold_uncertainty_score":0.020165741},"labels":[],"label_agreement":null},{"id":"W3013676662","doi":"10.1145/3372491","title":"Feel Free to Interrupt","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Distributed systems and fault tolerance","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Interrupt; Task (project management); Context switch; Debugging; Field-programmable gate array; Context (archaeology); Embedded system; Overhead (engineering); Deadlock; Interface (matter); Distributed computing; Variety (cybernetics); Operating system; Microcontroller","score_opus":0.026038762574303813,"score_gpt":0.24090701513883914,"score_spread":0.21486825256453532,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3013676662","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10103747,0.0030400734,0.17330843,0.027486954,0.012505288,0.0009151694,0.0018797703,0.041599285,0.6382276],"genre_scores_gemma":[0.47708482,0.0017664033,0.027120281,0.0152496,0.0018185722,0.00060162705,0.0013757545,0.0047829286,0.47019997],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992955,0.00013275478,0.000033426582,0.00008910202,0.0002466604,0.00020246029],"domain_scores_gemma":[0.99752766,0.00054836215,0.00021575997,0.00048282242,0.000600361,0.00062511186],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00060446275,0.0008749098,0.00038631042,0.0003800153,0.0011587335,0.002582632,0.0010031932,0.0014421613,0.093529075],"category_scores_gemma":[0.007227623,0.0003800633,0.0005307336,0.00012663628,0.0007669707,0.0025103001,0.0022368864,0.0026124923,0.040232327],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013261619,0.00035279573,0.009299271,0.0006407605,0.00008847476,0.0020357831,0.0078065936,0.0031649768,0.04103553,0.027175479,0.6238665,0.28320768],"study_design_scores_gemma":[0.000106839354,0.0002739781,0.003771682,0.0002370269,0.000046194316,0.001202094,0.0022962068,0.0050616423,0.0066280933,0.010182586,0.97006637,0.00012729068],"about_ca_topic_score_codex":0.001377545,"about_ca_topic_score_gemma":0.0015693876,"teacher_disagreement_score":0.093529075,"about_ca_system_score_codex":0.0004227438,"about_ca_system_score_gemma":0.00066196074,"threshold_uncertainty_score":0.31288594},"labels":[],"label_agreement":null},{"id":"W3015099477","doi":"10.1145/3375899","title":"HopliteBuf","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Deflection routing; Overlay; Parallel computing; Network packet; Topology (electrical circuits); Network on a chip; Latency (audio); Thread (computing); Field-programmable gate array; Offset (computer science); Computer hardware; Embedded system; Computer network; Operating system","score_opus":0.025130432624858826,"score_gpt":0.22637053213379452,"score_spread":0.20124009950893568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3015099477","genre_codex":"other","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0356985,0.008532816,0.15413299,0.0032967427,0.0021562045,0.0006044541,0.0066512213,0.052838963,0.7360881],"genre_scores_gemma":[0.27005333,0.0057319775,0.12345644,0.0024218508,0.00048699454,0.0007475647,0.01801109,0.0076335636,0.5714572],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99928063,0.000059293892,0.0000266403,0.00012525897,0.00035428276,0.00015385929],"domain_scores_gemma":[0.9992055,0.00013985836,0.000053434967,0.0001373369,0.00031597685,0.00014779528],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005262197,0.00086697214,0.0004580956,0.0009984828,0.0009231234,0.0016636605,0.0013416052,0.0010268996,0.12951127],"category_scores_gemma":[0.0015431297,0.00043282847,0.00034401965,0.0006721561,0.00043785127,0.0024566934,0.0016460841,0.0010962512,0.033635996],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009247281,0.00019345745,0.002235084,0.0007967444,0.00004752907,0.000705404,0.0002793529,0.0060071493,0.020225001,0.063179635,0.36676162,0.5386444],"study_design_scores_gemma":[0.0001357854,0.00029294897,0.00082094094,0.00014446066,0.000027830058,0.0008200333,0.000087196524,0.015654478,0.018851828,0.009986569,0.95310926,0.00006879785],"about_ca_topic_score_codex":0.002189295,"about_ca_topic_score_gemma":0.002782061,"teacher_disagreement_score":0.12951127,"about_ca_system_score_codex":0.0010613196,"about_ca_system_score_gemma":0.0013779472,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W3033033241","doi":"10.1145/3388617","title":"VTR 8","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":293,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Toronto","funders":"New Brunswick Innovation Foundation; Semiconductor Research Corporation","keywords":"Computer science; Field-programmable gate array; Verilog; Routing (electronic design automation); Embedded system; Computer architecture; Process (computing); Footprint; Implementation; Design flow; Memory footprint; CAD; Electronic design automation; Computer hardware; Operating system; Software engineering","score_opus":0.02123967216127599,"score_gpt":0.20983675866673177,"score_spread":0.18859708650545579,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3033033241","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009329676,0.0010243269,0.5078312,0.000971428,0.0010830937,0.0005741727,0.0075595104,0.13712908,0.33449745],"genre_scores_gemma":[0.14400846,0.0016687396,0.3094819,0.001963651,0.00033864292,0.00078024366,0.040195074,0.036113936,0.46544942],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99882716,0.00012618073,0.00008045925,0.00019149433,0.00066097965,0.00011372756],"domain_scores_gemma":[0.99878854,0.00018575166,0.00008713489,0.00039279176,0.00048799324,0.000057707442],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008435658,0.00078340777,0.0003212203,0.001019684,0.00035055488,0.0019169261,0.0018744923,0.0010740034,0.13706094],"category_scores_gemma":[0.0027587938,0.00060543657,0.0007668754,0.0005103768,0.00030456655,0.0014781669,0.0012370704,0.001066099,0.065296285],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037515108,0.00013098143,0.0009961317,0.00059001346,0.00004663962,0.0003325917,0.00017930496,0.014597341,0.046267938,0.05684018,0.2965377,0.58310604],"study_design_scores_gemma":[0.0001162904,0.00020663676,0.00047450123,0.00009146481,0.000023875546,0.0006621002,0.000026735313,0.032661386,0.026050212,0.011114926,0.928524,0.000047849077],"about_ca_topic_score_codex":0.0012478242,"about_ca_topic_score_gemma":0.0018818267,"teacher_disagreement_score":0.13706094,"about_ca_system_score_codex":0.0007708512,"about_ca_system_score_gemma":0.0011062213,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W3033506121","doi":"10.1145/3393668","title":"FPGA Logic Block Architectures for Efficient Deep Learning Inference","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Engineering and Physical Sciences Research Council","keywords":"Computer science; Adder; Lookup table; Logic block; Field-programmable gate array; Single-precision floating-point format; Critical path method; Parallel computing; Reduction (mathematics); Multiplier (economics); Floating point; Computer hardware; Block (permutation group theory); Computer engineering; Algorithm; Mathematics","score_opus":0.01796500708939768,"score_gpt":0.2233346015277115,"score_spread":0.20536959443831382,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3033506121","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5216591,0.0036417893,0.41316354,0.0006583526,0.00045838382,0.00041446928,0.001494075,0.011845339,0.046664927],"genre_scores_gemma":[0.8641794,0.00048366777,0.12783013,0.00017170349,0.0000267182,0.00010211255,0.0006787663,0.00012633181,0.006401288],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998305,0.000026064477,0.000012035592,0.000024028166,0.00005866331,0.000048698752],"domain_scores_gemma":[0.9997731,0.00007064331,0.000034342098,0.000040958894,0.000069469475,0.0000114834975],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021639855,0.0006347988,0.00019880914,0.00043587567,0.00018925418,0.0005421472,0.00090704527,0.0002771721,0.012108972],"category_scores_gemma":[0.00054338394,0.00021758591,0.00022138578,0.00040883996,0.00012617523,0.0006630534,0.0002021861,0.00037207897,0.0015364871],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013994528,0.00027699745,0.004972774,0.000976202,0.00015409866,0.00046906743,0.000064281325,0.2635034,0.17986034,0.018676346,0.02016603,0.509481],"study_design_scores_gemma":[0.0003038164,0.0016307454,0.004094989,0.00009252711,0.00015214112,0.00047735125,0.000050534858,0.79737514,0.15636227,0.005353731,0.03405869,0.000048065787],"about_ca_topic_score_codex":0.0029379535,"about_ca_topic_score_gemma":0.0060527176,"teacher_disagreement_score":0.012108972,"about_ca_system_score_codex":0.0006755801,"about_ca_system_score_gemma":0.00074063585,"threshold_uncertainty_score":0.04050857},"labels":[],"label_agreement":null},{"id":"W3193692689","doi":"10.1145/3465373","title":"A Deep Learning Framework to Predict Routability for FPGA Circuit Placement","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Field-programmable gate array; Overfitting; Convolutional neural network; Deep learning; Process (computing); Computer engineering; Artificial intelligence; Placement; Netlist; Computer architecture; Artificial neural network; Parallel computing; Algorithm; Machine learning; Embedded system; Circuit design; Physical design","score_opus":0.01829405432440499,"score_gpt":0.23635761236458508,"score_spread":0.2180635580401801,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3193692689","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049986698,0.00046240812,0.943773,0.0002560488,0.000045659286,0.00003981342,0.00031165467,0.003150207,0.0019745892],"genre_scores_gemma":[0.7741366,0.00033684357,0.21979164,0.00013822273,0.00004173183,0.00009950789,0.0008563979,0.00016005304,0.004439101],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99985933,0.00002082418,0.0000073719184,0.00004319836,0.00004435037,0.000024846058],"domain_scores_gemma":[0.99965525,0.00012911526,0.000056110446,0.000046043875,0.00009724899,0.000016257267],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028548882,0.0011127923,0.0003638392,0.0006284707,0.00019210271,0.0004889943,0.0011423875,0.00063132617,0.001864005],"category_scores_gemma":[0.0011861088,0.00046853928,0.00039629234,0.00045174814,0.0003196007,0.0007846244,0.00037136595,0.0009705838,0.00041607898],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032118925,0.000027285847,0.0007667656,0.000020148316,0.000017409613,0.000030148578,0.0000072098965,0.9463103,0.0025830742,0.0010026929,0.0009122259,0.04829067],"study_design_scores_gemma":[0.0000012124087,0.0000075234843,0.00007642075,0.0000014179185,0.0000023554653,0.000004991592,0.0000010388445,0.9985576,0.00069676276,0.0005051987,0.000144421,0.00000109447],"about_ca_topic_score_codex":0.01164285,"about_ca_topic_score_gemma":0.02406074,"teacher_disagreement_score":0.01164285,"about_ca_system_score_codex":0.0012283418,"about_ca_system_score_gemma":0.0012290856,"threshold_uncertainty_score":0.023150146},"labels":[],"label_agreement":null},{"id":"W3200826900","doi":"10.1145/3469660","title":"Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; Software; Computer architecture; Memory hierarchy; Compiler; Programming paradigm; Flexibility (engineering); Embedded system; Reconfigurable computing; Hardware acceleration; Software engineering; Parallel computing; Operating system; Programming language","score_opus":0.020639664632185965,"score_gpt":0.24834365703196298,"score_spread":0.227703992399777,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3200826900","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02798518,0.17038149,0.74770135,0.0075690243,0.0008683678,0.00014094269,0.00021727092,0.005138493,0.03999791],"genre_scores_gemma":[0.12725936,0.17283168,0.68333036,0.001284043,0.0008665525,0.00021933128,0.0008785039,0.0012052066,0.012124881],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99927455,0.00018120735,0.000060733102,0.000094641335,0.00030774708,0.00008115355],"domain_scores_gemma":[0.9983021,0.0008916621,0.00008140003,0.0002425204,0.00038602232,0.00009619198],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019156629,0.00073083065,0.00048503123,0.0008932711,0.00031230453,0.0021306633,0.0016585657,0.00077812193,0.005873318],"category_scores_gemma":[0.002506709,0.0005805195,0.000711862,0.001479494,0.0009909557,0.0024162533,0.0007237976,0.00166386,0.002222823],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018506165,0.00015263358,0.0012456205,0.0016572793,0.000043790344,0.00010205028,0.00027769175,0.04162367,0.013572081,0.12400431,0.012718991,0.80441695],"study_design_scores_gemma":[0.000116507086,0.00065459195,0.0013170186,0.0015120502,0.00008769793,0.00050278526,0.0003539279,0.2812299,0.024832934,0.15960015,0.5296871,0.00010537611],"about_ca_topic_score_codex":0.0010112543,"about_ca_topic_score_gemma":0.001193427,"teacher_disagreement_score":0.005873318,"about_ca_system_score_codex":0.0008284011,"about_ca_system_score_gemma":0.0014338946,"threshold_uncertainty_score":0.019648194},"labels":[],"label_agreement":null},{"id":"W3217045338","doi":"10.1145/3491234","title":"Rethinking Embedded Blocks for Machine Learning Applications","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Engineering and Physical Sciences Research Council","keywords":"Computer science; Field-programmable gate array; Block (permutation group theory); Digital signal processing; Routing (electronic design automation); Computer architecture; Parameterized complexity; Signal processing; Parallel computing; Computer engineering; Design space exploration; Computer hardware; Embedded system; Algorithm","score_opus":0.015314038021382526,"score_gpt":0.220009249208869,"score_spread":0.20469521118748646,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3217045338","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13949178,0.0034908885,0.83081114,0.0006104516,0.0003020465,0.00018446503,0.00031491637,0.0038605435,0.020933658],"genre_scores_gemma":[0.4816327,0.001473854,0.50825226,0.00021524035,0.00008524375,0.00018434376,0.0006209955,0.0006450348,0.0068902667],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99957746,0.00009870842,0.00003353354,0.00006754138,0.00016890652,0.000053917232],"domain_scores_gemma":[0.9991683,0.00031175697,0.00006546227,0.00026517504,0.00016056799,0.000028738055],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048294757,0.000578798,0.00025855558,0.00035876108,0.0002304296,0.00090936135,0.0014002955,0.0004898898,0.0035202135],"category_scores_gemma":[0.0020571337,0.00029612702,0.0003265572,0.00047064605,0.0005082951,0.0017207519,0.00072591414,0.000948436,0.0012464847],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025580588,0.00014725405,0.0019219539,0.0006346913,0.00005093261,0.00024574442,0.00015815647,0.38856584,0.122913465,0.15273306,0.0058040502,0.32656905],"study_design_scores_gemma":[0.000052789215,0.0004401172,0.0009776708,0.00013616095,0.000044730667,0.00018632074,0.00007191564,0.74734396,0.0992046,0.07636799,0.07514373,0.000029952924],"about_ca_topic_score_codex":0.0012512101,"about_ca_topic_score_gemma":0.0020592913,"teacher_disagreement_score":0.0035202135,"about_ca_system_score_codex":0.00061498286,"about_ca_system_score_gemma":0.00069642405,"threshold_uncertainty_score":0.011776328},"labels":[],"label_agreement":null},{"id":"W4200489299","doi":"10.1145/3482854","title":"<i>AIgean</i> : An Open Framework for Deploying Machine Learning on Heterogeneous Clusters","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Engineering and Physical Sciences Research Council; Xilinx; CMC Microsystems","keywords":"Computer science; Field-programmable gate array; Implementation; Cluster analysis; Artificial neural network; Computer architecture; Embedded system; Distributed computing; Artificial intelligence; Software engineering","score_opus":0.03746381765758826,"score_gpt":0.29433442982457286,"score_spread":0.2568706121669846,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4200489299","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004707695,0.00021021783,0.5917062,0.0004304464,0.0002193094,0.00029813338,0.001990048,0.390044,0.010393871],"genre_scores_gemma":[0.14235045,0.00069600984,0.68914163,0.0012846704,0.00015630844,0.0017172733,0.019318683,0.12268683,0.022648133],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990895,0.00014376818,0.00006830163,0.00019364122,0.0003420651,0.0001627599],"domain_scores_gemma":[0.9986525,0.00039978523,0.000076251614,0.00045859348,0.0001989661,0.00021392026],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016777306,0.0020235819,0.00071253534,0.001022433,0.0007729071,0.0021549894,0.004572592,0.0014952117,0.024199253],"category_scores_gemma":[0.004476363,0.0014572602,0.0015920973,0.0007902755,0.0013787675,0.004011724,0.0049321363,0.0037650953,0.01318715],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015996651,0.00042356114,0.0049080355,0.001228196,0.0004857547,0.0012304304,0.0010053195,0.09509258,0.04619567,0.08798585,0.47607034,0.2837746],"study_design_scores_gemma":[0.00057206786,0.0002728192,0.002121018,0.0001980931,0.00007880673,0.00052965566,0.00014674128,0.53467166,0.04529656,0.04953911,0.36627373,0.00029968112],"about_ca_topic_score_codex":0.0054485747,"about_ca_topic_score_gemma":0.0059336224,"teacher_disagreement_score":0.024199253,"about_ca_system_score_codex":0.001248817,"about_ca_system_score_gemma":0.0013265876,"threshold_uncertainty_score":0.08095455},"labels":[],"label_agreement":null},{"id":"W4210258659","doi":"10.1145/3506713","title":"The Future of FPGA Acceleration in Datacenters and the Cloud","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":143,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Cloud computing; Field-programmable gate array; Scalability; Virtualization; Reconfigurable computing; Computer architecture; Embedded system; Architecture; Distributed computing; Operating system","score_opus":0.010620917863266341,"score_gpt":0.2158365839956953,"score_spread":0.20521566613242898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4210258659","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03166635,0.7479434,0.05611227,0.051887408,0.003450049,0.000069633184,0.00019912995,0.00060271437,0.10806911],"genre_scores_gemma":[0.3694793,0.55972195,0.04122822,0.0072132973,0.0037324864,0.000057029236,0.00020462228,0.00015662436,0.018206373],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994098,0.00013092553,0.000030780266,0.00006766575,0.00024069617,0.00012023801],"domain_scores_gemma":[0.9990226,0.0004553474,0.0000787279,0.00007935392,0.00026298955,0.000101041886],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010706476,0.00033682995,0.00025557695,0.0010419496,0.0006255038,0.0031466747,0.000535077,0.0014222086,0.0034859627],"category_scores_gemma":[0.0014115436,0.00021945316,0.00023657481,0.001140381,0.0009907547,0.0055618198,0.00072455406,0.0014110241,0.0008371645],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012920359,0.000049288083,0.0021316377,0.0013590921,0.000023632674,0.0003359984,0.00035864447,0.008883764,0.003745087,0.44527793,0.034947738,0.50275797],"study_design_scores_gemma":[0.000014413069,0.00022372918,0.0016696461,0.0015110445,0.00002694136,0.0010358638,0.00078491296,0.011182822,0.003913702,0.12202808,0.8575604,0.0000485173],"about_ca_topic_score_codex":0.0016052489,"about_ca_topic_score_gemma":0.0016604017,"teacher_disagreement_score":0.0034859627,"about_ca_system_score_codex":0.0016121706,"about_ca_system_score_gemma":0.001556459,"threshold_uncertainty_score":0.011697173},"labels":[],"label_agreement":null},{"id":"W4210720283","doi":"10.1145/3502492","title":"Quick-Div: Rethinking Integer Divider Design for FPGA-based Soft-processors","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Latency (audio); Field-programmable gate array; Division (mathematics); Integer (computer science); Radix (gastropod); Arithmetic; Parallel computing; Computer hardware; Mathematics; Operating system; Telecommunications","score_opus":0.05208566830806895,"score_gpt":0.28130916773205966,"score_spread":0.22922349942399073,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4210720283","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23436339,0.0040572975,0.73750615,0.0005315677,0.0004744863,0.00024489305,0.00029968144,0.007509784,0.015012774],"genre_scores_gemma":[0.625205,0.00080901233,0.36409473,0.00045098108,0.00010937207,0.00011311123,0.00035380194,0.00062014634,0.00824391],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996092,0.000057393958,0.000037808895,0.00006389594,0.00017911264,0.000052707448],"domain_scores_gemma":[0.99950194,0.00015533796,0.000084711806,0.00010821154,0.00012064953,0.000029091321],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041691138,0.0006698093,0.0002779737,0.0007023903,0.0002918146,0.0008040755,0.001121396,0.00035997026,0.0034787632],"category_scores_gemma":[0.0012277078,0.00032323922,0.00032488527,0.00040785765,0.0003879855,0.0012256381,0.0005590818,0.00067615946,0.0007464176],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012766425,0.00015146603,0.0041898517,0.0007987151,0.00011060501,0.0006300702,0.00034000035,0.065165736,0.2876247,0.026223918,0.008816368,0.60467196],"study_design_scores_gemma":[0.00041010935,0.0024923533,0.0031604476,0.000249446,0.00017278949,0.0021680503,0.000212625,0.34087792,0.5064557,0.019982127,0.123626575,0.0001918753],"about_ca_topic_score_codex":0.00057089166,"about_ca_topic_score_gemma":0.001435887,"teacher_disagreement_score":0.0034787632,"about_ca_system_score_codex":0.00062832906,"about_ca_system_score_gemma":0.0006451719,"threshold_uncertainty_score":0.011637628},"labels":[],"label_agreement":null},{"id":"W4210859512","doi":"10.1145/3517131","title":"Demystifying the Soft and Hardened Memory Systems of Modern FPGAs for Software Programmers through Microbenchmarking","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; Embedded system; Software; Reconfigurable computing; Operating system; Computer architecture","score_opus":0.027801207527698116,"score_gpt":0.25328500648497954,"score_spread":0.22548379895728143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4210859512","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92648417,0.0005654797,0.06510614,0.00012771343,0.000077274766,0.00006472454,0.000103818,0.0028738482,0.004596877],"genre_scores_gemma":[0.9644652,0.0001563643,0.03347742,0.00008549365,0.000009335705,0.000042334414,0.00007777318,0.00015181907,0.0015343314],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997583,0.00002692943,0.000016223366,0.00003513999,0.00009853064,0.000064871616],"domain_scores_gemma":[0.9994789,0.00016891984,0.00010238248,0.00013005993,0.00008872117,0.00003110595],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025268566,0.00044731755,0.00014272034,0.0004224404,0.00018201812,0.0003390953,0.0006300768,0.00018395603,0.00149231],"category_scores_gemma":[0.0008624179,0.00016395174,0.00015211235,0.00023765478,0.00034684746,0.00074335566,0.00031724133,0.00047861444,0.00019232431],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005252137,0.00026657918,0.0104370965,0.00056947046,0.00006325727,0.0006247253,0.00050707295,0.1465239,0.59055406,0.010724588,0.0034778165,0.23572628],"study_design_scores_gemma":[0.00006191943,0.0014708943,0.007522423,0.00006430055,0.000059144877,0.00025393575,0.00020936588,0.29993042,0.6751918,0.0024313347,0.012753684,0.000050820294],"about_ca_topic_score_codex":0.0014429601,"about_ca_topic_score_gemma":0.0024627293,"teacher_disagreement_score":0.00149231,"about_ca_system_score_codex":0.0004273562,"about_ca_system_score_gemma":0.00052802195,"threshold_uncertainty_score":0.004992306},"labels":[],"label_agreement":null},{"id":"W4213131631","doi":"10.1145/3501803","title":"RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays Using Evolutionary Algorithm","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"National Key Research and Development Program of China; University of Waterloo; Mitacs; Sun Yat-sen University","keywords":"Computer science; Algorithm; Placement; Parallel computing; Field-programmable gate array; Block (permutation group theory); Simulated annealing; Routing (electronic design automation); Minimum bounding box; Bootstrapping (finance); Computer hardware; Embedded system; Circuit design; Physical design; Mathematics","score_opus":0.018276673021964496,"score_gpt":0.21781229927105503,"score_spread":0.19953562624909052,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4213131631","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07205506,0.00043473407,0.88273317,0.00023787968,0.00016214715,0.00016793092,0.00040270435,0.02813731,0.015669163],"genre_scores_gemma":[0.31133485,0.00019725437,0.6766151,0.0002140049,0.0000312278,0.00021489579,0.0009777985,0.002312534,0.008102297],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998142,0.000041241303,0.000007872993,0.000035533787,0.00007022378,0.000030920437],"domain_scores_gemma":[0.99972373,0.0001388797,0.000027368844,0.00004775565,0.0000474442,0.000014764469],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045027005,0.0009829758,0.0003630598,0.00034574675,0.00026316303,0.00048627768,0.0010604146,0.0005549285,0.008814491],"category_scores_gemma":[0.00096874544,0.0004005204,0.00048807924,0.00026743667,0.0003141701,0.00055151974,0.0005777604,0.0007064884,0.0012378773],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018250933,0.00010774811,0.0012901659,0.00025092356,0.00006893005,0.00020314247,0.00008596141,0.669753,0.03045612,0.008800026,0.017635044,0.27116635],"study_design_scores_gemma":[0.00007802144,0.00012503774,0.00027286177,0.000018034983,0.000011003473,0.00004975674,0.000022097029,0.9746164,0.013597425,0.0034628375,0.0077333357,0.000013172347],"about_ca_topic_score_codex":0.002614839,"about_ca_topic_score_gemma":0.006041623,"teacher_disagreement_score":0.008814491,"about_ca_system_score_codex":0.0004916361,"about_ca_system_score_gemma":0.0009495111,"threshold_uncertainty_score":0.029487371},"labels":[],"label_agreement":null},{"id":"W4213381076","doi":"10.1145/3507699","title":"HopliteML: Evolving Application Customized FPGA NoCs with Adaptable Routers and Regulators","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Latency (audio); Field-programmable gate array; Network packet; Workload; Network on a chip; Parallel computing; Embedded system; Routing (electronic design automation); Computer network; Operating system","score_opus":0.008975924883542399,"score_gpt":0.20066839680657483,"score_spread":0.19169247192303243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4213381076","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41014358,0.00073758553,0.5597803,0.0003081173,0.00020305949,0.0001726767,0.00035085433,0.009985901,0.01831795],"genre_scores_gemma":[0.8116292,0.00018726371,0.18218134,0.000170734,0.000021231286,0.00010254317,0.00027435148,0.00030370965,0.0051297145],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998752,0.00002326936,0.0000050739886,0.000022277613,0.000048034955,0.000026093896],"domain_scores_gemma":[0.99984217,0.00004066777,0.000023544537,0.000041703788,0.000035284487,0.00001651018],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029268026,0.0003609961,0.00015247452,0.00028910823,0.00013879564,0.0004068693,0.0008664032,0.00023727803,0.0020820135],"category_scores_gemma":[0.00053179014,0.00015768626,0.00015177202,0.00015056008,0.0001907064,0.00045384912,0.00038781037,0.0003236166,0.00028941463],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003144081,0.00016424934,0.0058320705,0.0002299862,0.000075539094,0.00043334602,0.00017293065,0.5717063,0.102138646,0.011871377,0.0070450585,0.3000161],"study_design_scores_gemma":[0.0000491705,0.000303848,0.0014585559,0.000023422243,0.000025293815,0.0001558306,0.00004762669,0.9462871,0.034823406,0.0027489846,0.0140533075,0.00002345481],"about_ca_topic_score_codex":0.0011364374,"about_ca_topic_score_gemma":0.002128659,"teacher_disagreement_score":0.0020820135,"about_ca_system_score_codex":0.00049220584,"about_ca_system_score_gemma":0.0003175451,"threshold_uncertainty_score":0.006965041},"labels":[],"label_agreement":null},{"id":"W4224010033","doi":"10.1145/3529650","title":"Tensor Slices: FPGA Building Blocks For The Deep Learning Era","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Routing (electronic design automation); Systolic array; Block (permutation group theory); Digital signal processing; Computer hardware; Parallel computing; Embedded system; Very-large-scale integration","score_opus":0.019073038136187583,"score_gpt":0.2501601099734333,"score_spread":0.23108707183724572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4224010033","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04508076,0.008407831,0.87300235,0.00077404914,0.00076229795,0.00030363034,0.0017731888,0.022640219,0.04725578],"genre_scores_gemma":[0.39161775,0.0043910197,0.57029563,0.0006538249,0.00020690657,0.00025603233,0.002951758,0.0013512187,0.02827584],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997882,0.00002939761,0.000013517787,0.00003108108,0.000093188086,0.00004465806],"domain_scores_gemma":[0.9997037,0.00006246214,0.000029230025,0.00007923676,0.000087579545,0.000037765905],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003736563,0.0008395703,0.00027028917,0.00050326844,0.00020541486,0.0007041929,0.0011227449,0.00033499257,0.016424919],"category_scores_gemma":[0.0007528343,0.00037323055,0.00036757643,0.000509247,0.00028977767,0.0012249885,0.0005389541,0.0009789142,0.0038570582],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012540714,0.0001131511,0.0023141478,0.0006625334,0.00011624186,0.00056149357,0.00018159814,0.04500661,0.08153052,0.10007781,0.06521306,0.7029688],"study_design_scores_gemma":[0.00033597153,0.0013685992,0.0028872485,0.00032881548,0.00017520082,0.0013859461,0.00011337287,0.31486732,0.14871891,0.038254153,0.4914042,0.00016024774],"about_ca_topic_score_codex":0.0023479615,"about_ca_topic_score_gemma":0.0031289328,"teacher_disagreement_score":0.016424919,"about_ca_system_score_codex":0.00060330814,"about_ca_system_score_gemma":0.00056296395,"threshold_uncertainty_score":0.05494684},"labels":[],"label_agreement":null},{"id":"W4226340880","doi":"10.1145/3514253","title":"SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Spiking neural network; Asynchronous communication; Field-programmable gate array; Scalability; Parallel computing; Quantization (signal processing); Encoding (memory); Computation; Artificial neural network; Embedded system; Artificial intelligence; Algorithm","score_opus":0.03839060559782862,"score_gpt":0.26256308181053833,"score_spread":0.22417247621270972,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4226340880","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6445476,0.0017549958,0.31395358,0.00035332487,0.0004944031,0.0003381683,0.0014360459,0.021182673,0.015939211],"genre_scores_gemma":[0.85606724,0.00036900345,0.13935246,0.0001159418,0.00001804613,0.0001542213,0.0010491018,0.0003196097,0.002554342],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995285,0.000090898444,0.000045513916,0.0000912208,0.00018200428,0.00006184953],"domain_scores_gemma":[0.9993812,0.00024171983,0.00005473441,0.00008645812,0.00020111761,0.000034835066],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008444858,0.000890309,0.0003323421,0.0007231885,0.00021390407,0.000555152,0.0013157342,0.0003593493,0.0035395254],"category_scores_gemma":[0.0022226283,0.0002553502,0.00028350874,0.00065832405,0.00028993297,0.0009134693,0.00039371403,0.00044748327,0.00038698956],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010180984,0.00020098686,0.0067122253,0.0006869056,0.00021099774,0.0003043927,0.000123015,0.69679624,0.026382068,0.0074884924,0.009877079,0.25019947],"study_design_scores_gemma":[0.00005273057,0.00014874242,0.0007910804,0.000016614054,0.00002005529,0.000038859584,0.000027277401,0.9801477,0.016053008,0.0008037454,0.0018892883,0.00001096501],"about_ca_topic_score_codex":0.009826774,"about_ca_topic_score_gemma":0.012075882,"teacher_disagreement_score":0.009826774,"about_ca_system_score_codex":0.0011369463,"about_ca_system_score_gemma":0.0010525655,"threshold_uncertainty_score":0.019539177},"labels":[],"label_agreement":null},{"id":"W4229451071","doi":"10.1145/3503465","title":"FPGA Architecture Exploration for DNN Acceleration","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Benchmark (surveying); Computer science; Field-programmable gate array; Computer architecture; Electronic circuit; Digital signal processing; Embedded system; Computer engineering; Routing (electronic design automation); Suite; Place and route; Computer hardware","score_opus":0.022450641470977684,"score_gpt":0.21902127134746938,"score_spread":0.19657062987649168,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229451071","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.634901,0.0028126012,0.29150665,0.00075299514,0.00029159934,0.00033805284,0.002336637,0.010486311,0.0565741],"genre_scores_gemma":[0.8353199,0.000569635,0.1565805,0.00016188572,0.000019109473,0.00013876641,0.0021548017,0.0005140737,0.004541399],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997073,0.00008548877,0.000016078251,0.00004450776,0.00009625814,0.00005027356],"domain_scores_gemma":[0.99952495,0.0002507663,0.000034749817,0.00006517853,0.000106986656,0.000017287779],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048252725,0.00089239195,0.00022807112,0.00072998734,0.00022024612,0.00050828635,0.0008202665,0.0003123861,0.0059925877],"category_scores_gemma":[0.001430267,0.00019890528,0.00043076463,0.0005211279,0.00018327568,0.0006543239,0.00036031703,0.00041430825,0.0005356113],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005331806,0.00021444731,0.0056481273,0.0007139135,0.00008553496,0.000572552,0.00014016745,0.55633676,0.044721093,0.01864842,0.014493546,0.3578923],"study_design_scores_gemma":[0.00009162944,0.0005781587,0.0015823528,0.00006443838,0.000045284694,0.00026093613,0.00009252273,0.9176019,0.048230156,0.009652921,0.02177517,0.00002448099],"about_ca_topic_score_codex":0.0029683812,"about_ca_topic_score_gemma":0.0061024884,"teacher_disagreement_score":0.0059925877,"about_ca_system_score_codex":0.00091613474,"about_ca_system_score_gemma":0.0005759287,"threshold_uncertainty_score":0.020047188},"labels":[],"label_agreement":null},{"id":"W4281682568","doi":"10.1145/3520140","title":"Adaptive Clock Management of HLS-generated Circuits on FPGAs","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Toolchain; Computer science; Field-programmable gate array; Critical path method; High-level synthesis; Embedded system; Static timing analysis; Boosting (machine learning); Clock rate; Scheduling (production processes); Computer architecture; Chip; Engineering; Artificial intelligence; Telecommunications","score_opus":0.026690332779737317,"score_gpt":0.24077069239057938,"score_spread":0.21408035961084207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4281682568","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.51187944,0.00040159692,0.4730321,0.00020018299,0.00015433921,0.00013141091,0.00025502013,0.00648536,0.0074605257],"genre_scores_gemma":[0.9368285,0.000062781815,0.061158255,0.00008877989,0.000021197786,0.000040370676,0.00013626585,0.00020776458,0.0014561095],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99962604,0.00008692987,0.000021168767,0.00007910346,0.0001269155,0.000059780225],"domain_scores_gemma":[0.99928963,0.00025453317,0.00013580022,0.00018672994,0.00010594019,0.000027399728],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000367894,0.00044812288,0.00017478132,0.0004120099,0.00017885733,0.00035360575,0.00054807577,0.00018024168,0.0022275916],"category_scores_gemma":[0.0011779694,0.00014450189,0.00015656768,0.00018752206,0.00029147396,0.00038081207,0.0003262939,0.00033571833,0.00025201848],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001264438,0.00015987246,0.008082569,0.00030980178,0.00007405726,0.0006563954,0.00027579578,0.2798967,0.37541533,0.011231565,0.004579054,0.31805444],"study_design_scores_gemma":[0.00010988599,0.0009326752,0.0032835712,0.00003292872,0.000038681024,0.00034075795,0.00007145904,0.6191454,0.36088887,0.0042685797,0.010856006,0.000031208023],"about_ca_topic_score_codex":0.0006378377,"about_ca_topic_score_gemma":0.0010581419,"teacher_disagreement_score":0.0022275916,"about_ca_system_score_codex":0.000538743,"about_ca_system_score_gemma":0.00034505298,"threshold_uncertainty_score":0.0074520707},"labels":[],"label_agreement":null},{"id":"W4289315837","doi":"10.1145/3552521","title":"Toward Software-like Debugging for FPGAs via Checkpointing and Transaction-based Co-Simulation","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Debugging; Speedup; Overhead (engineering); Field-programmable gate array; Embedded system; State (computer science); Software; Parallel computing; Operating system; Programming language","score_opus":0.029554089751305034,"score_gpt":0.2682290066091541,"score_spread":0.23867491685784908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4289315837","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.029880548,0.0001695562,0.9612479,0.0001634615,0.000046354788,0.000053507512,0.000034344037,0.0059182197,0.0024860096],"genre_scores_gemma":[0.53819174,0.00028749483,0.4578968,0.00010652729,0.000023020375,0.00012405441,0.00014230315,0.000661947,0.0025661173],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999074,0.0003676132,0.000049670158,0.00009645383,0.00030064522,0.00011162685],"domain_scores_gemma":[0.9975618,0.0009428781,0.00017478374,0.00090171746,0.00030370874,0.0001150475],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014023167,0.00061306125,0.00035953042,0.0004974247,0.00035760555,0.0012660899,0.0015709342,0.00075896765,0.0029901112],"category_scores_gemma":[0.0035176186,0.00041659453,0.00043522898,0.0003888851,0.0010379732,0.0018497198,0.0011899775,0.00145758,0.00050174835],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007882558,0.0002843479,0.008461474,0.00030833736,0.000117447475,0.0004845524,0.0008688545,0.5657518,0.040489122,0.09528044,0.006060121,0.2811052],"study_design_scores_gemma":[0.000055819633,0.00014392551,0.00041487266,0.000030885705,0.000019528736,0.00010266537,0.000054309075,0.9492969,0.02507315,0.016082196,0.0086999005,0.00002578462],"about_ca_topic_score_codex":0.0028813824,"about_ca_topic_score_gemma":0.0032572653,"teacher_disagreement_score":0.0029901112,"about_ca_system_score_codex":0.0007185192,"about_ca_system_score_gemma":0.0010442317,"threshold_uncertainty_score":0.0100028515},"labels":[],"label_agreement":null},{"id":"W4295943008","doi":"10.1145/3561515","title":"A Survey on FPGA Cybersecurity Design Strategies","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université Laval","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Embedded system; FPGA prototype; Reconfigurable computing; Computer security; Software; Operating system","score_opus":0.035139679505104146,"score_gpt":0.2453354578973972,"score_spread":0.21019577839229303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4295943008","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023561971,0.6101224,0.1960428,0.0026048596,0.0008631063,0.0002198019,0.00029980874,0.0011275465,0.16515777],"genre_scores_gemma":[0.23954101,0.5940837,0.12033672,0.0016529532,0.0006157935,0.00019532119,0.00083661336,0.00032031402,0.042417623],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99923635,0.00012407335,0.00007893481,0.0001053907,0.00038181653,0.000073402865],"domain_scores_gemma":[0.9989504,0.00050870795,0.00014002589,0.00012832158,0.00023652469,0.000036073325],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069681054,0.001301809,0.00043014358,0.0027267544,0.00039045326,0.0017757094,0.0011786276,0.0010572341,0.011159936],"category_scores_gemma":[0.0018759855,0.00064556923,0.00050181604,0.0022675984,0.00042566197,0.0024947939,0.00071986084,0.0008712465,0.003159713],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008725973,0.00004824789,0.0012015556,0.002806671,0.00004348035,0.00023348285,0.00014675081,0.008954385,0.005386303,0.03850304,0.009347727,0.9332411],"study_design_scores_gemma":[0.000048145037,0.0006299669,0.0024028644,0.0043456526,0.00016347386,0.0048992983,0.00039506573,0.020408498,0.022300545,0.025352709,0.9189384,0.00011544614],"about_ca_topic_score_codex":0.00064842455,"about_ca_topic_score_gemma":0.0007191676,"teacher_disagreement_score":0.011159936,"about_ca_system_score_codex":0.0007614154,"about_ca_system_score_gemma":0.00060015614,"threshold_uncertainty_score":0.037333667},"labels":[],"label_agreement":null},{"id":"W4303647666","doi":"10.1145/3567428","title":"Design Space Exploration of Galois and Fibonacci Configuration Based on Espresso Stream Cipher","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"National Natural Science Foundation of China","keywords":"Computer science; Stream cipher; Cipher; Cryptography; Parallel computing; Fibonacci number; Field-programmable gate array; Theoretical computer science; Arithmetic; Embedded system; Algorithm; Encryption; Computer network; Mathematics; Discrete mathematics","score_opus":0.029275299881515227,"score_gpt":0.2330761123535786,"score_spread":0.2038008124720634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4303647666","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6538204,0.0067479997,0.28521106,0.0006994271,0.0001676147,0.00026706,0.00027252204,0.0010743092,0.05173966],"genre_scores_gemma":[0.9598031,0.00076049456,0.037683222,0.00008643727,0.000015112806,0.00005125304,0.00009157866,0.000045661407,0.0014632213],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995235,0.00017753262,0.00003149618,0.00006177472,0.00012438996,0.000081373895],"domain_scores_gemma":[0.9996427,0.0001405512,0.000053763168,0.000071189104,0.00006526634,0.000026476373],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054087414,0.00064779236,0.00028941158,0.00076993246,0.00022274401,0.000665351,0.0005505673,0.00028025854,0.0024132484],"category_scores_gemma":[0.0008919346,0.00016541018,0.00034195487,0.0004628519,0.00038089644,0.00084001845,0.00035452892,0.00034214207,0.00031950927],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016204531,0.00018648988,0.005946945,0.0008027231,0.00024253053,0.001364343,0.00031359724,0.45214912,0.12328373,0.131697,0.0059560174,0.276437],"study_design_scores_gemma":[0.00038316727,0.0033225461,0.0027653503,0.00018741592,0.00023731912,0.002402177,0.00025639133,0.8134277,0.09725719,0.04813019,0.031539194,0.00009134314],"about_ca_topic_score_codex":0.00047365468,"about_ca_topic_score_gemma":0.000706685,"teacher_disagreement_score":0.0024132484,"about_ca_system_score_codex":0.0005738843,"about_ca_system_score_gemma":0.00061497785,"threshold_uncertainty_score":0.0080730915},"labels":[],"label_agreement":null},{"id":"W4307203669","doi":"10.1145/3569455","title":"Hardware Optimizations of Fruit-80 Stream Cipher: Smaller than Grain","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"National Natural Science Foundation of China","keywords":"Computer science; Field-programmable gate array; Parallel computing; Throughput; Stream cipher; Key (lock); Lookup table; Cipher; Embedded system; Computer architecture; Computer hardware; Cryptography; Algorithm; Encryption; Operating system","score_opus":0.021814342786676332,"score_gpt":0.24983134176268365,"score_spread":0.22801699897600733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4307203669","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7307355,0.0029098985,0.24144834,0.00041706863,0.00022861247,0.00023383797,0.0003601992,0.004268175,0.01939849],"genre_scores_gemma":[0.9209898,0.0004720888,0.07376453,0.000117708325,0.00002836822,0.000063026484,0.00038134225,0.00015824258,0.004025003],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999777,0.000030576964,0.000024184266,0.00003694961,0.000074008145,0.000057303772],"domain_scores_gemma":[0.9998099,0.000033881413,0.000037724203,0.000050130246,0.00005554678,0.000012746005],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000216879,0.0006391762,0.0002841753,0.0004584868,0.00021716495,0.00039584318,0.00047429805,0.00015472781,0.0022428657],"category_scores_gemma":[0.00047907134,0.00014451347,0.00034311003,0.00029048804,0.00021852899,0.0010823518,0.00025797516,0.00029618348,0.00038336287],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016654867,0.00019459994,0.0067673963,0.0006324092,0.00015834991,0.0008219682,0.00018180835,0.1053645,0.5013685,0.02295698,0.010605309,0.3492827],"study_design_scores_gemma":[0.00043020395,0.0024087592,0.007661609,0.00008794311,0.00023415116,0.0015162777,0.00014118542,0.36793885,0.565557,0.008209839,0.045730516,0.00008368742],"about_ca_topic_score_codex":0.0011747954,"about_ca_topic_score_gemma":0.001917219,"teacher_disagreement_score":0.0022428657,"about_ca_system_score_codex":0.00061079575,"about_ca_system_score_gemma":0.0008500119,"threshold_uncertainty_score":0.007503152},"labels":[],"label_agreement":null},{"id":"W4318618048","doi":"10.1145/3572547","title":"SASA: A Scalable and Automatic Stencil Acceleration Framework for Optimized Hybrid Spatial and Temporal Parallelism on HBM-based FPGAs","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Stencil; Computer science; Speedup; Parallel computing; Scalability; Field-programmable gate array; Computation; CUDA; Sasa; Computational science; Algorithm; Embedded system","score_opus":0.032463815396747524,"score_gpt":0.27106310402564543,"score_spread":0.2385992886288979,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4318618048","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05524083,0.0008811192,0.8916439,0.00016347729,0.00010558542,0.00016568422,0.0005065005,0.039031494,0.012261383],"genre_scores_gemma":[0.42136687,0.00038284936,0.5687744,0.00016489624,0.000042868527,0.00025367076,0.0010797608,0.0017882128,0.0061464924],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99978954,0.000026052225,0.000012126808,0.00002738532,0.00010467485,0.000040285264],"domain_scores_gemma":[0.99985015,0.000042409047,0.000020136718,0.00003130622,0.00003827569,0.000017670058],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022010147,0.000857519,0.00037111453,0.0005685052,0.00024926983,0.00049179496,0.00093741465,0.00028834707,0.005762049],"category_scores_gemma":[0.00046823206,0.00028931943,0.0005630047,0.00031474626,0.00026761112,0.00051786273,0.0005146048,0.0005987812,0.0013264511],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074548315,0.0001715056,0.004169797,0.00067615544,0.00015864035,0.00052013836,0.000261819,0.25054651,0.19843385,0.027829535,0.02670254,0.489784],"study_design_scores_gemma":[0.00013959761,0.00023942118,0.0010763273,0.000039599076,0.00003145969,0.00016873716,0.000036351743,0.9021787,0.05765601,0.004605619,0.033785004,0.00004321152],"about_ca_topic_score_codex":0.002364508,"about_ca_topic_score_gemma":0.004369317,"teacher_disagreement_score":0.005762049,"about_ca_system_score_codex":0.00050748297,"about_ca_system_score_gemma":0.00088976504,"threshold_uncertainty_score":0.019275963},"labels":[],"label_agreement":null},{"id":"W4386710522","doi":"10.1145/3616873","title":"CHIP-KNNv2: A<u>C</u>onfigurable and<u>Hi</u>gh-<u>P</u>erformance<u>K</u>-<u>N</u>earest<u>N</u>eighbors Accelerator on HBM-based FPGAs","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Image and Video Retrieval Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; British Columbia Knowledge Development Fund; Simon Fraser University; Nvidia","keywords":"Computer science; Speedup; Field-programmable gate array; Parallel computing; Hardware acceleration; Computer hardware","score_opus":0.027278234335215406,"score_gpt":0.2712109366627118,"score_spread":0.2439327023274964,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4386710522","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38000008,0.0027903272,0.4279906,0.0012971926,0.0011916226,0.0006366476,0.0019759445,0.04758078,0.13653682],"genre_scores_gemma":[0.83140516,0.00033839932,0.12600179,0.00069740304,0.00007572541,0.00029791694,0.0013454537,0.0006868318,0.039151296],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997173,0.000031129006,0.000014918678,0.000056488916,0.00010470233,0.00007547297],"domain_scores_gemma":[0.9998274,0.000023512415,0.000030342046,0.000031697826,0.000062116684,0.000024866362],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018182125,0.000607668,0.00023827053,0.0003726537,0.00019178135,0.00060682883,0.0012690828,0.0003201957,0.014033675],"category_scores_gemma":[0.00044190307,0.0002347539,0.00016932565,0.0002848067,0.00019816097,0.0007101467,0.00044658047,0.00031367296,0.00228904],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014364203,0.00037875917,0.008732654,0.0010183976,0.00015026811,0.0008223262,0.00037006038,0.07574471,0.20877948,0.022125376,0.18768653,0.49275512],"study_design_scores_gemma":[0.0004882111,0.0018169335,0.0066271964,0.00016230051,0.000094558425,0.0010533807,0.00019512369,0.51161975,0.2670429,0.0040259585,0.20671545,0.00015819738],"about_ca_topic_score_codex":0.0028526483,"about_ca_topic_score_gemma":0.005298373,"teacher_disagreement_score":0.014033675,"about_ca_system_score_codex":0.0008475076,"about_ca_system_score_gemma":0.0008538992,"threshold_uncertainty_score":0.0469473},"labels":[],"label_agreement":null},{"id":"W4386830976","doi":"10.1145/3609335","title":"TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; National Institutes of Health; National Science Foundation","keywords":"Dataflow; Computer science; Field-programmable gate array; Scalability; Task (project management); Computer architecture; Floorplan; Parallel computing; Embedded system; High-level synthesis; Operating system","score_opus":0.0357738042739417,"score_gpt":0.2829732198478841,"score_spread":0.2471994155739424,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4386830976","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0062850057,0.00013405095,0.94221175,0.00008980739,0.00004311883,0.00012471352,0.00041238713,0.047616996,0.0030822416],"genre_scores_gemma":[0.13412057,0.00032973936,0.8446962,0.0002977087,0.00005309511,0.0006437923,0.0026593613,0.011278984,0.0059205256],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999587,0.000084915984,0.000025786247,0.00007819456,0.00015672467,0.00006746793],"domain_scores_gemma":[0.99937016,0.00026791036,0.00006855612,0.00014139335,0.00010629516,0.00004576863],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009192147,0.001445775,0.00041522077,0.0006194598,0.00037119925,0.00084650563,0.0018814775,0.00055606,0.009887545],"category_scores_gemma":[0.001583403,0.00068268564,0.0012496017,0.00036274685,0.0005080553,0.0012537416,0.0012613313,0.0016818871,0.002801789],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007278227,0.0003707671,0.004525729,0.0010064626,0.00021389236,0.00053938944,0.00055403216,0.28212854,0.063685924,0.034229003,0.07362048,0.5383979],"study_design_scores_gemma":[0.00019095163,0.00020200426,0.0008340893,0.00008120445,0.000048510854,0.00027353887,0.000052269876,0.87821555,0.027059227,0.020626543,0.07234514,0.00007095],"about_ca_topic_score_codex":0.002639606,"about_ca_topic_score_gemma":0.0049222377,"teacher_disagreement_score":0.009887545,"about_ca_system_score_codex":0.000606371,"about_ca_system_score_gemma":0.0015674058,"threshold_uncertainty_score":0.03307712},"labels":[],"label_agreement":null},{"id":"W4387377482","doi":"10.1145/3624749","title":"A Partitioned CAM Architecture with FPGA Acceleration for Binary Descriptor Matching","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Image and Video Retrieval Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Matching (statistics); Binary number; Field-programmable gate array; Scalability; Hamming distance; Local binary patterns; Image (mathematics); Pattern recognition (psychology); Artificial intelligence; Histogram; Algorithm; Computer hardware; Mathematics; Arithmetic","score_opus":0.03125685351193961,"score_gpt":0.27246380771205636,"score_spread":0.24120695420011676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4387377482","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12833093,0.0026586624,0.84352124,0.0002537287,0.0003792818,0.00032855518,0.00031785583,0.009575946,0.014633734],"genre_scores_gemma":[0.56435627,0.00044381584,0.42596522,0.0002898292,0.00009123142,0.00023937959,0.00069998647,0.00012076948,0.007793505],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99980503,0.000017922282,0.000015201989,0.000048809197,0.00007907667,0.000034004708],"domain_scores_gemma":[0.9998142,0.00002910274,0.000025329306,0.00005496463,0.00006049449,0.000015774282],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012435146,0.00045239265,0.00041163125,0.000864208,0.00022867124,0.00055541587,0.001671464,0.00036282607,0.0061154063],"category_scores_gemma":[0.0004558507,0.00022655335,0.00026157187,0.00095037726,0.00018027742,0.00092623435,0.00048999395,0.00036435729,0.0013905036],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001025504,0.00020521368,0.0014392181,0.0003620878,0.0000885314,0.00043034102,0.00009983106,0.020255964,0.2679588,0.010096551,0.013044051,0.6849939],"study_design_scores_gemma":[0.00036420365,0.0021590467,0.0037647712,0.000079868776,0.00017561406,0.0019080215,0.000100443925,0.69977415,0.23101407,0.004958087,0.05560587,0.00009590992],"about_ca_topic_score_codex":0.0019025763,"about_ca_topic_score_gemma":0.002663032,"teacher_disagreement_score":0.0061154063,"about_ca_system_score_codex":0.00055186264,"about_ca_system_score_gemma":0.000608222,"threshold_uncertainty_score":0.020458102},"labels":[],"label_agreement":null},{"id":"W4388455116","doi":"10.1145/3631610","title":"HyBNN: Quantifying and Optimizing Hardware Efficiency of Binary Neural Networks","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Fundamental Research Funds for the Central Universities; National Natural Science Foundation of China; Xidian University; China Association for Science and Technology","keywords":"Computer science; Floating point; Quantization (signal processing); Overhead (engineering); Computer hardware; Binary number; Hardware acceleration; Deep learning; Artificial neural network; Computer engineering; Inference; Edge device; Algorithm; Artificial intelligence; Field-programmable gate array; Arithmetic; Mathematics","score_opus":0.03841834910659853,"score_gpt":0.2736909359617335,"score_spread":0.23527258685513497,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4388455116","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4323181,0.0057926057,0.5148863,0.001133704,0.0004972697,0.00026196914,0.0012202354,0.011412312,0.0324775],"genre_scores_gemma":[0.80876255,0.0007372733,0.1838362,0.00033374896,0.00003811109,0.0001835678,0.0010970344,0.0005589323,0.0044525564],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99937075,0.00010616899,0.00005164729,0.00011585143,0.00022142759,0.00013411448],"domain_scores_gemma":[0.9992079,0.00031444777,0.00007361459,0.00015507455,0.00021162066,0.0000372983],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009484609,0.0010156208,0.0003819979,0.00061498693,0.00034404703,0.00078856375,0.0016410962,0.00046924857,0.0037662368],"category_scores_gemma":[0.0035626816,0.0002772448,0.00032335508,0.00055722165,0.0004424502,0.0021701234,0.0007761987,0.000756007,0.00092809874],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007859555,0.0001963032,0.0074480833,0.0006691975,0.0001359184,0.00018376627,0.000101007325,0.50877815,0.043545112,0.015349591,0.014471756,0.40833506],"study_design_scores_gemma":[0.00005017637,0.00027068445,0.0012250892,0.000045991495,0.000049435028,0.00011152016,0.000040792438,0.9511194,0.035345018,0.0047961827,0.006925567,0.000020107282],"about_ca_topic_score_codex":0.0051736967,"about_ca_topic_score_gemma":0.011376711,"teacher_disagreement_score":0.0051736967,"about_ca_system_score_codex":0.0010771557,"about_ca_system_score_gemma":0.0015699106,"threshold_uncertainty_score":0.012599349},"labels":[],"label_agreement":null},{"id":"W4389299466","doi":"10.1145/3634919","title":"High Throughput FPGA-Based Object Detection via Algorithm-Hardware Co-Design","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Vector Institute; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Defense Advanced Research Projects Agency; VMware; National Science Foundation","keywords":"Computer science; Field-programmable gate array; Throughput; Computer hardware; Object detection; Embedded system; Object (grammar); Parallel computing; Algorithm; Computer architecture; Artificial intelligence; Pattern recognition (psychology); Operating system","score_opus":0.02606879315728383,"score_gpt":0.2613096891591751,"score_spread":0.23524089600189124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389299466","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.085450165,0.0017072357,0.85964954,0.00038119036,0.00047105952,0.00046109807,0.00039152522,0.03345619,0.01803196],"genre_scores_gemma":[0.60189146,0.00041984042,0.38352394,0.00041145599,0.000091849615,0.00032861135,0.0008134023,0.00053614535,0.01198338],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994677,0.000051563904,0.000031543208,0.00011656198,0.00021604994,0.000116596115],"domain_scores_gemma":[0.9995415,0.00010746916,0.000059066428,0.000102310325,0.0001542886,0.000035328685],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034214644,0.0011419941,0.00046476806,0.0008450179,0.00031039174,0.0008181885,0.0016871339,0.00037187844,0.01000961],"category_scores_gemma":[0.0007842122,0.00041929862,0.0003222506,0.0005014581,0.00024655845,0.0009614748,0.00060223875,0.00055177556,0.0030203],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011773404,0.00036346898,0.0043145134,0.00066140346,0.00022811891,0.0006855849,0.00019606712,0.040873975,0.1804643,0.0090791555,0.033468958,0.7284872],"study_design_scores_gemma":[0.00035983673,0.0015714826,0.0047865347,0.00010866248,0.0001708531,0.0011943114,0.00010105715,0.60433376,0.31564656,0.0051110615,0.066498205,0.00011767167],"about_ca_topic_score_codex":0.0026341558,"about_ca_topic_score_gemma":0.004799112,"teacher_disagreement_score":0.01000961,"about_ca_system_score_codex":0.0009098809,"about_ca_system_score_gemma":0.0012744471,"threshold_uncertainty_score":0.03348553},"labels":[],"label_agreement":null},{"id":"W4390490815","doi":"10.1145/3639055","title":"Evaluating the Impact of Using Multiple-Metal Layers on the Layout Area of Switch Blocks for Tile-Based FPGAs in FinFET 7nm","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Tile; Field-programmable gate array; Computer science; Parallel computing; Computer architecture; Materials science; Embedded system; Composite material","score_opus":0.08032565914206566,"score_gpt":0.33076737371923914,"score_spread":0.25044171457717346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390490815","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9667285,0.00045978354,0.030209066,0.00006376718,0.000024202089,0.000023422843,0.0002339341,0.00038546635,0.0018717308],"genre_scores_gemma":[0.98942006,0.00013481914,0.00991873,0.000017103412,0.0000029882963,0.000009532519,0.000100205325,0.000033760727,0.00036276964],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997322,0.00006323416,0.000013794373,0.000056493045,0.00008754313,0.000046625813],"domain_scores_gemma":[0.9982292,0.0012319825,0.00020356783,0.0001384971,0.000162899,0.000033806307],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039832963,0.00068471313,0.00030944063,0.00037733203,0.00022228618,0.00051342207,0.00065351964,0.00057020946,0.0009409918],"category_scores_gemma":[0.0019830405,0.00029399444,0.00043406637,0.0004187077,0.00020079498,0.00094042224,0.00026326394,0.00028170057,0.00015286436],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022598622,0.000047873666,0.006328012,0.000089585075,0.000044722256,0.00009408458,0.000027896805,0.9608713,0.016725471,0.0002489241,0.00014986204,0.015146409],"study_design_scores_gemma":[0.000007869086,0.0004077481,0.0034000839,0.000009823515,0.000039417053,0.000058222857,0.00003896307,0.9701568,0.025445664,0.00011922163,0.00030101882,0.000015198613],"about_ca_topic_score_codex":0.011216403,"about_ca_topic_score_gemma":0.017710747,"teacher_disagreement_score":0.011216403,"about_ca_system_score_codex":0.0008017592,"about_ca_system_score_gemma":0.00047705334,"threshold_uncertainty_score":0.02230221},"labels":[],"label_agreement":null},{"id":"W4392849806","doi":"10.1145/3650036","title":"Designing an IEEE-Compliant FPU that Supports Configurable Precision for Soft Processors","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Field-programmable gate array; Single-precision floating-point format; Scalability; Lookup table; Latency (audio); Floating point; Parallel computing; Embedded system; Computer hardware; Algorithm; Operating system","score_opus":0.048089707626656666,"score_gpt":0.30750307460928855,"score_spread":0.2594133669826319,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4392849806","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2154647,0.00083932583,0.7354211,0.00032395762,0.00029922748,0.00039746132,0.00033380438,0.03102775,0.015892632],"genre_scores_gemma":[0.59799826,0.00019745169,0.39479753,0.00028191402,0.000067355584,0.0003499666,0.0005773893,0.0013225904,0.0044075204],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989072,0.00015651582,0.000117284195,0.00014897686,0.00049893075,0.00017106804],"domain_scores_gemma":[0.99851006,0.00035670496,0.00017606175,0.0004580595,0.00041765664,0.00008139922],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007437124,0.000658107,0.00041975672,0.0007910195,0.00033612442,0.0012073134,0.0023426195,0.00058481295,0.0033606854],"category_scores_gemma":[0.004385454,0.00041223716,0.00032069458,0.0006275367,0.0005136844,0.0014421516,0.0008382673,0.00092423934,0.0016514608],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016089061,0.0005080415,0.00789242,0.00095003075,0.00012280009,0.0008334391,0.0005001276,0.10841695,0.20763819,0.037570424,0.021964714,0.61199397],"study_design_scores_gemma":[0.00028368563,0.0012565786,0.00224409,0.00013177442,0.00009629447,0.00076330925,0.00012522521,0.54185545,0.38273087,0.008585711,0.06177958,0.00014738893],"about_ca_topic_score_codex":0.0012111737,"about_ca_topic_score_gemma":0.0011622426,"teacher_disagreement_score":0.0033606854,"about_ca_system_score_codex":0.00055459567,"about_ca_system_score_gemma":0.0011253711,"threshold_uncertainty_score":0.011242628},"labels":[],"label_agreement":null},{"id":"W4396560422","doi":"10.1145/3663480","title":"DyRecMul: Fast and Low-Cost Approximate Multiplier for FPGAs using Dynamic Reconfiguration","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Institut National de la Recherche Scientifique","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Lookup table; Field-programmable gate array; Control reconfiguration; Multiplier (economics); Computation; Computer hardware; Digital signal processing; Parallel computing; Reconfigurable computing; Algorithm; Embedded system","score_opus":0.015553946343726152,"score_gpt":0.24048176955932685,"score_spread":0.2249278232156007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4396560422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06761078,0.0030222242,0.89493614,0.00028631807,0.00028099233,0.00016097314,0.00056106056,0.011345908,0.021795599],"genre_scores_gemma":[0.48148224,0.0009967565,0.49729466,0.00028837056,0.00009792278,0.00018698964,0.0014213677,0.00048033905,0.01775152],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997602,0.00003215822,0.000019226994,0.000046935496,0.00010926252,0.000032169013],"domain_scores_gemma":[0.9998049,0.000040063052,0.000032365526,0.00005836761,0.000053388656,0.000010861832],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024337666,0.00058179215,0.00031966192,0.0006161759,0.00024666073,0.00082933827,0.0010385445,0.0002610016,0.006547129],"category_scores_gemma":[0.0006558891,0.00021009753,0.00022276059,0.00053531677,0.00022221584,0.0009557628,0.0005308403,0.0003926806,0.0019874724],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00068446284,0.00007101534,0.0015432892,0.00041618748,0.00007106561,0.00031972709,0.000090448535,0.030657532,0.10472296,0.026926983,0.016893243,0.8176031],"study_design_scores_gemma":[0.00027735182,0.0016373717,0.0023472705,0.00017386806,0.00010093044,0.0023331568,0.00010021723,0.5382229,0.268227,0.013701058,0.17276986,0.00010896555],"about_ca_topic_score_codex":0.0006620138,"about_ca_topic_score_gemma":0.0016371796,"teacher_disagreement_score":0.006547129,"about_ca_system_score_codex":0.0005121441,"about_ca_system_score_gemma":0.00056026067,"threshold_uncertainty_score":0.021902323},"labels":[],"label_agreement":null},{"id":"W4400227515","doi":"10.1145/3674843","title":"SQL2FPGA: Automated Acceleration of SQL Query Processing on Modern CPU-FPGA Platforms","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Database Systems and Queries","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"National Alliance for Accessible Golf","keywords":"Computer science; SQL; Field-programmable gate array; Acceleration; SQL/PSM; Central processing unit; Database; Operating system; Query by Example; Embedded system; Web search query; World Wide Web; Search engine","score_opus":0.023347255661126005,"score_gpt":0.2686226609111317,"score_spread":0.24527540525000568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4400227515","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1259066,0.0010571876,0.5670498,0.00034931104,0.0002039573,0.00038484138,0.002040939,0.28728807,0.015719298],"genre_scores_gemma":[0.6616801,0.000480612,0.31092468,0.00059468905,0.000066796056,0.00031831596,0.0061713983,0.012220173,0.007543223],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991961,0.00009958625,0.000054185843,0.00019103233,0.00030146926,0.00015760688],"domain_scores_gemma":[0.9993819,0.00023865611,0.00005380956,0.0001429488,0.0001390409,0.000043532527],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005717779,0.001637058,0.00044179126,0.00064922316,0.00030241124,0.0012268669,0.0013064177,0.00036602683,0.005328264],"category_scores_gemma":[0.0015211536,0.0005677509,0.0007417123,0.0004266776,0.00055169454,0.0011410933,0.00092746934,0.0010199298,0.0022031069],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003556008,0.000694118,0.01931796,0.0010264545,0.00030303822,0.0017527272,0.0014470132,0.09762135,0.16140564,0.02579152,0.13553509,0.5515491],"study_design_scores_gemma":[0.00041372763,0.0005963575,0.004744549,0.000077589655,0.00008158225,0.00053306384,0.00026786028,0.76775074,0.16325445,0.009233427,0.05293621,0.00011037888],"about_ca_topic_score_codex":0.0055469675,"about_ca_topic_score_gemma":0.0050594606,"teacher_disagreement_score":0.0055469675,"about_ca_system_score_codex":0.00076351746,"about_ca_system_score_gemma":0.001460564,"threshold_uncertainty_score":0.017824829},"labels":[],"label_agreement":null},{"id":"W4401335869","doi":"10.1145/3676849","title":"PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; High-level synthesis; Scalability; Embedded system; Task (project management); Computer architecture; FIFO (computing and electronics); Parallel computing; Computer hardware; Operating system","score_opus":0.029559222490131792,"score_gpt":0.27636824371404184,"score_spread":0.24680902122391005,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401335869","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.045037877,0.0006582777,0.8129511,0.00026325948,0.00011448199,0.00029391554,0.00060092466,0.12725703,0.012823223],"genre_scores_gemma":[0.43343636,0.00054372306,0.5381504,0.00047304033,0.00010192324,0.00066091557,0.002648519,0.010590096,0.013394966],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99922085,0.00017482864,0.000058907764,0.00015252375,0.00027724117,0.000115648276],"domain_scores_gemma":[0.999064,0.00032091528,0.00013149138,0.00024170786,0.00015514763,0.000086658896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014187633,0.00122693,0.000392187,0.0005993008,0.00035367283,0.0011258685,0.002039051,0.0004920456,0.012382315],"category_scores_gemma":[0.0020613961,0.00077869085,0.0010900727,0.00031039442,0.00058399356,0.0015183411,0.0011666024,0.0011654522,0.0029470536],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018066871,0.00055799185,0.010933388,0.0012525218,0.00028742978,0.0012172858,0.0010676373,0.17437004,0.13126472,0.047309574,0.08760153,0.5423312],"study_design_scores_gemma":[0.0003402859,0.00056579965,0.0019335349,0.00011838849,0.00007769846,0.00059977657,0.000104577746,0.83014715,0.05791896,0.013863844,0.094239034,0.00009089286],"about_ca_topic_score_codex":0.0015953887,"about_ca_topic_score_gemma":0.002124299,"teacher_disagreement_score":0.012382315,"about_ca_system_score_codex":0.0007688543,"about_ca_system_score_gemma":0.0013861405,"threshold_uncertainty_score":0.041423023},"labels":[],"label_agreement":null},{"id":"W4410344137","doi":"10.1145/3734798","title":"VTR 9: Open-Source CAD for Fabric and Beyond FPGA Architecture Exploration","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Waterloo; Cerebral Diagnostics (Canada); University of Toronto","funders":"Google","keywords":"Computer science; Field-programmable gate array; CAD; Architecture; Computer architecture; Embedded system; Open source; Computer hardware; Operating system; Engineering drawing; Software","score_opus":0.01694436650770665,"score_gpt":0.24345839648382095,"score_spread":0.2265140299761143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410344137","genre_codex":"methods","genre_gemma":"software","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"software","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009874168,0.00095116644,0.6898901,0.00038821195,0.00041821977,0.0003934685,0.013511156,0.2121538,0.07241973],"genre_scores_gemma":[0.13461226,0.0020520233,0.658625,0.0007865666,0.00015950498,0.0015682536,0.061213426,0.079216324,0.06176664],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988632,0.000119970726,0.00005454335,0.0000965288,0.0007435985,0.00012214808],"domain_scores_gemma":[0.99898535,0.00035485154,0.000070657225,0.0002525022,0.000287132,0.00004953005],"candidate_categories":["open_science"],"consensus_categories":[],"category_scores_codex":[0.0011205733,0.0017159563,0.0005948605,0.0014172258,0.0004009668,0.0015359318,0.003513356,0.0011017512,0.06861792],"category_scores_gemma":[0.003004257,0.00101963,0.0014453675,0.00082428806,0.00035689116,0.0015396827,0.0014789616,0.0017215254,0.019599607],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005123498,0.00025845485,0.0022235338,0.0013570093,0.00016939767,0.00064809935,0.00027572,0.10713006,0.03433987,0.048876353,0.3611868,0.4430223],"study_design_scores_gemma":[0.00046666674,0.000299714,0.0013203745,0.0003224424,0.00006033268,0.0007703017,0.00006572093,0.3590668,0.040131774,0.019210938,0.5781188,0.00016609924],"about_ca_topic_score_codex":0.0031650793,"about_ca_topic_score_gemma":0.0063567115,"teacher_disagreement_score":0.99648666,"about_ca_system_score_codex":0.0008512732,"about_ca_system_score_gemma":0.0016340729,"threshold_uncertainty_score":0.22954977},"labels":[],"label_agreement":null},{"id":"W4415220943","doi":"10.1145/3787490","title":"wa-hls4ml: A Benchmark and Surrogate Models for hls4ml Resource and Latency Estimation","year":2025,"lang":"en","type":"report","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Semantic Web and Ontologies","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"Canada Research Chairs; Alfred P. Sloan Foundation; Office of the President, University of California; U.S. Department of Energy","keywords":"Benchmark (surveying); Latency (audio); Limiting; Field-programmable gate array; Resource (disambiguation); Percentile; Surrogate model","score_opus":0.03832620855967011,"score_gpt":0.27706365234010605,"score_spread":0.23873744378043593,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415220943","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.69640315,0.0042991266,0.18135084,0.0025231359,0.0006382703,0.0006493131,0.05693329,0.03339081,0.023812061],"genre_scores_gemma":[0.74821836,0.0010501199,0.15520468,0.0005142652,0.00006463129,0.0005211292,0.08571189,0.0012321278,0.0074827536],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99925345,0.00018912322,0.000065421846,0.00017016845,0.00023254614,0.00008936685],"domain_scores_gemma":[0.9980715,0.0008964897,0.000148986,0.0003506707,0.00046712617,0.00006534957],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014489051,0.0017189296,0.00051029585,0.0013166387,0.00041913913,0.0010743636,0.0023676767,0.0011407896,0.003797943],"category_scores_gemma":[0.0058839913,0.00053277164,0.00085046724,0.0016959404,0.0005122938,0.0014356395,0.0006517622,0.0012858539,0.0011079188],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033690734,0.000278895,0.006751497,0.00043875212,0.00013834891,0.00014089273,0.00004771786,0.9159153,0.0029176285,0.002917612,0.026045231,0.04407135],"study_design_scores_gemma":[0.00005012362,0.00015314118,0.001388122,0.000026697946,0.000013107277,0.000050322775,0.000032490734,0.9864748,0.005110791,0.0017995938,0.0048868535,0.000014029612],"about_ca_topic_score_codex":0.024792261,"about_ca_topic_score_gemma":0.033539265,"teacher_disagreement_score":0.024792261,"about_ca_system_score_codex":0.001730256,"about_ca_system_score_gemma":0.002012628,"threshold_uncertainty_score":0.049295902},"labels":[],"label_agreement":null},{"id":"W4415382450","doi":"10.1145/3772082","title":"MAD-HiSpMV: Matrix Adaptive Design with Hybrid Row Distribution for Imbalanced SpMV Acceleration on FPGAs","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Speedup; Kernel (algebra); Multiplication (music); Benchmark (surveying); Matrix multiplication; Bottleneck; CUDA; Sparse matrix; Performance improvement","score_opus":0.025410174397121586,"score_gpt":0.25433817854651447,"score_spread":0.22892800414939288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415382450","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13650991,0.0012914165,0.8340383,0.00034699068,0.00018045452,0.00014995386,0.00029224923,0.012782787,0.014407933],"genre_scores_gemma":[0.69976753,0.0002321318,0.29378232,0.0003094903,0.00004071172,0.00019081953,0.000430306,0.00034189565,0.004904768],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997731,0.000042539486,0.000013481382,0.000041619103,0.000083456755,0.000045813686],"domain_scores_gemma":[0.99977416,0.000048932314,0.000040785173,0.00005721356,0.00005949167,0.000019423134],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002141616,0.00073481124,0.00025646205,0.0004820075,0.00024820596,0.00048521688,0.00083493674,0.00023672146,0.004232735],"category_scores_gemma":[0.00055825344,0.00021620654,0.00028436742,0.00037055084,0.00022906926,0.0005916057,0.0004461754,0.00048068218,0.00091824],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056178716,0.00024614178,0.005270081,0.00046605605,0.000108774235,0.00053116604,0.0002921401,0.222332,0.16429096,0.025907403,0.024954721,0.5550387],"study_design_scores_gemma":[0.00013241215,0.00086862827,0.0013121263,0.000052607473,0.000054139327,0.00035961828,0.00007762752,0.87561446,0.08188348,0.00824393,0.031357992,0.000043004013],"about_ca_topic_score_codex":0.0011688564,"about_ca_topic_score_gemma":0.0028023992,"teacher_disagreement_score":0.004232735,"about_ca_system_score_codex":0.00044542176,"about_ca_system_score_gemma":0.0006710098,"threshold_uncertainty_score":0.014159918},"labels":[],"label_agreement":null},{"id":"W4415406059","doi":"10.1145/3771938","title":"PoCo: Extending Task-Parallel HLS Programming with Shared Multi- <i>P</i> r <i>o</i> ducer Multi- <i>Co</i> nsumer Buffer Support","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Dataflow; Scalability; Abstraction; Task (project management); Routing (electronic design automation); Field-programmable gate array; Reduction (mathematics); Design flow","score_opus":0.021797602499628817,"score_gpt":0.2780463524000699,"score_spread":0.2562487499004411,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415406059","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016712459,0.00014229194,0.971208,0.00016055845,0.00005208515,0.00013973087,0.00011598587,0.0047332123,0.0067356895],"genre_scores_gemma":[0.35373217,0.0004607282,0.6340696,0.00038296566,0.000061714076,0.0004375338,0.0005836742,0.0017606989,0.008510831],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995641,0.00008655737,0.00003091692,0.000077576355,0.00016330469,0.00007763822],"domain_scores_gemma":[0.9993349,0.00019981785,0.00008542905,0.0002273921,0.00009023468,0.00006231215],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008362768,0.00072435517,0.0002991705,0.00034219,0.00031266143,0.0011073754,0.0017968264,0.0004505878,0.0036495866],"category_scores_gemma":[0.0014961362,0.00045355156,0.0007881487,0.000304579,0.0006877341,0.0013020006,0.0015280589,0.0010365606,0.0006303311],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005148614,0.0002896449,0.004295615,0.0007271807,0.00011776164,0.0006276645,0.0007322476,0.41447425,0.054865472,0.13225462,0.018436726,0.37266403],"study_design_scores_gemma":[0.000078047175,0.00020635515,0.00033640277,0.00004775098,0.00004080005,0.00017452297,0.000057145317,0.9008915,0.018176487,0.037410274,0.042550437,0.000030212332],"about_ca_topic_score_codex":0.0018898308,"about_ca_topic_score_gemma":0.003634023,"teacher_disagreement_score":0.0036495866,"about_ca_system_score_codex":0.00052138005,"about_ca_system_score_gemma":0.0017050642,"threshold_uncertainty_score":0.012209117},"labels":[],"label_agreement":null},{"id":"W4415477479","doi":"10.1145/3772724","title":"OpenDRAM: A Modular, High-performance Soft Memory Controller for DDR4 DRAM","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; McMaster University","funders":"","keywords":"Memory controller; Dram; Controller (irrigation); Field-programmable gate array; Open source; Registered memory; Interface (matter)","score_opus":0.013350483180256141,"score_gpt":0.247049703298821,"score_spread":0.23369922011856487,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415477479","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30678245,0.0033361984,0.58309495,0.0004663511,0.000826525,0.00084462995,0.0014318983,0.0621507,0.041066278],"genre_scores_gemma":[0.75525564,0.00046219255,0.21977587,0.0006810842,0.00014221265,0.000355134,0.00178347,0.0013163545,0.020227922],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995666,0.00003466157,0.00003135757,0.00010339885,0.00019304226,0.00007094249],"domain_scores_gemma":[0.9996424,0.000054635948,0.00006741867,0.00008696645,0.000104996645,0.00004357653],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030607963,0.0005543544,0.00034033638,0.0005711374,0.00024576095,0.00087868853,0.002624944,0.00039063737,0.007528802],"category_scores_gemma":[0.00071550236,0.00033527214,0.00035817688,0.0002516715,0.00029441938,0.00095997,0.0008636836,0.000674851,0.0012247174],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014817275,0.00044767023,0.007068896,0.0010433958,0.00023692696,0.0010369726,0.00041705693,0.054536033,0.3777526,0.025491444,0.043601133,0.4868862],"study_design_scores_gemma":[0.00053616706,0.0016986581,0.0037848835,0.00009612079,0.00018642636,0.0011458247,0.00009380375,0.32036492,0.48485667,0.0029547166,0.18410058,0.00018131049],"about_ca_topic_score_codex":0.001184378,"about_ca_topic_score_gemma":0.0018953038,"teacher_disagreement_score":0.007528802,"about_ca_system_score_codex":0.0006977807,"about_ca_system_score_gemma":0.0007074977,"threshold_uncertainty_score":0.02518636},"labels":[],"label_agreement":null},{"id":"W4415702056","doi":"10.1145/3774327","title":"HiSpMM: High Performance High Bandwidth Sparse-Dense Matrix Multiplication on HBM-equipped FPGAs","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Scalability; Bottleneck; Field-programmable gate array; Workload; Speedup; Matrix multiplication; Design space exploration; Bandwidth (computing); Robustness (evolution)","score_opus":0.013608908343037511,"score_gpt":0.25046420109222134,"score_spread":0.23685529274918382,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415702056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22139156,0.0026888591,0.656239,0.0008873942,0.0005214399,0.00043270728,0.0021202073,0.059198312,0.0565205],"genre_scores_gemma":[0.6556373,0.00044463354,0.32580099,0.00045705232,0.000074383745,0.00028934857,0.0025975916,0.00092579616,0.01377295],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99974376,0.00004676498,0.000012479935,0.000033918157,0.00011634904,0.000046737965],"domain_scores_gemma":[0.9997521,0.00006524075,0.000029928497,0.000057125933,0.000064567495,0.00003099229],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003183065,0.00079599343,0.00029918534,0.00041798502,0.00026125732,0.0005763631,0.0010381028,0.0003296627,0.014872399],"category_scores_gemma":[0.00074597425,0.00026909533,0.00028813301,0.00039343358,0.00023092689,0.0006814298,0.0006062773,0.00056397764,0.0027185886],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018319522,0.00041659028,0.0076445504,0.0013332058,0.00028839736,0.0014228724,0.00041225922,0.10801868,0.13611291,0.030504366,0.14831993,0.5636943],"study_design_scores_gemma":[0.0007240495,0.0017133005,0.0044151177,0.00015019861,0.00008896021,0.0007989601,0.00017753203,0.7489702,0.1187444,0.009772125,0.11435587,0.00008922087],"about_ca_topic_score_codex":0.0013199641,"about_ca_topic_score_gemma":0.002925445,"teacher_disagreement_score":0.014872399,"about_ca_system_score_codex":0.00044156788,"about_ca_system_score_gemma":0.0005622989,"threshold_uncertainty_score":0.04975313},"labels":[],"label_agreement":null},{"id":"W4417327756","doi":"10.1145/3778036","title":"Corrigendum: VTR 9: Open-Source CAD for Fabric and Beyond FPGA Architecture Exploration","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Waterloo; Cerebral Diagnostics (Canada); University of Toronto","funders":"","keywords":"CAD; Field-programmable gate array; Architecture; Reconfigurable computing; FPGA prototype","score_opus":0.02288544452266987,"score_gpt":0.2453232970090476,"score_spread":0.2224378524863777,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4417327756","genre_codex":"editorial","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012898556,0.0032491074,0.049021993,0.03778568,0.7822457,0.0003056269,0.011473865,0.032688595,0.08193951],"genre_scores_gemma":[0.016579002,0.0045410357,0.03424302,0.016132869,0.061117504,0.00039844416,0.0232089,0.024333693,0.8194455],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9943956,0.00037288654,0.00035912136,0.00062209636,0.003914625,0.00033560285],"domain_scores_gemma":[0.9631738,0.0028385092,0.00088718516,0.0024346493,0.02923354,0.001432269],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0025234073,0.0017688476,0.0016244913,0.0040130503,0.0016327525,0.0043219374,0.0029631585,0.0031227116,0.38155264],"category_scores_gemma":[0.036941912,0.0010844934,0.0013360444,0.002128102,0.0009993846,0.0026499638,0.0031149269,0.0027883532,0.23092344],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021419515,0.0000059704444,0.00005888466,0.000077773126,0.000006171162,0.00007771834,0.000011559084,0.00016059644,0.0003458966,0.000765639,0.9797004,0.018767968],"study_design_scores_gemma":[0.00002406245,0.000031996136,0.00033495054,0.000097595694,0.00002044765,0.00029620517,0.00002621227,0.0012618342,0.0014353329,0.0011973588,0.9952384,0.000035663343],"about_ca_topic_score_codex":0.005268326,"about_ca_topic_score_gemma":0.009089469,"teacher_disagreement_score":0.38155264,"about_ca_system_score_codex":0.002806198,"about_ca_system_score_gemma":0.0025698766,"threshold_uncertainty_score":0.8821401},"labels":[],"label_agreement":null}]}