{"meta":{"query_hash":"67ab53ca65d3","filters":{"venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)"},"cohort_total":5,"direct_labels_cover":0,"predictions_cover":5,"exported":5,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/67ab53ca65d3","api":"https://metacan.xera.ac/api/v1/cohort?venue=ASP-DAC+2004%3A+Asia+and+South+Pacific+Design+Automation+Conference+2004+%28IEEE+Cat.+No.04EX753%29"},"results":[{"id":"W4234744634","doi":"10.1109/aspdac.2004.1337721","title":"Automatic process migration of datapath hard IP libraries","year":2005,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer architecture; Computer science; Process (computing); Reusability; Integrated circuit layout; Integrated circuit design; Circuit design; Embedded system; Integrated circuit; Operating system; Software","score_opus":0.041094588767523574,"score_gpt":0.24420037308689965,"score_spread":0.2031057843193761,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234744634","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2042691,0.0003231644,0.7757312,0.00015739303,0.000048725033,0.00036187918,0.00020766491,0.012486177,0.0064146975],"genre_scores_gemma":[0.608299,0.00030618097,0.38014272,0.00020582291,0.000026432157,0.0003196128,0.0011218304,0.001419552,0.00815879],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999683,0.000045566037,0.000021585953,0.00004498791,0.00013978808,0.00006510236],"domain_scores_gemma":[0.99935013,0.00015742595,0.000086357795,0.00022124317,0.00015826804,0.000026455677],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044488686,0.000495284,0.0002901921,0.0006415329,0.0003562275,0.00066409877,0.00091669534,0.000287721,0.0016430472],"category_scores_gemma":[0.0015547784,0.00026864672,0.00035209671,0.00038911283,0.00023392809,0.0006652108,0.0007704734,0.0005569163,0.00055747526],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033333997,0.00019910664,0.005719664,0.00024916997,0.000036880938,0.0005327506,0.0006147535,0.048417803,0.2804357,0.012676222,0.005948715,0.64483595],"study_design_scores_gemma":[0.0001100568,0.00042131447,0.003912966,0.000042119475,0.00006513198,0.000644474,0.00018585986,0.29412168,0.6409727,0.010799185,0.048677307,0.00004730059],"about_ca_topic_score_codex":0.00096015754,"about_ca_topic_score_gemma":0.0013810924,"teacher_disagreement_score":0.0016430472,"about_ca_system_score_codex":0.00050261646,"about_ca_system_score_gemma":0.001014213,"threshold_uncertainty_score":0.0054965615},"labels":[],"label_agreement":null},{"id":"W4235520433","doi":"10.1109/aspdac.2004.1337565","title":"An approach for reducing dynamic power consumption in synchronous sequential digital designs","year":2004,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Retiming; Dynamic voltage scaling; Computer science; Benchmark (surveying); Scaling; Sequential logic; Dynamic demand; Combinational logic; Power (physics); Digital electronics; Voltage; Parallel computing; Algorithm; Electronic circuit; Logic gate; Mathematics; Engineering","score_opus":0.030050040300585872,"score_gpt":0.25423693336913966,"score_spread":0.2241868930685538,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4235520433","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.048509404,0.0006379874,0.94639385,0.00019364958,0.00003704795,0.000051398718,0.000038707316,0.0012259836,0.0029119495],"genre_scores_gemma":[0.43675098,0.00053824676,0.55886865,0.00020064705,0.000054633536,0.00014552126,0.00010544105,0.00014991082,0.0031859258],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997193,0.00005407985,0.00001949145,0.00005318286,0.000119471355,0.00003443437],"domain_scores_gemma":[0.9996872,0.00010467381,0.00005097387,0.00008988457,0.00005306858,0.000014232494],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027705534,0.00068522256,0.0003276527,0.0005837017,0.0003720385,0.0003713757,0.0007806088,0.0003304979,0.0015312714],"category_scores_gemma":[0.00078645773,0.00027313197,0.00037085105,0.0007756415,0.0003031323,0.000799728,0.00043364207,0.0003938841,0.0003042473],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023098507,0.0001522381,0.0007570084,0.00024279508,0.00005231209,0.00015786357,0.00016693762,0.19694561,0.16214329,0.021348078,0.0024447066,0.6153582],"study_design_scores_gemma":[0.00012419464,0.00085523096,0.0011180919,0.00003846398,0.00012301012,0.00046348193,0.00007556097,0.8450131,0.10153473,0.03165167,0.018974323,0.00002824167],"about_ca_topic_score_codex":0.0008767537,"about_ca_topic_score_gemma":0.0025787286,"teacher_disagreement_score":0.0015312714,"about_ca_system_score_codex":0.0004985316,"about_ca_system_score_gemma":0.00076207344,"threshold_uncertainty_score":0.005122602},"labels":[],"label_agreement":null},{"id":"W4246056576","doi":"10.1109/aspdac.2004.1337686","title":"Interconnect capacitance estimation for FPGAs","year":2005,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Capacitance; Field-programmable gate array; Routing (electronic design automation); Noise (video); Computer science; Dynamic demand; Electronic engineering; CMOS; Bounding overwatch; Interconnection; Power (physics); Embedded system; Engineering; Artificial intelligence; Telecommunications","score_opus":0.025833801124650255,"score_gpt":0.23631121189645632,"score_spread":0.21047741077180607,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246056576","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06759961,0.0007099584,0.9288202,0.00018165272,0.000018146562,0.000017846613,0.00016945934,0.0010092375,0.0014738799],"genre_scores_gemma":[0.8799768,0.00079274445,0.11639251,0.000053051896,0.00003886093,0.000032187578,0.00041576254,0.000119467215,0.0021786673],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99949884,0.00011058399,0.000022201391,0.00011536338,0.00022118623,0.000031905645],"domain_scores_gemma":[0.99909043,0.00038296997,0.0001587773,0.00017344068,0.00017506191,0.000019317298],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031460798,0.00040416775,0.0003263919,0.0007455741,0.00022098445,0.00056514825,0.00041561836,0.0003746086,0.0007936376],"category_scores_gemma":[0.003283047,0.00032919727,0.00022485352,0.00077688025,0.00022868931,0.00079879083,0.0002948579,0.00042593738,0.00024785334],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006032896,0.000015805434,0.002585688,0.00007112822,0.00003311636,0.000119541146,0.00002965105,0.8426709,0.02365368,0.0039372,0.0010700102,0.12575294],"study_design_scores_gemma":[0.0000024557378,0.000019875237,0.0008087448,0.0000058084506,0.0000036507674,0.000078633275,0.000004483024,0.9918675,0.0047922693,0.0015234761,0.0008873129,0.000005834844],"about_ca_topic_score_codex":0.0043466105,"about_ca_topic_score_gemma":0.0039298446,"teacher_disagreement_score":0.0043466105,"about_ca_system_score_codex":0.000856167,"about_ca_system_score_gemma":0.0006590058,"threshold_uncertainty_score":0.008642614},"labels":[],"label_agreement":null},{"id":"W4251324159","doi":"10.1109/aspdac.2004.1337569","title":"Design diagnosis using Boolean satisfiability","year":2004,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Boolean satisfiability problem; Computer science; Satisfiability; Maximum satisfiability problem; Boolean function; And-inverter graph; Theoretical computer science; Boolean expression; Algorithm","score_opus":0.07978221306230644,"score_gpt":0.2908238733196982,"score_spread":0.2110416602573918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251324159","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0067884256,0.000582869,0.98637354,0.000961843,0.000065886714,0.00012352476,0.00013232621,0.0005955952,0.0043759597],"genre_scores_gemma":[0.3550766,0.0019821904,0.6384056,0.0006046574,0.00019833383,0.00040052825,0.0007070958,0.0001575777,0.0024673594],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9954021,0.0019265028,0.00038483692,0.0005510477,0.0014668016,0.0002687257],"domain_scores_gemma":[0.99183005,0.0062390147,0.0005213242,0.000606801,0.00071229605,0.00009059594],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0035324066,0.001092637,0.0007361984,0.003002521,0.00082036626,0.0022733577,0.0016368796,0.0015041062,0.0041082613],"category_scores_gemma":[0.018630588,0.0007089481,0.0015875258,0.0019101996,0.0025261021,0.003788838,0.0018999542,0.0018058985,0.00062022515],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025906737,0.0001346996,0.0024792787,0.0011299369,0.00020418498,0.00096111844,0.00060927717,0.2037045,0.010745283,0.5225185,0.0058757346,0.25137848],"study_design_scores_gemma":[0.00009185263,0.00006014726,0.00017809289,0.00017664496,0.000082164304,0.00025881242,0.00009322705,0.45969748,0.006853663,0.52593535,0.006538953,0.000033669392],"about_ca_topic_score_codex":0.0028709727,"about_ca_topic_score_gemma":0.003462374,"teacher_disagreement_score":0.0041082613,"about_ca_system_score_codex":0.0019148762,"about_ca_system_score_gemma":0.0019243283,"threshold_uncertainty_score":0.018681407},"labels":[],"label_agreement":null},{"id":"W4253940019","doi":"10.1109/aspdac.2004.1337579","title":"Piecewise quadratic waveform matching with successive chord iteration","year":2004,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"Model Reduction and Neural Networks","field":"Physics and Astronomy","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Waveform; Electronic circuit; Spice; Nonlinear system; Piecewise; Piecewise linear function; Resistive touchscreen; Algorithm; Control theory (sociology); Computer science; Mathematics; Voltage; Electronic engineering; Mathematical analysis; Physics; Electrical engineering; Engineering","score_opus":0.01934608285274196,"score_gpt":0.2336516913488803,"score_spread":0.21430560849613833,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253940019","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0069615347,0.00002654564,0.99020535,0.000026543967,0.000018508068,0.000027303115,0.000018345554,0.00051330985,0.0022025723],"genre_scores_gemma":[0.2985106,0.00008370691,0.695342,0.00005284446,0.000021625941,0.00014421895,0.00013635754,0.00030868573,0.005399942],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997451,0.000053283937,0.000013512229,0.000037156347,0.00012307079,0.000027933313],"domain_scores_gemma":[0.99972326,0.00010139587,0.000027075217,0.00006580768,0.00006978073,0.000012585249],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003790563,0.0005075669,0.00041725353,0.00048017822,0.00022875758,0.00053081935,0.00078011357,0.00047156843,0.0050742393],"category_scores_gemma":[0.0016448731,0.00027019205,0.00047045067,0.0005580035,0.00035271977,0.00077337865,0.00078767946,0.000686212,0.0010260566],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020303529,0.00005486673,0.00048825715,0.00012731363,0.000039569375,0.000106293184,0.00020232737,0.5769623,0.028130164,0.07712296,0.0029173372,0.31364554],"study_design_scores_gemma":[0.000008683281,0.000024080602,0.00003016285,0.0000023839252,0.0000022524964,0.000022761298,0.0000068424047,0.98936427,0.0033859217,0.0054134047,0.0017355264,0.0000038064436],"about_ca_topic_score_codex":0.0021732282,"about_ca_topic_score_gemma":0.0018997724,"teacher_disagreement_score":0.0050742393,"about_ca_system_score_codex":0.00051175157,"about_ca_system_score_gemma":0.00063598296,"threshold_uncertainty_score":0.016974986},"labels":[],"label_agreement":null}]}