{"meta":{"query_hash":"67ab53ca65d3","filters":{"venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)"},"cohort_total":5,"direct_labels_cover":0,"predictions_cover":5,"exported":5,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/67ab53ca65d3","api":"https://metacan.xera.ac/api/v1/cohort?venue=ASP-DAC+2004%3A+Asia+and+South+Pacific+Design+Automation+Conference+2004+%28IEEE+Cat.+No.04EX753%29"},"results":[{"id":"W4234744634","doi":"10.1109/aspdac.2004.1337721","title":"Automatic process migration of datapath hard IP libraries","year":2005,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer architecture; Computer science; Process (computing); Reusability; Integrated circuit layout; Integrated circuit design; Circuit design; Embedded system; Integrated circuit; Operating system; Software","score_opus":0.041094588767523574,"score_gpt":0.24420037308689965,"score_spread":0.2031057843193761,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234744634","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15775491,0.00023031162,0.83669204,0.0007024039,0.00047706804,0.00080028834,0.000049449212,0.0009846782,0.0023088586],"genre_scores_gemma":[0.95070595,0.000028592725,0.0481297,0.00014856983,0.00017852036,0.0000805522,0.00006807759,0.00003425732,0.0006258066],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963247,0.00031332715,0.0010513571,0.000909105,0.000736926,0.00066459563],"domain_scores_gemma":[0.9972382,0.00023847772,0.00075156393,0.0008933924,0.00058656296,0.000291781],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008357746,0.000518135,0.00063248817,0.0004005196,0.0004102236,0.00077096425,0.0009800483,0.00026522425,0.000111939386],"category_scores_gemma":[0.0003440112,0.0004952901,0.00010405126,0.00080490677,0.00024103648,0.0028685627,0.00007583401,0.00025631353,0.00029365235],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025008578,0.0010112876,0.017113445,0.0019172782,0.00038265417,0.00007510604,0.09933908,0.008151327,0.053850316,0.026314182,0.0206087,0.7712116],"study_design_scores_gemma":[0.00075886224,0.00021667646,0.0060071186,0.00043784155,0.00006356794,0.000045556626,0.0016384466,0.9812355,0.006382631,0.0021683737,0.00032193837,0.00072347576],"about_ca_topic_score_codex":0.000036746667,"about_ca_topic_score_gemma":0.000010793512,"teacher_disagreement_score":0.9730842,"about_ca_system_score_codex":0.00007787594,"about_ca_system_score_gemma":0.0009027366,"threshold_uncertainty_score":0.9997499},"labels":[],"label_agreement":null},{"id":"W4235520433","doi":"10.1109/aspdac.2004.1337565","title":"An approach for reducing dynamic power consumption in synchronous sequential digital designs","year":2004,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Retiming; Dynamic voltage scaling; Computer science; Benchmark (surveying); Scaling; Sequential logic; Dynamic demand; Combinational logic; Power (physics); Digital electronics; Voltage; Parallel computing; Algorithm; Electronic circuit; Logic gate; Mathematics; Engineering","score_opus":0.030050040300585872,"score_gpt":0.25423693336913966,"score_spread":0.2241868930685538,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4235520433","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13243487,0.0001497882,0.8627335,0.00001806572,0.00035518766,0.0016676767,0.00013465273,0.0012631585,0.0012430939],"genre_scores_gemma":[0.9288893,0.000060594975,0.069987565,0.000017182188,0.000076944256,0.00039060545,0.0003342037,0.00011018956,0.00013344361],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99706,0.00013562986,0.00083327934,0.00080488756,0.00035455846,0.00081167364],"domain_scores_gemma":[0.9986644,0.00008273079,0.0001994772,0.00055131543,0.00021357276,0.00028853503],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006287147,0.0006268504,0.00060437067,0.0005171618,0.00023103514,0.0005530262,0.00033052388,0.00051587314,0.00005447747],"category_scores_gemma":[0.00007151787,0.0006787948,0.00013413488,0.0003234599,0.00019557896,0.0011946367,0.000017501665,0.0003314189,0.000093235634],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042525824,0.0012717637,0.0021741907,0.0016985832,0.0004612546,0.00011321995,0.032288294,0.40439698,0.50054055,0.0028975818,0.0016900661,0.05204226],"study_design_scores_gemma":[0.002733681,0.0006159886,0.0016219487,0.00040131828,0.00010016495,0.00011743505,0.0024987757,0.9770378,0.011209817,0.0020601626,0.000044056327,0.0015588596],"about_ca_topic_score_codex":0.00002314887,"about_ca_topic_score_gemma":0.000003499612,"teacher_disagreement_score":0.79645437,"about_ca_system_score_codex":0.0005386821,"about_ca_system_score_gemma":0.0003123574,"threshold_uncertainty_score":0.9995663},"labels":[],"label_agreement":null},{"id":"W4246056576","doi":"10.1109/aspdac.2004.1337686","title":"Interconnect capacitance estimation for FPGAs","year":2005,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Capacitance; Field-programmable gate array; Routing (electronic design automation); Noise (video); Computer science; Dynamic demand; Electronic engineering; CMOS; Bounding overwatch; Interconnection; Power (physics); Embedded system; Engineering; Artificial intelligence; Telecommunications","score_opus":0.025833801124650255,"score_gpt":0.23631121189645632,"score_spread":0.21047741077180607,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246056576","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019955344,0.00031887222,0.97025454,0.00020274946,0.00061566534,0.0015121746,0.00010741245,0.0019575777,0.0050756843],"genre_scores_gemma":[0.8733476,0.000100865385,0.12452333,0.000077735975,0.00024827072,0.00046526242,0.00009558485,0.00009278658,0.0010485739],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974059,0.00013574613,0.00080084824,0.00061653054,0.00034361987,0.00069734553],"domain_scores_gemma":[0.99838626,0.00021591186,0.00021869339,0.00053046143,0.00039391406,0.00025476277],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006976083,0.0005946499,0.00057729287,0.00035436504,0.0002605242,0.00030871204,0.00032256826,0.0004191516,0.00016688033],"category_scores_gemma":[0.00020348381,0.0006169266,0.00015333449,0.00030729265,0.0001422488,0.0008599448,0.000012773339,0.0002749666,0.0003958538],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024622984,0.00036164196,0.00038048482,0.0016784928,0.0005704627,0.00003067535,0.03184591,0.09731288,0.25544563,0.0096548945,0.10707512,0.49539757],"study_design_scores_gemma":[0.0009876029,0.00020455342,0.0001613676,0.00032045314,0.00008833425,0.00003625441,0.000930552,0.95045406,0.041483983,0.0020119117,0.0024007196,0.00092021836],"about_ca_topic_score_codex":0.000010088903,"about_ca_topic_score_gemma":0.000008633577,"teacher_disagreement_score":0.85339224,"about_ca_system_score_codex":0.00025633632,"about_ca_system_score_gemma":0.00015175175,"threshold_uncertainty_score":0.9996282},"labels":[],"label_agreement":null},{"id":"W4251324159","doi":"10.1109/aspdac.2004.1337569","title":"Design diagnosis using Boolean satisfiability","year":2004,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Boolean satisfiability problem; Computer science; Satisfiability; Maximum satisfiability problem; Boolean function; And-inverter graph; Theoretical computer science; Boolean expression; Algorithm","score_opus":0.07978221306230644,"score_gpt":0.2908238733196982,"score_spread":0.2110416602573918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251324159","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.029145446,0.0001285662,0.9657448,0.00031330693,0.0012404871,0.001617496,0.000022685228,0.0008433034,0.00094392506],"genre_scores_gemma":[0.4912368,0.000041889867,0.50820976,0.00009803329,0.00008872775,0.0001668625,0.000011169485,0.00003537328,0.000111384994],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99412274,0.0012674603,0.0012106891,0.001465794,0.00093290466,0.001000383],"domain_scores_gemma":[0.99598294,0.00040327627,0.00074077287,0.0016342732,0.0007568998,0.00048180882],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002994867,0.0007360307,0.0007268697,0.00045534622,0.0007256352,0.000862918,0.0011734948,0.00048367959,0.00010327356],"category_scores_gemma":[0.000805969,0.000749694,0.00017074784,0.0010616762,0.00042344126,0.0020814843,0.00013267498,0.0004303348,0.00047847876],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052296737,0.0025604025,0.01687473,0.0013441805,0.0007802451,0.00024662976,0.104428545,0.27544934,0.10344249,0.16824907,0.0062223617,0.31987906],"study_design_scores_gemma":[0.00197213,0.00053146813,0.0067137806,0.00034446368,0.000119339995,0.00010683234,0.0013748888,0.9352224,0.030296873,0.021384902,0.00027693046,0.0016559811],"about_ca_topic_score_codex":0.00011756789,"about_ca_topic_score_gemma":0.0000041447247,"teacher_disagreement_score":0.65977305,"about_ca_system_score_codex":0.0005807019,"about_ca_system_score_gemma":0.0011875915,"threshold_uncertainty_score":0.9994954},"labels":[],"label_agreement":null},{"id":"W4253940019","doi":"10.1109/aspdac.2004.1337579","title":"Piecewise quadratic waveform matching with successive chord iteration","year":2004,"lang":"en","type":"article","venue":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","topic":"Model Reduction and Neural Networks","field":"Physics and Astronomy","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Waveform; Electronic circuit; Spice; Nonlinear system; Piecewise; Piecewise linear function; Resistive touchscreen; Algorithm; Control theory (sociology); Computer science; Mathematics; Voltage; Electronic engineering; Mathematical analysis; Physics; Electrical engineering; Engineering","score_opus":0.01934608285274196,"score_gpt":0.2336516913488803,"score_spread":0.21430560849613833,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253940019","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25122988,0.000037112335,0.74162775,0.00040712516,0.00057573174,0.0009855157,0.000044105913,0.0002525768,0.0048402105],"genre_scores_gemma":[0.98917276,0.000014814406,0.0077512483,0.00009086625,0.00054748,0.00017146935,0.0002043385,0.00005790189,0.001989112],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99724996,0.0001742362,0.0006906146,0.0007566582,0.0004913068,0.00063721696],"domain_scores_gemma":[0.9982219,0.00007797525,0.000495901,0.00046001465,0.0004027815,0.0003414334],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031604856,0.00058332406,0.0005258694,0.000221214,0.00059216784,0.0006048001,0.00023623579,0.00019041554,0.00040374213],"category_scores_gemma":[0.000015418911,0.00049232645,0.00012339135,0.00039278128,0.00017562271,0.0010433872,0.000025503537,0.0003856223,0.00031133587],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017175225,0.0026303718,0.013230256,0.0009486953,0.0018476443,0.00018421162,0.12757176,0.47885334,0.0714143,0.12336557,0.009940945,0.16829537],"study_design_scores_gemma":[0.012451798,0.0015493592,0.0035310597,0.002016542,0.0006508975,0.00014133443,0.029678596,0.8893661,0.019520115,0.035244558,0.001025601,0.004824053],"about_ca_topic_score_codex":0.00013807735,"about_ca_topic_score_gemma":0.00001083221,"teacher_disagreement_score":0.7379429,"about_ca_system_score_codex":0.00012733068,"about_ca_system_score_gemma":0.0004757467,"threshold_uncertainty_score":0.9997528},"labels":[],"label_agreement":null}]}