{"meta":{"query_hash":"8bd72d0a35d3","filters":{"venue":"Circuits and Systems"},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/8bd72d0a35d3","api":"https://metacan.xera.ac/api/v1/cohort?venue=Circuits+and+Systems"},"results":[{"id":"W2028312043","doi":"10.4236/cs.2015.61002","title":"A Static Phase Offset Reduction Technique for Multiplying Delay-Locked Loop","year":2015,"lang":"en","type":"article","venue":"Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Control theory (sociology); Offset (computer science); Phase-locked loop; Charge pump; Loop gain; Delay-locked loop; Phase frequency detector; Detector; Voltage; Electronic engineering; Materials science; Engineering; Electrical engineering; Computer science; Capacitor","score_opus":0.06926467194022638,"score_gpt":0.30327115762297496,"score_spread":0.23400648568274857,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028312043","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054094613,0.0013816091,0.939972,0.0001498831,0.00013178584,0.000048321366,0.000033568347,0.0011488238,0.0030393677],"genre_scores_gemma":[0.64146423,0.0008630497,0.35192522,0.0001826591,0.0001881427,0.000047834048,0.00010612853,0.00007456117,0.0051482003],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997178,0.000028297087,0.000017266973,0.000060133087,0.00015544322,0.000021064337],"domain_scores_gemma":[0.9997613,0.000055176573,0.000059010774,0.000042203676,0.000072616276,0.00000979702],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013549946,0.00037355715,0.00023156495,0.00039327572,0.00034402584,0.00029739822,0.00043032444,0.00030173935,0.0012134683],"category_scores_gemma":[0.00044046246,0.0001696026,0.00023488463,0.0004811365,0.00021195406,0.0004878457,0.0002974989,0.00047019718,0.0003581533],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014961621,0.00003254304,0.00052580494,0.0001543975,0.000023117045,0.00013562498,0.000088773435,0.0026932089,0.6911396,0.004826353,0.0006376771,0.2995932],"study_design_scores_gemma":[0.000045511275,0.00074069656,0.0016846184,0.000034063363,0.000096002506,0.0024133474,0.00004132712,0.11103868,0.85290706,0.0020149914,0.028934384,0.000049273756],"about_ca_topic_score_codex":0.0002151918,"about_ca_topic_score_gemma":0.0003923549,"teacher_disagreement_score":0.0012134683,"about_ca_system_score_codex":0.00022848664,"about_ca_system_score_gemma":0.00020069756,"threshold_uncertainty_score":0.004059434},"labels":[],"label_agreement":null},{"id":"W2044990188","doi":"10.4236/cs.2011.24050","title":"Single-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time Resolution","year":2011,"lang":"en","type":"article","venue":"Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Vernier scale; Time-to-digital converter; CMOS; Electronic engineering; Detector; Dynamic range; Resolution (logic); Phase detector; Dead time; Delay calculation; Computer science; Electrical engineering; Engineering; Physics; Propagation delay; Voltage; Optics; Telecommunications; Jitter","score_opus":0.022931542241212258,"score_gpt":0.1817303548176828,"score_spread":0.15879881257647055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044990188","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18134598,0.0014855897,0.7973276,0.00027752176,0.00043693275,0.00024845052,0.00029177932,0.0036457537,0.014940373],"genre_scores_gemma":[0.79268956,0.0005125077,0.19869505,0.00018051844,0.000094181785,0.00007484619,0.00021162022,0.00011031293,0.007431439],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99952185,0.000044126267,0.000024573295,0.00010040836,0.00025189275,0.000057203048],"domain_scores_gemma":[0.999553,0.00015702484,0.00005191515,0.00008091638,0.00013174106,0.000025266243],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036713656,0.00031404072,0.00050801167,0.0004112157,0.000256727,0.0010086164,0.0009605968,0.0006047653,0.0036276611],"category_scores_gemma":[0.00076895877,0.00023200098,0.00031163412,0.0004900458,0.00021251845,0.00078940956,0.00023732008,0.0004839992,0.0008177594],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041308967,0.00012951916,0.0012535274,0.00033156984,0.000056651952,0.0003946531,0.0001365465,0.009970712,0.7490665,0.009235562,0.0021924565,0.22681934],"study_design_scores_gemma":[0.00008748635,0.0006803882,0.0012804463,0.000030988118,0.00006883076,0.00227677,0.000030558618,0.17762747,0.79865664,0.0013461523,0.017856518,0.000057724883],"about_ca_topic_score_codex":0.00042401775,"about_ca_topic_score_gemma":0.001169043,"teacher_disagreement_score":0.0036276611,"about_ca_system_score_codex":0.00042133202,"about_ca_system_score_gemma":0.00040996802,"threshold_uncertainty_score":0.012135744},"labels":[],"label_agreement":null},{"id":"W2147083707","doi":"10.4236/cs.2014.512030","title":"CFOA Based Low Pass and High Pass Ladder Filter—A New Configuration","year":2014,"lang":"en","type":"article","venue":"Circuits and Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Campbell Scientific (Canada)","funders":"","keywords":"High-pass filter; Low-pass filter; Filter (signal processing); Current-feedback operational amplifier; Active filter; Capacitor-input filter; Signal-flow graph; Voltage-controlled filter; Filter design; Engineering; Electronic engineering; Control theory (sociology); Computer science; Operational amplifier; Amplifier; Electrical engineering; Voltage; Artificial intelligence; CMOS","score_opus":0.012622525942023462,"score_gpt":0.18020831637224757,"score_spread":0.16758579043022412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147083707","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023926074,0.0009792381,0.96201265,0.00021104202,0.00019758084,0.00009606712,0.00010157233,0.0020547323,0.010421003],"genre_scores_gemma":[0.5112804,0.00084138976,0.47609597,0.00033940587,0.00015376689,0.00010235114,0.00019886969,0.000101958816,0.010885836],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968433,0.00004483041,0.00002481377,0.000078296274,0.00013148498,0.00003635695],"domain_scores_gemma":[0.9997992,0.000032985787,0.000035479887,0.00003490505,0.00007950821,0.000017968436],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019398626,0.0004235703,0.0002558954,0.0006639801,0.00031145886,0.00069613016,0.00080603367,0.00083724863,0.003642801],"category_scores_gemma":[0.00030927075,0.00018765405,0.0003462371,0.0005442249,0.00035927224,0.0013649,0.0002773942,0.0005790758,0.00095375755],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052170036,0.00012070208,0.0010372906,0.00038891291,0.000100557445,0.0006839941,0.00017402828,0.0067736153,0.65078145,0.030473463,0.0031652537,0.30577907],"study_design_scores_gemma":[0.00028622113,0.0030677293,0.0043491377,0.00020193134,0.0003050979,0.008797594,0.00014068956,0.19402064,0.6288992,0.020440226,0.13926296,0.00022851038],"about_ca_topic_score_codex":0.00080439553,"about_ca_topic_score_gemma":0.0014632313,"teacher_disagreement_score":0.003642801,"about_ca_system_score_codex":0.0004679579,"about_ca_system_score_gemma":0.00037981698,"threshold_uncertainty_score":0.012186348},"labels":[],"label_agreement":null}]}