{"meta":{"query_hash":"579fb1176a4a","filters":{"venue":"Digital Systems Design"},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/579fb1176a4a","api":"https://metacan.xera.ac/api/v1/cohort?venue=Digital+Systems+Design"},"results":[{"id":"W2060429008","doi":"10.1109/dsd.2004.29","title":"Automatic mapping of parallel applications onto multi-processor platforms: a multimedia application","year":2004,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Video Graphics Array; Component (thermodynamics); Encoder; Computer architecture; Programming paradigm; Embedded system; Programming language; Operating system; Field-programmable gate array","score_opus":0.0341921410563524,"score_gpt":0.24081355483475997,"score_spread":0.20662141377840756,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2060429008","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17873412,0.0012309471,0.8067042,0.0003918851,0.000056774097,0.00014619732,0.00006593853,0.0033050347,0.009364909],"genre_scores_gemma":[0.48075122,0.00073976046,0.5124521,0.00007686004,0.00003007905,0.00006416099,0.000113496586,0.00017288371,0.005599339],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998864,0.000017339198,0.000007696776,0.000027254257,0.000045597655,0.000015602353],"domain_scores_gemma":[0.99986804,0.00003922049,0.000015013222,0.00003293361,0.00003309781,0.000011600899],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014835063,0.00030978836,0.00015419595,0.0002614342,0.00030812676,0.00040720825,0.00039231285,0.00026416456,0.001991302],"category_scores_gemma":[0.0005571255,0.00014326232,0.00013184923,0.00027094994,0.00018819806,0.0005204967,0.0004351234,0.0002806457,0.00042546034],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018093883,0.0000684312,0.0011300043,0.00017570776,0.000017796883,0.0005579466,0.00024732915,0.033043634,0.2184219,0.009918215,0.0025780404,0.7336601],"study_design_scores_gemma":[0.0000583656,0.00039448892,0.0034696322,0.000058176658,0.000047751782,0.0013703359,0.00025273414,0.61684775,0.29051933,0.017437492,0.06950808,0.000035893765],"about_ca_topic_score_codex":0.0008657054,"about_ca_topic_score_gemma":0.001498301,"teacher_disagreement_score":0.001991302,"about_ca_system_score_codex":0.00024282758,"about_ca_system_score_gemma":0.00032658176,"threshold_uncertainty_score":0.006661594},"labels":[],"label_agreement":null},{"id":"W2116833435","doi":"10.1109/dsd.2007.22","title":"Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays","year":2007,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"NMOS logic; PMOS logic; Logic gate; Computer science; Electronic engineering; Transistor; Pass transistor logic; Electrical engineering; Engineering; Voltage","score_opus":0.0359309534734655,"score_gpt":0.24234817032246309,"score_spread":0.20641721684899758,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116833435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19803643,0.002692041,0.78589815,0.001188031,0.00023447303,0.00018854582,0.0001759592,0.0016531436,0.00993318],"genre_scores_gemma":[0.66342974,0.0008626729,0.3312649,0.00033639368,0.00006589866,0.00009389036,0.000111626825,0.0000630984,0.0037718562],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99981695,0.000045137742,0.000019190586,0.00003500895,0.000058681988,0.000025103802],"domain_scores_gemma":[0.99956113,0.00013101331,0.00009839929,0.000121486846,0.00007217304,0.000015694251],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004380911,0.00041512834,0.00017030396,0.00031029232,0.00021498038,0.00072330737,0.0012846146,0.00064638007,0.0018434374],"category_scores_gemma":[0.0011872901,0.00021989214,0.0003116665,0.00034312936,0.00030852508,0.0013801148,0.00032016457,0.0003736588,0.00043941906],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009613917,0.00034862082,0.004335817,0.0009946144,0.00022956691,0.00046566036,0.00033548733,0.0973499,0.36147383,0.16311708,0.0042012236,0.36618683],"study_design_scores_gemma":[0.00035191432,0.0018474708,0.0016825246,0.00012424664,0.00039126174,0.0015583626,0.00024438786,0.44144416,0.41365996,0.0875657,0.051016856,0.000113261725],"about_ca_topic_score_codex":0.00023105463,"about_ca_topic_score_gemma":0.0012415118,"teacher_disagreement_score":0.0018434374,"about_ca_system_score_codex":0.00030854743,"about_ca_system_score_gemma":0.00030775185,"threshold_uncertainty_score":0.0061668754},"labels":[],"label_agreement":null},{"id":"W2137447276","doi":"10.1109/dsd.2007.10","title":"A New Class of Cellular Automata","year":2007,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Cellular Automata and Applications","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; University of British Columbia","funders":"","keywords":"Cellular automaton; Mobile automaton; Benchmark (surveying); Shift register; Computer science; Neighbourhood (mathematics); Automaton; Continuous spatial automaton; Electronic circuit; Asynchronous cellular automaton; Algorithm; Finite-state machine; Theoretical computer science; Built-in self-test; Time complexity; Quantum finite automata; Mathematics; Automata theory; Telecommunications","score_opus":0.021091145057323922,"score_gpt":0.22586388836565596,"score_spread":0.20477274330833203,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137447276","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033683576,0.0029563846,0.92587835,0.0005842312,0.0006559717,0.00010842259,0.00043694218,0.0010616658,0.034634393],"genre_scores_gemma":[0.6085296,0.0038375158,0.35239762,0.0007460212,0.0004923689,0.0005518036,0.0008590358,0.00019030418,0.032395773],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99935395,0.000101746,0.00006123959,0.00021108495,0.00021163582,0.000060450155],"domain_scores_gemma":[0.9992161,0.00029449386,0.000076527394,0.00020965438,0.0001573271,0.000045921668],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024267737,0.00045711387,0.0005476413,0.0007419261,0.00067907816,0.0018943723,0.00071017444,0.0009326848,0.003886876],"category_scores_gemma":[0.0016689578,0.0002325646,0.0009240157,0.0005925391,0.00093389105,0.0014696723,0.001014683,0.0010954984,0.0010307448],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006423392,0.000037614387,0.0010296813,0.0002048671,0.000044979988,0.00027753325,0.00020581529,0.06443131,0.02161228,0.79470205,0.00453358,0.11285605],"study_design_scores_gemma":[0.0000530042,0.00014140412,0.00067538925,0.00007099649,0.000056351695,0.001224216,0.00010033042,0.44142595,0.012542865,0.3629831,0.18063383,0.00009249176],"about_ca_topic_score_codex":0.0014572123,"about_ca_topic_score_gemma":0.0008885683,"teacher_disagreement_score":0.003886876,"about_ca_system_score_codex":0.00073668786,"about_ca_system_score_gemma":0.0005771919,"threshold_uncertainty_score":0.013002932},"labels":[],"label_agreement":null}]}