{"meta":{"query_hash":"579fb1176a4a","filters":{"venue":"Digital Systems Design"},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/579fb1176a4a","api":"https://metacan.xera.ac/api/v1/cohort?venue=Digital+Systems+Design"},"results":[{"id":"W2060429008","doi":"10.1109/dsd.2004.29","title":"Automatic mapping of parallel applications onto multi-processor platforms: a multimedia application","year":2004,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Video Graphics Array; Component (thermodynamics); Encoder; Computer architecture; Programming paradigm; Embedded system; Programming language; Operating system; Field-programmable gate array","score_opus":0.0341921410563524,"score_gpt":0.24081355483475997,"score_spread":0.20662141377840756,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2060429008","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014834189,0.00027998214,0.9951564,0.000025971462,0.00022824827,0.0016835396,0.000007672034,0.000337917,0.0007968679],"genre_scores_gemma":[0.95082396,0.0000030045326,0.047717668,0.000019825758,0.00010399941,0.0011198146,0.00001213267,0.00001721525,0.00018238407],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982459,0.000023694658,0.0007241022,0.0004066911,0.00031225075,0.00028734404],"domain_scores_gemma":[0.99859166,0.00012179935,0.00039454194,0.0005822844,0.00019403943,0.00011568393],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035203245,0.00019638307,0.00033104277,0.00014944082,0.00011645057,0.00033135453,0.00070172665,0.00011419308,0.0000012699523],"category_scores_gemma":[0.000030146144,0.00017212771,0.00009812826,0.0005120767,0.000040363833,0.0010079708,0.000070973525,0.00008784119,0.00017947142],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040045037,0.0018984848,0.0015448565,0.0025196956,0.0005185181,0.000020115363,0.015449439,0.37845507,0.005271648,0.36310464,0.0011630106,0.23001447],"study_design_scores_gemma":[0.00079520367,0.00007033683,0.00017839944,0.00023192729,0.000005057318,0.000057700465,0.0004061374,0.99433565,0.00018414503,0.0017951354,0.0016703812,0.00026993503],"about_ca_topic_score_codex":0.00011259245,"about_ca_topic_score_gemma":0.0000068455324,"teacher_disagreement_score":0.9493405,"about_ca_system_score_codex":0.00015425551,"about_ca_system_score_gemma":0.000093689574,"threshold_uncertainty_score":0.7019164},"labels":[],"label_agreement":null},{"id":"W2116833435","doi":"10.1109/dsd.2007.22","title":"Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays","year":2007,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"NMOS logic; PMOS logic; Logic gate; Computer science; Electronic engineering; Transistor; Pass transistor logic; Electrical engineering; Engineering; Voltage","score_opus":0.0359309534734655,"score_gpt":0.24234817032246309,"score_spread":0.20641721684899758,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116833435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12664326,0.00043999642,0.86891466,0.00000410431,0.0014849924,0.0010592862,0.000002955093,0.0002826785,0.0011680545],"genre_scores_gemma":[0.9965006,0.000022469723,0.0027511169,0.0000082207935,0.00025735734,0.00023688465,0.000009290613,0.000081526356,0.00013254407],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979925,0.00004383474,0.0006504729,0.0003324669,0.00019171157,0.0007890024],"domain_scores_gemma":[0.998926,0.00062188995,0.00008278712,0.00021831214,0.000046154717,0.00010489743],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011935077,0.0003070923,0.0003720532,0.00044084646,0.000052254254,0.00029827678,0.00024346325,0.00018205092,0.0000019545541],"category_scores_gemma":[0.000105226434,0.00032590915,0.00007246857,0.0004873003,0.000020014566,0.0011163438,0.00002345576,0.00027321838,0.000015997022],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014024717,0.000037944235,0.0076377373,0.00018801268,0.00004964783,0.000051145893,0.0010002374,0.96662885,0.00205613,0.0001799804,0.00019385468,0.021836212],"study_design_scores_gemma":[0.0018096433,0.00043006815,0.0014569147,0.0010562246,0.000010738799,0.000030858428,0.0010752294,0.97054064,0.0214086,0.00019844237,0.001128273,0.0008543685],"about_ca_topic_score_codex":0.00015550194,"about_ca_topic_score_gemma":0.000085498425,"teacher_disagreement_score":0.8698573,"about_ca_system_score_codex":0.0005455168,"about_ca_system_score_gemma":0.000018442075,"threshold_uncertainty_score":0.9999193},"labels":[],"label_agreement":null},{"id":"W2137447276","doi":"10.1109/dsd.2007.10","title":"A New Class of Cellular Automata","year":2007,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Cellular Automata and Applications","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; University of British Columbia","funders":"","keywords":"Cellular automaton; Mobile automaton; Benchmark (surveying); Shift register; Computer science; Neighbourhood (mathematics); Automaton; Continuous spatial automaton; Electronic circuit; Asynchronous cellular automaton; Algorithm; Finite-state machine; Theoretical computer science; Built-in self-test; Time complexity; Quantum finite automata; Mathematics; Automata theory; Telecommunications","score_opus":0.021091145057323922,"score_gpt":0.22586388836565596,"score_spread":0.20477274330833203,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137447276","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0015352295,0.00024077162,0.98396766,0.000045429577,0.0001870168,0.000307569,0.0000049410746,0.0002825313,0.013428836],"genre_scores_gemma":[0.9848702,9.587054e-7,0.013296212,0.000011659743,0.000062227795,0.0000069400276,0.000006920134,0.00001067247,0.0017342339],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988288,0.000019914381,0.00036105694,0.00025817184,0.00028983015,0.00024216874],"domain_scores_gemma":[0.99882287,0.00013563927,0.0001379196,0.0007030295,0.00005077996,0.00014975228],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035975195,0.000113803035,0.0001738209,0.00008942903,0.000041764666,0.0002848356,0.0007800154,0.000059408372,0.000002944364],"category_scores_gemma":[0.000017703516,0.00010615607,0.00006752121,0.0004323128,0.000022079419,0.00050924567,0.0001176103,0.0000488118,0.00018836664],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013482504,0.00027369245,0.00034316364,0.00012741209,0.000078310106,0.00009494967,0.00074929395,0.0006995012,0.07354669,0.74983084,0.02564059,0.14860205],"study_design_scores_gemma":[0.0019249116,0.0004903941,0.0018873123,0.00027138734,0.000034177,0.0003006416,0.00026630057,0.509556,0.15872326,0.009035308,0.3160824,0.0014279456],"about_ca_topic_score_codex":0.00004753945,"about_ca_topic_score_gemma":5.347393e-7,"teacher_disagreement_score":0.98333496,"about_ca_system_score_codex":0.000031298816,"about_ca_system_score_gemma":0.00008710616,"threshold_uncertainty_score":0.4328919},"labels":[],"label_agreement":null}]}