{"meta":{"query_hash":"66781c3e802c","filters":{"venue":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005."},"cohort_total":4,"direct_labels_cover":0,"predictions_cover":4,"exported":4,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/66781c3e802c","api":"https://metacan.xera.ac/api/v1/cohort?venue=ICCAD-2005.+IEEE%2FACM+International+Conference+on+Computer-Aided+Design%2C+2005."},"results":[{"id":"W4234246562","doi":"10.1109/iccad.2005.1560189","title":"Mixed-size placement via line search","year":2005,"lang":"en","type":"article","venue":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Scaling; Computer science; Simple (philosophy); Line (geometry); Sampling (signal processing); Algorithm; Line search; Function (biology); Mathematical optimization; Mathematics; Geometry","score_opus":0.07272725290455787,"score_gpt":0.2939019442810032,"score_spread":0.22117469137644533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234246562","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007879225,0.00018006272,0.9772347,0.002092146,0.0024274883,0.0009155129,0.00009048431,0.0016358208,0.007544525],"genre_scores_gemma":[0.83406895,0.0007476214,0.15669584,0.0010409631,0.0028845486,0.00019094505,0.000100841724,0.00017316069,0.004097107],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9953952,0.00022740428,0.0010417436,0.00088266947,0.0012248699,0.0012281068],"domain_scores_gemma":[0.9973956,0.00057063164,0.00016900568,0.0010098561,0.00036056366,0.0004943661],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.001017262,0.00079778506,0.0006341911,0.00058435724,0.00017354982,0.00039009284,0.0019595565,0.00038552974,0.002638435],"category_scores_gemma":[0.000057099536,0.0008277765,0.00024620455,0.00019400117,0.00012671844,0.00056054915,0.00022104614,0.0009082538,0.001593594],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005462776,0.0012493312,0.00011235776,0.00014110692,0.0010094399,0.0002412536,0.0005779826,0.3408851,0.110760294,0.01444394,0.30554342,0.22448948],"study_design_scores_gemma":[0.0014869585,0.00043928134,0.0001728718,0.00027551,0.00003435341,0.00008663135,0.00002693868,0.8037604,0.14658648,0.0019167832,0.04412693,0.0010868674],"about_ca_topic_score_codex":0.0000370961,"about_ca_topic_score_gemma":0.0000735362,"teacher_disagreement_score":0.82618976,"about_ca_system_score_codex":0.0008312954,"about_ca_system_score_gemma":0.00020532378,"threshold_uncertainty_score":0.9994173},"labels":[],"label_agreement":null},{"id":"W4246911015","doi":"10.1109/iccad.2005.1560102","title":"Noise margin analysis for dynamic logic circuits","year":2005,"lang":"en","type":"article","venue":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Domino logic; Noise margin; Computer science; Electronic circuit; Robustness (evolution); Noise (video); Electronic engineering; Logic gate; Noise immunity; Waveform; Logic synthesis; Logic family; Algorithm; Engineering; Electrical engineering; Transistor; Artificial intelligence; Telecommunications; Voltage","score_opus":0.05005760672455839,"score_gpt":0.2832840359013022,"score_spread":0.2332264291767438,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246911015","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020408418,0.00022127057,0.9690451,0.001732702,0.0031772975,0.0012067482,0.00025202511,0.0010150638,0.0029413458],"genre_scores_gemma":[0.9216428,0.00044895665,0.072201096,0.00087871915,0.001314069,0.0003178535,0.0003052634,0.00016620716,0.0027250675],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99485946,0.0001610064,0.0012594917,0.0011725603,0.0010701632,0.0014772918],"domain_scores_gemma":[0.9968488,0.0005982507,0.00032809778,0.0012746237,0.00046114565,0.00048903434],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00094702723,0.00097172696,0.0009853095,0.0016801191,0.00022540872,0.00049291854,0.002396038,0.00042717258,0.0015233498],"category_scores_gemma":[0.00007188772,0.0010119193,0.0005529924,0.0005892391,0.0001347616,0.0009115024,0.00013811383,0.0006617669,0.0013066467],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018443546,0.00043786786,0.00032518932,0.0000870712,0.0022629222,0.000055820794,0.0002625153,0.90918076,0.015027458,0.006348709,0.030693185,0.03513409],"study_design_scores_gemma":[0.0018176571,0.00022625756,0.0016537493,0.00013498159,0.000257504,0.000031324947,0.000018893728,0.9702714,0.0064686392,0.0015842187,0.016364587,0.0011707623],"about_ca_topic_score_codex":0.000020230862,"about_ca_topic_score_gemma":0.00018397569,"teacher_disagreement_score":0.9012343,"about_ca_system_score_codex":0.001212108,"about_ca_system_score_gemma":0.00025270865,"threshold_uncertainty_score":0.99947095},"labels":[],"label_agreement":null},{"id":"W4247520101","doi":"10.1109/iccad.2005.1560178","title":"Statistical timing analysis with two-sided constraints","year":2005,"lang":"en","type":"article","venue":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Process (computing); Simple (philosophy); Upper and lower bounds; Algorithm; Statistical analysis; Mathematics; Statistics; Embedded system","score_opus":0.04595261314727286,"score_gpt":0.2850933295440969,"score_spread":0.23914071639682402,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247520101","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027170613,0.000054029926,0.9605548,0.00080674177,0.0013908219,0.0006363197,0.00020289373,0.00086485787,0.008318957],"genre_scores_gemma":[0.81095237,0.00010049649,0.18639451,0.00049526914,0.0009672092,0.000083697916,0.00018010601,0.000115902105,0.0007104378],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99475527,0.00021997525,0.0011623298,0.0010772877,0.0013998238,0.0013852901],"domain_scores_gemma":[0.9967702,0.00086437224,0.0002823217,0.0010693964,0.0004001457,0.00061357085],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00080555724,0.0009305945,0.00095552753,0.0012752382,0.00020927924,0.0005501811,0.0016593261,0.00026996594,0.0046771984],"category_scores_gemma":[0.000076698685,0.0008893316,0.00023506301,0.00052437803,0.000378339,0.0008532489,0.0001253944,0.0008628142,0.0014027555],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038662463,0.00042283523,0.00078602205,0.000046786285,0.0032729097,0.00033530954,0.0004284392,0.90698993,0.0059247008,0.016528558,0.0275887,0.037289202],"study_design_scores_gemma":[0.0024950854,0.00026815393,0.001381569,0.00024767814,0.0003148161,0.000113432674,0.00004274839,0.97885287,0.009805169,0.00056990515,0.0046580685,0.001250534],"about_ca_topic_score_codex":0.000038846552,"about_ca_topic_score_gemma":0.0002005611,"teacher_disagreement_score":0.78378177,"about_ca_system_score_codex":0.00080426777,"about_ca_system_score_gemma":0.00036316106,"threshold_uncertainty_score":0.99937475},"labels":[],"label_agreement":null},{"id":"W4248548556","doi":"10.1109/iccad.2005.1560094","title":"Incremental partitioning-based vectorless power grid verification","year":2005,"lang":"en","type":"article","venue":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Grid; Solver; Power grid; Set (abstract data type); Constraint (computer-aided design); Power (physics); Distributed computing; Parallel computing; Computer engineering; Engineering; Programming language","score_opus":0.042059028382820135,"score_gpt":0.26454802935894045,"score_spread":0.22248900097612032,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4248548556","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14289084,0.00019325879,0.82857937,0.0031544978,0.011243846,0.0015337294,0.00027321454,0.0021643692,0.009966869],"genre_scores_gemma":[0.96642566,0.00012030748,0.029699756,0.0008985437,0.0018701387,0.00019971783,0.00025583195,0.00013593168,0.0003941058],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99563295,0.00019314839,0.0010396226,0.00087633415,0.0011900128,0.001067931],"domain_scores_gemma":[0.99768776,0.00027073958,0.000279892,0.0010263992,0.0003321493,0.000403086],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0007425012,0.0007606363,0.00052714586,0.0006867461,0.00024544878,0.00048927363,0.0016118381,0.00030978926,0.0026319374],"category_scores_gemma":[0.000044657292,0.0008308267,0.00020720593,0.00024583674,0.00015217102,0.0010404818,0.000092662136,0.00067380146,0.0025058],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000539991,0.0010075778,0.0006788292,0.000087980836,0.00056900416,0.00008395518,0.00045690077,0.7369811,0.07416996,0.010700608,0.16091998,0.0138041],"study_design_scores_gemma":[0.0023183522,0.00030803285,0.0024245556,0.0003286773,0.000042567823,0.000034001238,0.000027812357,0.824714,0.11959786,0.0003353768,0.048651215,0.0012175423],"about_ca_topic_score_codex":0.00002948861,"about_ca_topic_score_gemma":0.000080191225,"teacher_disagreement_score":0.82353485,"about_ca_system_score_codex":0.0011927501,"about_ca_system_score_gemma":0.00030067225,"threshold_uncertainty_score":0.99941427},"labels":[],"label_agreement":null}]}