{"meta":{"query_hash":"cab4c3bde2a2","filters":{"venue":"IEE Proceedings - Computers and Digital Techniques"},"cohort_total":8,"direct_labels_cover":0,"predictions_cover":8,"exported":8,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/cab4c3bde2a2","api":"https://metacan.xera.ac/api/v1/cohort?venue=IEE+Proceedings+-+Computers+and+Digital+Techniques"},"results":[{"id":"W1966844574","doi":"10.1049/ip-cdt:20050192","title":"Applying the Handel-C design flow in designing an HMAC-hash unit on FPGAs","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Hash-based message authentication code; Computer science; Hash function; MD5; Field-programmable gate array; Flexibility (engineering); Embedded system; Parallel computing; Computer architecture; Computer hardware; Message authentication code; Cryptography; Programming language; Algorithm; Mathematics","score_opus":0.029480125407466494,"score_gpt":0.26287971366047574,"score_spread":0.23339958825300924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966844574","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024272252,0.00016480911,0.9673876,0.00007741498,0.000027768498,0.00023638117,0.000046907477,0.001904542,0.0058822366],"genre_scores_gemma":[0.20508446,0.0002278651,0.789609,0.00014635501,0.000017870425,0.00020735068,0.000104536964,0.00014496423,0.0044575543],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997112,0.00007356827,0.000024483743,0.00005168879,0.00009124052,0.000047742575],"domain_scores_gemma":[0.99955124,0.00019044419,0.000053853382,0.000072325005,0.000118376425,0.00001381996],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005146234,0.00041593742,0.00018750809,0.00044912167,0.0002889181,0.0007053411,0.0006014543,0.00031005932,0.0034107394],"category_scores_gemma":[0.0009775711,0.00019719405,0.0002785146,0.00030168556,0.00041603338,0.00039750553,0.0002471763,0.00036849565,0.0007073197],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048563763,0.00008422225,0.0015364584,0.0009344201,0.000079838035,0.00090609636,0.00049024913,0.12816107,0.15642586,0.06110317,0.0037871525,0.6460058],"study_design_scores_gemma":[0.00020875438,0.0014213964,0.0020515812,0.00023070935,0.00010981098,0.0019443146,0.00014205163,0.5295816,0.37351528,0.016810102,0.0738957,0.00008867527],"about_ca_topic_score_codex":0.0020850226,"about_ca_topic_score_gemma":0.0019513366,"teacher_disagreement_score":0.0034107394,"about_ca_system_score_codex":0.00044590162,"about_ca_system_score_gemma":0.00093339384,"threshold_uncertainty_score":0.011409998},"labels":[],"label_agreement":null},{"id":"W1989830920","doi":"10.1049/ip-cdt:20050170","title":"Embedded power-aware cycle by cycle variable speed processor","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Pipeline (software); Field-programmable gate array; Computer science; Embedded system; Stratix; Clock rate; Nios II; Energy (signal processing); Power (physics); Computer hardware; Chip","score_opus":0.004336998004645747,"score_gpt":0.2107668771485533,"score_spread":0.20642987914390756,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989830920","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17154513,0.0009842669,0.8089178,0.00018289525,0.00016309651,0.00009147794,0.00018622741,0.0052322526,0.0126968585],"genre_scores_gemma":[0.8204556,0.00035248316,0.16733684,0.000120828336,0.000055146953,0.00006306496,0.0002338156,0.0001471834,0.011235011],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99991107,0.000011793268,0.0000053865347,0.000024428831,0.00003591994,0.000011404566],"domain_scores_gemma":[0.9999027,0.000021505373,0.000018121103,0.000019360901,0.000030698742,0.0000075042767],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007061819,0.00018641497,0.00014905947,0.0001769873,0.00013380937,0.00027420072,0.00040218528,0.00013322309,0.002735417],"category_scores_gemma":[0.00026432326,0.00009899685,0.00009071706,0.000214407,0.000086300264,0.00026564306,0.00015034317,0.0002464407,0.0003860406],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000499414,0.00009028213,0.00142672,0.00024141323,0.000046444235,0.00017739627,0.00007435398,0.037584383,0.39831904,0.006848595,0.0073478622,0.547344],"study_design_scores_gemma":[0.00021620373,0.0014241238,0.005700451,0.000042289863,0.00019133539,0.0012461757,0.000050748797,0.55021054,0.33798006,0.0042830454,0.098593295,0.00006164698],"about_ca_topic_score_codex":0.00043497182,"about_ca_topic_score_gemma":0.0010286983,"teacher_disagreement_score":0.002735417,"about_ca_system_score_codex":0.00018696091,"about_ca_system_score_gemma":0.0003598601,"threshold_uncertainty_score":0.009150863},"labels":[],"label_agreement":null},{"id":"W2028757486","doi":"10.1049/ip-cdt:20050084","title":"Improving energy-efficiency in high-performance processors by bypassing trivial instructions","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computation; Computer science; Spec#; Efficient energy use; Energy consumption; Parallel computing; Energy (signal processing); Algorithm; Mathematics; Electrical engineering; Programming language","score_opus":0.004508871287032249,"score_gpt":0.1931490618463108,"score_spread":0.18864019055927855,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028757486","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94322336,0.001670898,0.04950594,0.00018383139,0.000046989815,0.000025116744,0.00007295117,0.0007683609,0.004502526],"genre_scores_gemma":[0.9870947,0.00032650615,0.011587129,0.000030679857,0.0000131125735,0.000009924686,0.00009831093,0.00004152675,0.00079821865],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99967647,0.000055478227,0.000022595948,0.000043995842,0.00010038483,0.00010105914],"domain_scores_gemma":[0.9981437,0.00091915845,0.00025164356,0.0003917151,0.00022001426,0.0000737537],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043269683,0.0007794801,0.0004360398,0.000384771,0.00045888466,0.00083874,0.0010914551,0.00028751147,0.0020661082],"category_scores_gemma":[0.0020399643,0.00023902094,0.0002558527,0.00084252993,0.0005404477,0.0019619723,0.0005699454,0.0005167501,0.00036204827],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0029153796,0.00070089457,0.017786857,0.0008409853,0.00018966875,0.0007128125,0.00018445404,0.3810701,0.3864141,0.02071144,0.0037481831,0.18472514],"study_design_scores_gemma":[0.00017079938,0.0019145268,0.009397256,0.000052920062,0.00024528895,0.00054934015,0.00017530694,0.6493024,0.31735802,0.013964654,0.0067926967,0.00007678617],"about_ca_topic_score_codex":0.00066474883,"about_ca_topic_score_gemma":0.0020993454,"teacher_disagreement_score":0.0020661082,"about_ca_system_score_codex":0.00036746304,"about_ca_system_score_gemma":0.0008809831,"threshold_uncertainty_score":0.006911814},"labels":[],"label_agreement":null},{"id":"W2072649780","doi":"10.1049/ip-cdt:20045117","title":"Power-aware branch predictor update","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Branch predictor; Computer science; Exploit; Key (lock); Power (physics); Predictive power; Power consumption; Energy consumption; Speculative execution; Integer (computer science); Simple (philosophy); Energy (signal processing); Reliability engineering; Parallel computing; Statistics; Computer security; Engineering; Mathematics","score_opus":0.006911291261733892,"score_gpt":0.22314199934842366,"score_spread":0.21623070808668976,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2072649780","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1470685,0.003099568,0.8255846,0.0006124817,0.00042699493,0.0001662486,0.00030192055,0.0101569975,0.012582701],"genre_scores_gemma":[0.7610344,0.0014515248,0.2210887,0.00035536286,0.00020286583,0.00010153527,0.0006953607,0.00038570448,0.014684508],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993723,0.00009133606,0.000036400892,0.00008032034,0.00034562746,0.00007397072],"domain_scores_gemma":[0.9984993,0.0004984298,0.00014109095,0.00040410375,0.00041592904,0.000041207695],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034853182,0.0005425693,0.00065140444,0.0007105823,0.00043219436,0.0007795024,0.000993705,0.0003332867,0.0022650182],"category_scores_gemma":[0.003399199,0.00040078908,0.00028972962,0.0009615838,0.00020047533,0.0012280927,0.0006428398,0.00093953294,0.0007021543],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004413813,0.0001618916,0.007665725,0.00016174036,0.00006331247,0.00021199287,0.00012250883,0.052721087,0.04452009,0.007836066,0.009689007,0.87640524],"study_design_scores_gemma":[0.00007280383,0.00049649633,0.0053609284,0.000056667413,0.0001279802,0.00086845545,0.000059860475,0.8116397,0.13557239,0.007405792,0.03828086,0.000058049973],"about_ca_topic_score_codex":0.001173342,"about_ca_topic_score_gemma":0.003152275,"teacher_disagreement_score":0.0022650182,"about_ca_system_score_codex":0.0003221084,"about_ca_system_score_gemma":0.0009838406,"threshold_uncertainty_score":0.007577181},"labels":[],"label_agreement":null},{"id":"W2074853895","doi":"10.1049/ip-cdt:20045063","title":"High-resolution flash time-to-digital conversion and calibration for system-on-chip testing","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Jitter; Computer science; Electronic engineering; Flash (photography); Chip; Time-to-digital converter; CMOS; Computer hardware; Engineering; Clock signal","score_opus":0.009977435183330746,"score_gpt":0.20212722472792635,"score_spread":0.1921497895445956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2074853895","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.061921287,0.0021504639,0.92014223,0.00028044917,0.0002531961,0.00023712394,0.00018071587,0.0036720347,0.011162516],"genre_scores_gemma":[0.650634,0.00090442813,0.34242758,0.00021854915,0.00009373998,0.00019002333,0.0002730145,0.0001664819,0.005092131],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988337,0.00022020417,0.000048796246,0.000075308526,0.00077880017,0.00004310358],"domain_scores_gemma":[0.99791485,0.00094680226,0.0001764559,0.0004347648,0.00047641044,0.000050744806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00091079035,0.00037258602,0.00032734734,0.0005797214,0.00025648554,0.00054765807,0.0006679272,0.0005627799,0.0037466004],"category_scores_gemma":[0.0033077253,0.00017995438,0.0001287439,0.0006163844,0.00033394826,0.0005926289,0.00036547816,0.00051528733,0.0006594631],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029537134,0.00012561797,0.003043935,0.000391351,0.000038768165,0.00041280288,0.00017130881,0.01764639,0.5959464,0.013588908,0.0050084884,0.36333066],"study_design_scores_gemma":[0.000097155986,0.0009791225,0.0055153146,0.00010783046,0.00005794902,0.002158176,0.00007960038,0.21648064,0.7254497,0.0040729675,0.044927176,0.00007449769],"about_ca_topic_score_codex":0.00048583932,"about_ca_topic_score_gemma":0.000999635,"teacher_disagreement_score":0.0037466004,"about_ca_system_score_codex":0.0004948751,"about_ca_system_score_gemma":0.000513517,"threshold_uncertainty_score":0.012533605},"labels":[],"label_agreement":null},{"id":"W2075105459","doi":"10.1049/ip-cdt:20045019","title":"Resource-constrained system-on-a-chip test: a survey","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Reuse; Test (biology); Computer science; Test Management Approach; Resource (disambiguation); Key (lock); Embedded system; Engineering; Operating system","score_opus":0.017297431712860606,"score_gpt":0.2237829421351339,"score_spread":0.20648551042227328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2075105459","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032445062,0.6616098,0.25567794,0.0019549632,0.0006381711,0.00030496684,0.00051500695,0.0010017317,0.045852367],"genre_scores_gemma":[0.22223215,0.645894,0.111686885,0.0015622034,0.0014147763,0.00035791672,0.001954818,0.0002510791,0.014646239],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99927074,0.00013203107,0.000067549445,0.00008419398,0.0003918714,0.00005361784],"domain_scores_gemma":[0.998403,0.00092892145,0.00011294671,0.00008336162,0.0004035249,0.00006829117],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007610661,0.00054285076,0.0008428523,0.0018768277,0.00028623856,0.0012566018,0.0009887692,0.0006409462,0.0027390916],"category_scores_gemma":[0.0017796863,0.00026421717,0.00032714487,0.0032912707,0.00030157773,0.0015975292,0.00042412928,0.00040363986,0.0011868051],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009222884,0.00008499364,0.0027046867,0.0017954364,0.000035155903,0.00017845538,0.00005976469,0.0066761347,0.002985214,0.0054552457,0.009098767,0.9708339],"study_design_scores_gemma":[0.000093640934,0.0013608685,0.012661574,0.002305888,0.000259427,0.0059894747,0.0006520424,0.07924688,0.011394891,0.02491128,0.8610212,0.000102727514],"about_ca_topic_score_codex":0.00133684,"about_ca_topic_score_gemma":0.0016656924,"teacher_disagreement_score":0.0027390916,"about_ca_system_score_codex":0.00033190456,"about_ca_system_score_gemma":0.0007995242,"threshold_uncertainty_score":0.009163201},"labels":[],"label_agreement":null},{"id":"W2089149535","doi":"10.1049/ip-cdt:20000484","title":"High-speed interconnect schemes for a pipelined FPGA","year":2000,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"NMOS logic; Computer science; Field-programmable gate array; Interconnection; Scheme (mathematics); Reduction (mathematics); Key (lock); Power consumption; Embedded system; Transistor; Electronic engineering; Parallel computing; Power (physics); Electrical engineering; Engineering; Voltage; Computer network","score_opus":0.006615716018608764,"score_gpt":0.19657748380115286,"score_spread":0.1899617677825441,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089149535","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38376272,0.0012028188,0.59434676,0.00043337586,0.00014843546,0.00017282847,0.00016376057,0.0027566033,0.017012788],"genre_scores_gemma":[0.8028316,0.00029329702,0.19010063,0.000058035937,0.000030798445,0.000048463702,0.00009793831,0.00007447195,0.0064647766],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998957,0.000016743174,0.000009256816,0.000016268266,0.000041409217,0.00002059367],"domain_scores_gemma":[0.999816,0.000033885528,0.00003292289,0.000073062125,0.00003086746,0.000013369963],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001296809,0.00025337224,0.00011584454,0.00031292177,0.00033458977,0.0003223311,0.00054731074,0.00025695842,0.003368352],"category_scores_gemma":[0.0002770503,0.00012378136,0.00014385875,0.00029782043,0.0002706427,0.0005903488,0.000331134,0.00029400733,0.00038644634],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052207435,0.0001413791,0.0013919778,0.00041291464,0.000054257926,0.0005154844,0.00027661212,0.054106634,0.596174,0.035142533,0.0037187492,0.30754346],"study_design_scores_gemma":[0.00026548334,0.0033218078,0.0042652492,0.00009842529,0.00013766487,0.0015174734,0.00016996426,0.40862533,0.4879451,0.015454038,0.078063704,0.00013563597],"about_ca_topic_score_codex":0.00048199968,"about_ca_topic_score_gemma":0.0015832786,"teacher_disagreement_score":0.003368352,"about_ca_system_score_codex":0.0004172627,"about_ca_system_score_gemma":0.0002443353,"threshold_uncertainty_score":0.011268258},"labels":[],"label_agreement":null},{"id":"W2094079707","doi":"10.1049/ip-cdt:20020449","title":"Current dynamics-based macro-model for power simulation in a complex VLIW DSP processor","year":2002,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Very long instruction word; Digital signal processing; Very-large-scale integration; Macro; Compiler; Embedded system; Power (physics); Software; Computer hardware; Computer architecture","score_opus":0.03516083783231008,"score_gpt":0.2871920378065482,"score_spread":0.25203119997423806,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094079707","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03370396,0.00018716558,0.9572603,0.00012625004,0.000031372016,0.00009259962,0.00020599134,0.00095302664,0.00743939],"genre_scores_gemma":[0.82527393,0.00061360176,0.16025436,0.00012957971,0.00003976831,0.0007502432,0.00037858286,0.00038023788,0.012179803],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99992,0.000017393211,0.0000051132674,0.000013480816,0.000034245164,0.00000982753],"domain_scores_gemma":[0.9998505,0.00007863783,0.000015090746,0.000021319207,0.000026952675,0.0000074175086],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016138998,0.00043508876,0.00036863497,0.0002792285,0.0002688312,0.0004970936,0.0007825893,0.0005543351,0.003366451],"category_scores_gemma":[0.00051659247,0.00025013214,0.00039765867,0.00020256624,0.00036488372,0.00052037614,0.0003437613,0.00064373686,0.0006587552],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022538745,0.000013835554,0.0002829461,0.000030755997,0.000009027081,0.000060975675,0.000052492833,0.9771404,0.006702654,0.010188111,0.00026035312,0.005235862],"study_design_scores_gemma":[0.0000023968046,0.000012719254,0.000057838013,0.0000018329487,0.0000025393813,0.000008409353,0.0000028102975,0.99748236,0.0006539748,0.0010159775,0.00075711205,0.0000020444745],"about_ca_topic_score_codex":0.003965563,"about_ca_topic_score_gemma":0.002563358,"teacher_disagreement_score":0.003965563,"about_ca_system_score_codex":0.00040691023,"about_ca_system_score_gemma":0.00047136258,"threshold_uncertainty_score":0.01126188},"labels":[],"label_agreement":null}]}