{"meta":{"query_hash":"cab4c3bde2a2","filters":{"venue":"IEE Proceedings - Computers and Digital Techniques"},"cohort_total":8,"direct_labels_cover":0,"predictions_cover":8,"exported":8,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/cab4c3bde2a2","api":"https://metacan.xera.ac/api/v1/cohort?venue=IEE+Proceedings+-+Computers+and+Digital+Techniques"},"results":[{"id":"W1966844574","doi":"10.1049/ip-cdt:20050192","title":"Applying the Handel-C design flow in designing an HMAC-hash unit on FPGAs","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Hash-based message authentication code; Computer science; Hash function; MD5; Field-programmable gate array; Flexibility (engineering); Embedded system; Parallel computing; Computer architecture; Computer hardware; Message authentication code; Cryptography; Programming language; Algorithm; Mathematics","score_opus":0.029480125407466494,"score_gpt":0.26287971366047574,"score_spread":0.23339958825300924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966844574","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.064832516,0.000044679393,0.9313563,0.00025338237,0.000046953402,0.0009555836,0.0000032934774,0.0005196179,0.0019876426],"genre_scores_gemma":[0.83169353,0.000012038607,0.16766676,0.0002912131,0.000057385492,0.00025528576,0.0000049276664,0.000012204303,0.0000066489165],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986572,0.000016597993,0.00029511424,0.0004400466,0.0002576701,0.00033331968],"domain_scores_gemma":[0.99946946,0.000110341585,0.000098276185,0.00016766791,0.00008530449,0.00006892822],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0004509635,0.0002153456,0.00017308418,0.00029780474,0.00029793795,0.0018356084,0.0005591698,0.000061183724,8.6564575e-7],"category_scores_gemma":[0.000009547558,0.00016823519,0.000046409205,0.00058901927,0.00009032191,0.0014417307,0.00018860231,0.00017866539,8.969621e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004111275,0.00039437332,0.0066912165,0.000047552225,0.000019559715,0.00002537619,0.0021097874,0.0002326775,0.0018865765,0.23644507,0.0036374691,0.74846923],"study_design_scores_gemma":[0.0017299332,0.0025264993,0.0054521468,0.000593609,0.00002221882,0.0002194388,0.00090354367,0.48614547,0.04410311,0.42539868,0.03105205,0.0018532857],"about_ca_topic_score_codex":0.0000639812,"about_ca_topic_score_gemma":0.0000062676745,"teacher_disagreement_score":0.766861,"about_ca_system_score_codex":0.000026376812,"about_ca_system_score_gemma":0.000022422782,"threshold_uncertainty_score":0.9992006},"labels":[],"label_agreement":null},{"id":"W1989830920","doi":"10.1049/ip-cdt:20050170","title":"Embedded power-aware cycle by cycle variable speed processor","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Pipeline (software); Field-programmable gate array; Computer science; Embedded system; Stratix; Clock rate; Nios II; Energy (signal processing); Power (physics); Computer hardware; Chip","score_opus":0.004336998004645747,"score_gpt":0.2107668771485533,"score_spread":0.20642987914390756,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989830920","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016491307,0.00019705972,0.93847,0.0004584219,0.00010391441,0.0004907128,0.000019227024,0.0052582575,0.038511075],"genre_scores_gemma":[0.7581698,0.00002223997,0.2408077,0.000395756,0.000095358824,0.00002861701,0.000020014324,0.000037513077,0.0004230397],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977248,0.0000088334855,0.0004892979,0.00084802654,0.00037594326,0.000553152],"domain_scores_gemma":[0.9989286,0.000052399748,0.00026118144,0.00026110755,0.00032708867,0.00016959872],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00022768675,0.00040643598,0.00038701107,0.00023477517,0.0002798928,0.002156623,0.00096837943,0.00018495943,0.0000032331498],"category_scores_gemma":[0.000026494637,0.000394657,0.00008245231,0.00066910463,0.000121325174,0.0022351195,0.00055127277,0.00021460876,0.000006211874],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009046615,0.0017528766,0.0037873813,0.0005412233,0.00012048069,0.000044304004,0.001297789,0.0005766587,0.010823081,0.21873052,0.65582585,0.10640934],"study_design_scores_gemma":[0.0013711606,0.0014697541,0.00034168598,0.0007233715,0.000029222027,0.0003658986,0.00009611621,0.5446183,0.12813957,0.2507982,0.06891657,0.003130141],"about_ca_topic_score_codex":0.00003801859,"about_ca_topic_score_gemma":1.5829146e-7,"teacher_disagreement_score":0.7416785,"about_ca_system_score_codex":0.000058234433,"about_ca_system_score_gemma":0.000046878613,"threshold_uncertainty_score":0.9998505},"labels":[],"label_agreement":null},{"id":"W2028757486","doi":"10.1049/ip-cdt:20050084","title":"Improving energy-efficiency in high-performance processors by bypassing trivial instructions","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computation; Computer science; Spec#; Efficient energy use; Energy consumption; Parallel computing; Energy (signal processing); Algorithm; Mathematics; Electrical engineering; Programming language","score_opus":0.004508871287032249,"score_gpt":0.1931490618463108,"score_spread":0.18864019055927855,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028757486","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19903958,0.000112470996,0.79544187,0.00017226947,0.00010472628,0.00017836766,0.0000033758413,0.0017977284,0.0031496256],"genre_scores_gemma":[0.8571682,0.000035669986,0.14245716,0.00009598388,0.00008646908,0.000039949482,0.0000073558876,0.00001864438,0.000090577814],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981575,0.0000071511276,0.00048118638,0.0006477738,0.00027013652,0.00043625667],"domain_scores_gemma":[0.9993522,0.000032158594,0.0002367223,0.00014672666,0.00014942167,0.000082782484],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00017955803,0.00029418722,0.00028121396,0.0004312728,0.0002599236,0.0013087126,0.00062677084,0.00013575102,3.2212515e-7],"category_scores_gemma":[0.000018822522,0.00029011385,0.000042687538,0.000871222,0.00012519551,0.002459201,0.0003414438,0.00019169837,5.360972e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025981177,0.0004843976,0.008699024,0.00017674909,0.000011601524,0.000008412781,0.00029316783,0.00033642072,0.004030863,0.06511519,0.010676372,0.9101418],"study_design_scores_gemma":[0.0009922234,0.00074981427,0.0015813017,0.0004932417,0.000009309619,0.00017476118,0.000029703866,0.8293618,0.13561802,0.022956686,0.0064757015,0.0015574328],"about_ca_topic_score_codex":0.00014853729,"about_ca_topic_score_gemma":0.0000012216528,"teacher_disagreement_score":0.90858436,"about_ca_system_score_codex":0.00008505578,"about_ca_system_score_gemma":0.000047687674,"threshold_uncertainty_score":0.9999551},"labels":[],"label_agreement":null},{"id":"W2072649780","doi":"10.1049/ip-cdt:20045117","title":"Power-aware branch predictor update","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Branch predictor; Computer science; Exploit; Key (lock); Power (physics); Predictive power; Power consumption; Energy consumption; Speculative execution; Integer (computer science); Simple (philosophy); Energy (signal processing); Reliability engineering; Parallel computing; Statistics; Computer security; Engineering; Mathematics","score_opus":0.006911291261733892,"score_gpt":0.22314199934842366,"score_spread":0.21623070808668976,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2072649780","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012959849,0.00019842702,0.96566296,0.0019707356,0.00010992526,0.00033286106,0.000008497688,0.0052287723,0.013527952],"genre_scores_gemma":[0.7566801,0.00008776772,0.24196546,0.0009421561,0.00014621422,0.000024335011,0.0000047382164,0.00002212524,0.00012712281],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981981,0.000006681968,0.00039220825,0.00067401363,0.00030783872,0.00042118077],"domain_scores_gemma":[0.99909943,0.000036216374,0.00017381369,0.00025024152,0.00023133092,0.00020899285],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00019482641,0.0003232095,0.00029556913,0.00026138846,0.00019739161,0.0016044412,0.000934095,0.00014138818,0.0000039696884],"category_scores_gemma":[0.00002252517,0.00030477095,0.00008951176,0.0003893648,0.00010571461,0.0026147573,0.00064652105,0.00020528982,0.000013420322],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031071926,0.00034769636,0.0031024276,0.000109739725,0.00006517755,0.000012374517,0.001167611,0.00004544929,0.00049427035,0.12321228,0.15915121,0.7122607],"study_design_scores_gemma":[0.001174089,0.0015131099,0.001505876,0.0007167996,0.000020213083,0.00058875285,0.000042219217,0.29255196,0.057398982,0.06631642,0.5753821,0.0027894715],"about_ca_topic_score_codex":0.0000019735392,"about_ca_topic_score_gemma":1.0768212e-7,"teacher_disagreement_score":0.74372023,"about_ca_system_score_codex":0.000050610623,"about_ca_system_score_gemma":0.000031918476,"threshold_uncertainty_score":0.99994045},"labels":[],"label_agreement":null},{"id":"W2074853895","doi":"10.1049/ip-cdt:20045063","title":"High-resolution flash time-to-digital conversion and calibration for system-on-chip testing","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Jitter; Computer science; Electronic engineering; Flash (photography); Chip; Time-to-digital converter; CMOS; Computer hardware; Engineering; Clock signal","score_opus":0.009977435183330746,"score_gpt":0.20212722472792635,"score_spread":0.1921497895445956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2074853895","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68046165,0.00014175774,0.30007195,0.00036492632,0.0001765054,0.0014912945,0.00012879286,0.008829301,0.008333823],"genre_scores_gemma":[0.9334948,0.000007324754,0.06615785,0.000048656057,0.00012674567,0.000052757125,0.000013809484,0.000026614767,0.0000714385],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992688,5.9520215e-7,0.00018856025,0.00024358374,0.00009522734,0.00020323796],"domain_scores_gemma":[0.99972695,0.000054442327,0.000044022105,0.000053411342,0.00005800953,0.0000631858],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004715024,0.00018524413,0.00016806611,0.00013911989,0.00009825469,0.0004076425,0.00009395476,0.00008945097,4.1854716e-7],"category_scores_gemma":[0.00004112436,0.00017483329,0.000021135342,0.0001155049,0.000048129008,0.0010349241,0.00009184292,0.00007321773,0.0000063647976],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000076247605,0.000057417936,0.000704852,0.0007278425,0.000045533892,0.0000019865379,0.00013292134,0.00092942594,0.008597737,0.0104564885,0.025547592,0.95272195],"study_design_scores_gemma":[0.0009445597,0.0019329226,0.00018612065,0.0014259912,0.000029943025,0.000084339365,0.00020382242,0.80337095,0.10830108,0.0044639795,0.077844806,0.0012114806],"about_ca_topic_score_codex":5.702329e-7,"about_ca_topic_score_gemma":2.9419487e-8,"teacher_disagreement_score":0.9515105,"about_ca_system_score_codex":0.00008824804,"about_ca_system_score_gemma":0.0000030839356,"threshold_uncertainty_score":0.71294945},"labels":[],"label_agreement":null},{"id":"W2075105459","doi":"10.1049/ip-cdt:20045019","title":"Resource-constrained system-on-a-chip test: a survey","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Reuse; Test (biology); Computer science; Test Management Approach; Resource (disambiguation); Key (lock); Embedded system; Engineering; Operating system","score_opus":0.017297431712860606,"score_gpt":0.2237829421351339,"score_spread":0.20648551042227328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2075105459","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29707465,0.00029936657,0.454265,0.0024240634,0.00025499708,0.0012935328,0.0000875269,0.012145496,0.2321554],"genre_scores_gemma":[0.9870168,0.0000038083283,0.012107476,0.00051124056,0.0002313789,0.000018227409,0.000005044963,0.000021410773,0.000084609404],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99824184,0.000010057792,0.0003677854,0.00064993807,0.00029363134,0.00043672574],"domain_scores_gemma":[0.9989357,0.00033452804,0.00016422964,0.00020186273,0.00015257073,0.0002110965],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00047485877,0.0003003362,0.000305873,0.00023551253,0.0002196095,0.0016137285,0.00072948623,0.0001038292,5.172857e-7],"category_scores_gemma":[0.00019120434,0.00026975994,0.00007620482,0.0004265634,0.000113325994,0.0011960415,0.00028442685,0.00020746708,0.000012648566],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000024790922,0.00015542585,0.0132298805,0.00010809978,0.00001930267,0.00002142733,0.0004769621,0.0000023012312,0.0005831855,0.035374183,0.007832364,0.9421944],"study_design_scores_gemma":[0.005948587,0.011205767,0.076419905,0.011751236,0.000106971114,0.007961255,0.0013809527,0.585961,0.08482093,0.023522135,0.17867771,0.01224354],"about_ca_topic_score_codex":0.000011380089,"about_ca_topic_score_gemma":7.700664e-7,"teacher_disagreement_score":0.92995083,"about_ca_system_score_codex":0.00006425427,"about_ca_system_score_gemma":0.000032437278,"threshold_uncertainty_score":0.99997544},"labels":[],"label_agreement":null},{"id":"W2089149535","doi":"10.1049/ip-cdt:20000484","title":"High-speed interconnect schemes for a pipelined FPGA","year":2000,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"NMOS logic; Computer science; Field-programmable gate array; Interconnection; Scheme (mathematics); Reduction (mathematics); Key (lock); Power consumption; Embedded system; Transistor; Electronic engineering; Parallel computing; Power (physics); Electrical engineering; Engineering; Voltage; Computer network","score_opus":0.006615716018608764,"score_gpt":0.19657748380115286,"score_spread":0.1899617677825441,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089149535","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9150758,0.00035978574,0.070352875,0.00019260071,0.00028349826,0.0010202768,0.000044836386,0.004872313,0.0077980626],"genre_scores_gemma":[0.9645433,0.00011740744,0.03455247,0.00012003149,0.0002494583,0.0000722794,0.000015016038,0.00006983705,0.00026023758],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988317,0.0000011132427,0.00034234236,0.00032278695,0.00013219217,0.00036986315],"domain_scores_gemma":[0.99961364,0.00004189582,0.00004013206,0.000100278754,0.00008969476,0.00011434176],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00009534241,0.0003087713,0.00033218574,0.0001702667,0.00007442745,0.0005318764,0.0002431295,0.00012691355,0.000015594836],"category_scores_gemma":[0.000015220194,0.0002885538,0.00008206642,0.00018665445,0.00007032502,0.0012138076,0.000046994774,0.00013611505,0.000013670807],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000097190496,0.00007096069,0.00023664268,0.00037893446,0.0000786958,0.0000034108173,0.00047806694,0.00003700949,0.008065959,0.0017247592,0.036824528,0.95200384],"study_design_scores_gemma":[0.001540454,0.0013107333,0.00009910365,0.00071099505,0.000049811126,0.00008907669,0.00010588235,0.098764084,0.5716554,0.0074371127,0.316573,0.0016643542],"about_ca_topic_score_codex":0.0000026454104,"about_ca_topic_score_gemma":1.6076564e-7,"teacher_disagreement_score":0.9503395,"about_ca_system_score_codex":0.000049453625,"about_ca_system_score_gemma":0.000008227513,"threshold_uncertainty_score":0.99995667},"labels":[],"label_agreement":null},{"id":"W2094079707","doi":"10.1049/ip-cdt:20020449","title":"Current dynamics-based macro-model for power simulation in a complex VLIW DSP processor","year":2002,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Very long instruction word; Digital signal processing; Very-large-scale integration; Macro; Compiler; Embedded system; Power (physics); Software; Computer hardware; Computer architecture","score_opus":0.03516083783231008,"score_gpt":0.2871920378065482,"score_spread":0.25203119997423806,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094079707","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004788708,0.00012352354,0.9907027,0.0005656739,0.00004905513,0.00082363735,0.000017258775,0.0016736166,0.0012558523],"genre_scores_gemma":[0.72441465,0.000023587545,0.27513978,0.00024642015,0.00002487499,0.00009106165,0.000014211736,0.000020793654,0.000024638945],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998195,0.0000060862776,0.00046271787,0.00067472464,0.00024862704,0.00041284267],"domain_scores_gemma":[0.9990756,0.00009321622,0.0002174707,0.00017583239,0.00031796293,0.000119930395],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00020362876,0.00031540598,0.00032347473,0.0004095303,0.00015370405,0.00097569684,0.0006221162,0.000115862815,0.0000011483525],"category_scores_gemma":[0.000054097494,0.00031457757,0.00009249926,0.0004711395,0.00008119643,0.0012326209,0.00022839586,0.00016736628,0.0000012878111],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012951819,0.0017609276,0.006049193,0.0009963604,0.00003944879,0.000008617455,0.0032007366,0.05523661,0.00023320755,0.10608794,0.026457144,0.7998003],"study_design_scores_gemma":[0.00037839395,0.00021817847,0.00010083684,0.00016378649,0.0000029862813,0.000005355487,0.0000051589573,0.98318946,0.00033148643,0.013523359,0.0016892966,0.0003916905],"about_ca_topic_score_codex":0.0000018279584,"about_ca_topic_score_gemma":7.050114e-7,"teacher_disagreement_score":0.9279529,"about_ca_system_score_codex":0.00011475308,"about_ca_system_score_gemma":0.000025450545,"threshold_uncertainty_score":0.9999306},"labels":[],"label_agreement":null}]}