{"meta":{"query_hash":"4659969d2623","filters":{"venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing"},"cohort_total":56,"direct_labels_cover":0,"predictions_cover":56,"exported":56,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/4659969d2623","api":"https://metacan.xera.ac/api/v1/cohort?venue=IEEE+Transactions+on+Circuits+and+Systems+II+Analog+and+Digital+Signal+Processing"},"results":[{"id":"W1966401750","doi":"10.1109/82.885136","title":"A low V/sub t/ CMOS implementation of an LPLV digital filter core for portable audio applications","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Digital biquad filter; CMOS; Computer science; Filter (signal processing); Electronic engineering; Computation; Computer hardware; Digital filter; Low-power electronics; Low-pass filter; Power consumption; Power (physics); Engineering; Physics","score_opus":0.0287950158410888,"score_gpt":0.271925807140011,"score_spread":0.24313079129892223,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966401750","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08422284,0.00009757362,0.9134586,0.000015906084,0.0000335167,0.00062633073,0.00036058557,0.00007100579,0.0011136674],"genre_scores_gemma":[0.9992181,0.000011049569,0.00010966708,0.000056590725,0.000039411818,0.00016412178,0.00007451683,0.00001563753,0.00031092615],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985758,0.000011561919,0.00047637188,0.00043513766,0.00023688073,0.00026421237],"domain_scores_gemma":[0.99935496,0.000053133226,0.00014843448,0.00015912404,0.00012585444,0.00015850554],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00011584961,0.0001945114,0.00023905604,0.00013861008,0.00044169257,0.0012541105,0.00016203728,0.000056047233,0.000011593993],"category_scores_gemma":[8.366057e-7,0.00018121318,0.00006473431,0.0002663193,0.000063667685,0.0036265233,0.0000030120177,0.00006361761,0.000002297976],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011117168,0.00015503475,0.000047277743,0.00015634346,0.000025855814,0.0000011042558,0.00045268546,0.00030394652,0.0014564776,0.00059042417,0.000023133134,0.9967766],"study_design_scores_gemma":[0.018362189,0.017672114,0.003035625,0.0023894235,0.00061422406,0.0015093295,0.010929296,0.7695837,0.10778462,0.04154967,0.020009903,0.0065599023],"about_ca_topic_score_codex":0.000016600043,"about_ca_topic_score_gemma":0.000006676191,"teacher_disagreement_score":0.9902167,"about_ca_system_score_codex":0.000024184457,"about_ca_system_score_gemma":0.00008160882,"threshold_uncertainty_score":0.9997827},"labels":[],"label_agreement":null},{"id":"W1970788183","doi":"10.1109/82.933810","title":"Some space considerations of VLSI systolic array mappings","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Regina","funders":"","keywords":"Systolic array; Nested loop join; Loop (graph theory); Transformation (genetics); Very-large-scale integration; Algorithm; Computer science; Space (punctuation); Transformation matrix; Matrix (chemical analysis); Variable (mathematics); Array data structure; Mathematics; Parallel computing; Combinatorics; Mathematical analysis; Physics","score_opus":0.01961833748466359,"score_gpt":0.21210389494820767,"score_spread":0.19248555746354407,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1970788183","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06662747,0.0043922085,0.92328817,0.00003596155,0.000113858514,0.0002477106,0.0000500232,0.00035218857,0.0048924065],"genre_scores_gemma":[0.9993732,0.00024500655,0.00002483277,0.000021029862,0.00006610633,0.000024106917,0.0000023974405,0.000025221154,0.00021808555],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990469,0.00001559891,0.00034687456,0.00021274728,0.0001589869,0.0002188567],"domain_scores_gemma":[0.99958915,0.000064222964,0.00006182709,0.000091806505,0.00007084121,0.00012218438],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010190759,0.00019989445,0.0003168718,0.00020666081,0.00033102356,0.00027444682,0.000044012497,0.00011451276,0.0000060851235],"category_scores_gemma":[0.0000027493973,0.00018627697,0.000053199718,0.00017726164,0.00009674321,0.0006642023,8.5445646e-7,0.00015639141,0.0000015311068],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034847482,0.0005560219,0.0005405972,0.0047328766,0.0005451733,0.00011835654,0.0059748623,0.043242775,0.29783356,0.007194737,0.0006007609,0.63862544],"study_design_scores_gemma":[0.008117946,0.0047360943,0.0013392414,0.015808053,0.0012965064,0.010727912,0.0122541115,0.6489154,0.23088722,0.040287044,0.01639084,0.009239647],"about_ca_topic_score_codex":0.000022944789,"about_ca_topic_score_gemma":0.0000038745634,"teacher_disagreement_score":0.93274575,"about_ca_system_score_codex":0.00002566068,"about_ca_system_score_gemma":0.000030869425,"threshold_uncertainty_score":0.7596154},"labels":[],"label_agreement":null},{"id":"W1979827374","doi":"10.1109/82.959871","title":"A low latency architecture for computing multiplicative inverses and divisions in GF(2/sup m/)","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; University of Saskatchewan","funders":"","keywords":"Finite field; Multiplicative inverse; Latency (audio); Division (mathematics); Computer science; Inverse; Multiplicative function; Architecture; Arithmetic; Multiplication (music); Galois theory; Inversion (geology); Finite field arithmetic; Mathematics; Discrete mathematics; Parallel computing; Combinatorics; Telecommunications; Mathematical analysis","score_opus":0.02076734642915752,"score_gpt":0.23861013843088077,"score_spread":0.21784279200172324,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1979827374","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20875031,0.00046835296,0.79010624,0.00006394553,0.00003615397,0.00021078253,0.00001554652,0.000060573406,0.00028808624],"genre_scores_gemma":[0.99968076,0.000031866315,0.00013246671,0.00006478172,0.000024234592,0.000019376774,0.0000014150826,0.000008706661,0.000036414192],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99890417,0.00003801174,0.0002503738,0.00043634334,0.00011910024,0.0002519858],"domain_scores_gemma":[0.99937606,0.0002609529,0.00007615769,0.00010172447,0.000054518645,0.00013058151],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020036259,0.00017875177,0.0002335612,0.00024311796,0.0007180256,0.0005509482,0.00012564534,0.00007234558,5.678538e-7],"category_scores_gemma":[0.0000064212504,0.00015148238,0.000051678355,0.00038987177,0.00011755143,0.0005524624,0.000007847348,0.00016330478,2.7247893e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019164965,0.00013698237,0.00060726673,0.00016069369,0.000021650727,0.000007785781,0.0035839328,0.0035740521,0.00038740374,0.0014198165,0.000002702022,0.99007857],"study_design_scores_gemma":[0.0025807442,0.0011586366,0.001805739,0.0018785642,0.00005005429,0.00044803807,0.0022518332,0.96755975,0.00036377844,0.020201284,0.00068952027,0.0010120249],"about_ca_topic_score_codex":0.000018193461,"about_ca_topic_score_gemma":0.000013801859,"teacher_disagreement_score":0.98906654,"about_ca_system_score_codex":0.000011366739,"about_ca_system_score_gemma":0.000026283667,"threshold_uncertainty_score":0.6177272},"labels":[],"label_agreement":null},{"id":"W2001322424","doi":"10.1109/tcsii.2007.898898","title":"A Novel Hybrid Active Inductor","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Inductor; Computer science; Engineering; Electrical engineering; Voltage","score_opus":0.020955047471327617,"score_gpt":0.216158286988344,"score_spread":0.19520323951701637,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2001322424","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09575323,0.0012645967,0.89606065,0.0000026417763,0.00020405768,0.00019256772,0.00009660269,0.00022893201,0.006196758],"genre_scores_gemma":[0.99935263,0.000036264395,0.0000043966993,0.000037306192,0.00013699205,0.000014308822,0.000007119853,0.000047555706,0.00036339852],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984635,0.000012706046,0.00041020292,0.00037903772,0.00027025133,0.00046429125],"domain_scores_gemma":[0.99932694,0.00010873114,0.000067493726,0.00010343411,0.000088508044,0.0003049025],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00024515417,0.0003279243,0.0003668608,0.00026718702,0.00053886505,0.00037012823,0.00008931767,0.00014016262,0.0000079733545],"category_scores_gemma":[0.0000034226923,0.00030253432,0.00007743803,0.0002585439,0.00012332715,0.00073949236,0.0000016255786,0.00034655945,0.000005704234],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029541414,0.00015591952,0.00002734253,0.00034562033,0.00015541594,0.000047347654,0.0010096872,0.0047984496,0.028911695,0.0006585257,0.00005224505,0.96380824],"study_design_scores_gemma":[0.029505132,0.010827703,0.006963106,0.013039256,0.0031100695,0.022350471,0.038349267,0.5386513,0.25615975,0.020757228,0.035759166,0.024527581],"about_ca_topic_score_codex":0.000029884626,"about_ca_topic_score_gemma":0.000009883552,"teacher_disagreement_score":0.9392806,"about_ca_system_score_codex":0.00007088386,"about_ca_system_score_gemma":0.000044065375,"threshold_uncertainty_score":0.99994266},"labels":[],"label_agreement":null},{"id":"W2009035836","doi":"10.1109/tcsii.2007.892215","title":"Real-Time Dynamic Voltage Loop Scheduling for Multi-Core Embedded Systems","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":111,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"St. Francis Xavier University","funders":"","keywords":"Computer science; Dynamic voltage scaling; Dynamic priority scheduling; Scheduling (production processes); Real-time computing; Energy consumption; Voltage; Parallel computing; Embedded system; Engineering; Mathematical optimization; Schedule; Operating system; Electrical engineering; Mathematics","score_opus":0.03399654071696992,"score_gpt":0.28242117727539884,"score_spread":0.24842463655842892,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2009035836","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015939415,0.0007453838,0.98169094,0.000008192932,0.00015480384,0.0004160276,0.000023206056,0.0004804533,0.00054155017],"genre_scores_gemma":[0.99455845,0.00003547462,0.004251106,0.000020561749,0.000045980923,0.000025805683,0.0000068875206,0.000024403082,0.0010313529],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982383,0.000025505013,0.0005217513,0.0005661908,0.00024126635,0.00040693663],"domain_scores_gemma":[0.9990261,0.00017500606,0.00020359865,0.00017618612,0.00021411141,0.0002049769],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0006901659,0.00026705308,0.00036362643,0.00027817523,0.00093856675,0.0011187585,0.00020957772,0.00015777965,5.2849083e-7],"category_scores_gemma":[0.0000075330154,0.00024282241,0.00007804057,0.00033329564,0.00007582493,0.00082314626,0.000006738653,0.00016190809,0.0000018184423],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004633483,0.0004528737,0.00007545976,0.0011018945,0.00012375272,0.00003462277,0.001930256,0.14645518,0.013122775,0.0018683305,0.00003429036,0.8347542],"study_design_scores_gemma":[0.00047736012,0.00020275188,0.00001840905,0.00039477128,0.000017900795,0.00009009281,0.00020007195,0.9978422,0.00028973527,0.00009854247,0.000052153315,0.00031603646],"about_ca_topic_score_codex":0.00003150029,"about_ca_topic_score_gemma":0.0000028088568,"teacher_disagreement_score":0.97861904,"about_ca_system_score_codex":0.00005373554,"about_ca_system_score_gemma":0.0000721777,"threshold_uncertainty_score":0.99991816},"labels":[],"label_agreement":null},{"id":"W2010482300","doi":"10.1109/82.996053","title":"The design of hybrid carry-lookahead/carry-select adders","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":73,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Carry (investment); Computer science; Carry-save adder; Path (computing); Arithmetic; Serial binary adder; Generator (circuit theory); Critical path method; Computer hardware; Parallel computing; Power (physics); Mathematics; Engineering; Telecommunications; Computer network","score_opus":0.020002300684650694,"score_gpt":0.18962405231875565,"score_spread":0.16962175163410495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010482300","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054729402,0.010211661,0.9310845,0.00001872561,0.0002934048,0.00038618958,0.000045529494,0.0002163686,0.0030141864],"genre_scores_gemma":[0.9990907,0.00043075645,0.000009989685,0.000011629851,0.00005619439,0.00003112783,0.0000014182466,0.00004114714,0.00032704047],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99858636,0.000037423993,0.0004354058,0.0002696786,0.0002875509,0.00038356544],"domain_scores_gemma":[0.99937856,0.00017255447,0.00007649325,0.00014362998,0.00008294165,0.0001458025],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021894606,0.00027602844,0.00032726582,0.00015431597,0.00070870377,0.00041499088,0.00012766459,0.00007763653,0.000009302241],"category_scores_gemma":[0.000003722156,0.0002087918,0.00006570222,0.00028133986,0.00016650437,0.0006373266,0.0000015024931,0.0002389542,0.000005012756],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023039034,0.00010260332,0.00006304302,0.0006613692,0.00022417883,0.000020278172,0.00133143,0.22737843,0.0056813597,0.000045065462,0.0005466168,0.7639226],"study_design_scores_gemma":[0.00075608713,0.0005165388,0.000026252746,0.00047984786,0.00009980882,0.0002705748,0.0005948435,0.9882156,0.0072889305,0.000086809094,0.0010847785,0.0005799095],"about_ca_topic_score_codex":0.000011946478,"about_ca_topic_score_gemma":0.0000024421438,"teacher_disagreement_score":0.94436127,"about_ca_system_score_codex":0.000040626688,"about_ca_system_score_gemma":0.000027387374,"threshold_uncertainty_score":0.8514282},"labels":[],"label_agreement":null},{"id":"W2010649675","doi":"10.1109/tcsii.2005.854589","title":"A new topology for a current-mode wheatstone bridge","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Innovative Energy Harvesting Technologies","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Wheatstone bridge; Resistor; Topology (electrical circuits); Computer science; Current conveyor; Electronic engineering; Linearization; Mode (computer interface); Superposition principle; Voltage; Current (fluid); Bridge (graph theory); Control theory (sociology); Electrical engineering; Engineering; Nonlinear system; Mathematics; Physics; Artificial intelligence","score_opus":0.024179678923402823,"score_gpt":0.25052065739835516,"score_spread":0.22634097847495233,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010649675","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07331289,0.0023440085,0.9223162,0.000024392371,0.00021072262,0.00015268794,0.000059800495,0.00043142503,0.0011478539],"genre_scores_gemma":[0.99936223,0.000019988036,0.000089028144,0.000007089024,0.000116211304,0.000036472255,0.000008717158,0.000027446997,0.00033282154],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990959,0.0000069091093,0.00027878195,0.0002488393,0.000095673255,0.00027387615],"domain_scores_gemma":[0.999699,0.00005782943,0.000045650937,0.00007520807,0.0000647511,0.00005754449],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006481369,0.00020003002,0.00024951214,0.00018778283,0.00032913967,0.00024728003,0.0000666785,0.00011102644,0.0000013898608],"category_scores_gemma":[0.0000038059254,0.00018751192,0.000038333394,0.0002217939,0.00008948209,0.00036633274,0.0000016263069,0.0001648824,7.445631e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000890975,0.00004925004,0.00008250723,0.0004040899,0.000033139266,0.0000031868958,0.00013196861,0.02152547,0.0033085498,0.0030646406,0.0003380993,0.9710502],"study_design_scores_gemma":[0.0071354504,0.0020935843,0.002666646,0.0037498174,0.00036224735,0.0010680063,0.0010867515,0.87714547,0.029075237,0.03889258,0.0323196,0.0044046026],"about_ca_topic_score_codex":0.00010105796,"about_ca_topic_score_gemma":0.00002498679,"teacher_disagreement_score":0.9666456,"about_ca_system_score_codex":0.00003661482,"about_ca_system_score_gemma":0.00003493612,"threshold_uncertainty_score":0.7646514},"labels":[],"label_agreement":null},{"id":"W2029686497","doi":"10.1109/tcsii.2002.1013871","title":"A note on \"A high-speed residue-to-binary converter for three-moduli (2/sup k/ 2/sup k/ - 1, 2/sup k-1/ - 1) RNS and a scheme for its VLSI implementation\"","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":35,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Binary number; Moduli; Converters; Residue (chemistry); Mathematics; Product (mathematics); Very-large-scale integration; Residue number system; Square root; Algorithm; Arithmetic; Discrete mathematics; Physics; Voltage; Electrical engineering; Chemistry; Engineering; Quantum mechanics; Organic chemistry","score_opus":0.03180795134612079,"score_gpt":0.26332150123868925,"score_spread":0.23151354989256845,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2029686497","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11361747,0.00080740784,0.88346595,0.00044927516,0.00012307451,0.0010636512,0.00022382043,0.00010319369,0.00014618135],"genre_scores_gemma":[0.9988139,0.00002774438,0.00043484237,0.00023150834,0.00011518537,0.0001321247,0.000009835214,0.000026457166,0.00020838436],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979784,0.000030333464,0.0004546632,0.0007727828,0.0002941634,0.00046966964],"domain_scores_gemma":[0.99897957,0.00023855668,0.0001165379,0.00018930055,0.00019135691,0.0002846579],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00022475113,0.00032680648,0.00038325237,0.00031744246,0.0012713531,0.0010834922,0.00019585803,0.00013179162,0.000009182393],"category_scores_gemma":[0.0000067583583,0.00028227572,0.00010857825,0.0004123496,0.00011670661,0.0010204917,0.00000946806,0.0001410253,0.0000033362314],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018162692,0.00059912645,0.00022762065,0.0014169301,0.0002635423,0.000021294369,0.0068264464,0.0041562975,0.003017183,0.004221329,0.000756731,0.9783119],"study_design_scores_gemma":[0.0034269327,0.0032199791,0.00029914628,0.0005784036,0.000116412404,0.000116840296,0.00068804267,0.9861542,0.0013378669,0.0018280122,0.001434089,0.0008000835],"about_ca_topic_score_codex":0.000029635261,"about_ca_topic_score_gemma":0.000022071148,"teacher_disagreement_score":0.9819979,"about_ca_system_score_codex":0.000028765637,"about_ca_system_score_gemma":0.000042647243,"threshold_uncertainty_score":0.9999629},"labels":[],"label_agreement":null},{"id":"W2059401322","doi":"10.1109/tcsii.2007.893734","title":"A Frequency-Translating Hybrid Architecture for Wide-Band Analog-to-Digital Converters","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Baseband; Narrowband; Electronic engineering; Computer science; Bandwidth (computing); Analog signal processing; Analog signal; Channel (broadcasting); Converters; SIGNAL (programming language); Signal processing; Digital filter; Digital signal processing; Computer hardware; Engineering; Telecommunications; Electrical engineering","score_opus":0.014631844716605934,"score_gpt":0.21423680198287076,"score_spread":0.19960495726626482,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2059401322","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047763534,0.0015692309,0.94568443,0.000014816582,0.00020225467,0.00053585134,0.0002784347,0.0002802822,0.003671167],"genre_scores_gemma":[0.99940985,0.000012834478,0.000022581238,0.00011090517,0.00012894193,0.000040672385,0.000023763707,0.0000745797,0.00017585447],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978212,0.000016710472,0.000624324,0.00054686016,0.00029978628,0.0006911193],"domain_scores_gemma":[0.9989201,0.00027270586,0.00008227234,0.00013540343,0.000117372605,0.00047214518],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00033962613,0.00045845794,0.0005269366,0.00039698812,0.0006832712,0.0007892608,0.0001340673,0.00016191439,0.000004444828],"category_scores_gemma":[0.000010371225,0.00042911066,0.00015091288,0.0003272044,0.0001334609,0.0007189894,0.0000014355784,0.00033091113,0.0000038772864],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052996365,0.00008866644,0.0002900938,0.00091401837,0.00022856063,0.00005914665,0.0015878223,0.018713515,0.011239077,0.00033955724,0.00012188572,0.9663647],"study_design_scores_gemma":[0.042686738,0.02303038,0.0033874405,0.025460215,0.0046556597,0.014760143,0.035316303,0.5680358,0.10721979,0.10401992,0.035927795,0.035499856],"about_ca_topic_score_codex":0.000022711152,"about_ca_topic_score_gemma":0.000027816062,"teacher_disagreement_score":0.9516463,"about_ca_system_score_codex":0.0000689748,"about_ca_system_score_gemma":0.0000594062,"threshold_uncertainty_score":0.99981606},"labels":[],"label_agreement":null},{"id":"W2064493738","doi":"10.1109/tcsii.2006.889727","title":"Current-Mode Phase-Locked Loops— A New Architecture","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; CMOS; dBc; Phase noise; Inductor; PLL multibit; Electronic engineering; Capacitor; Offset (computer science); Inductance; Electrical engineering; Voltage-controlled oscillator; Engineering; Materials science; Voltage; Computer science","score_opus":0.026100280793225107,"score_gpt":0.2795555638533263,"score_spread":0.2534552830601012,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2064493738","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08968689,0.0048792902,0.9033096,0.000011293109,0.0002455742,0.00016296587,0.000049097733,0.00043797502,0.0012173256],"genre_scores_gemma":[0.9992701,0.00016227385,0.000072014314,0.000012594454,0.000105460116,0.000009266002,0.000008250142,0.00002981841,0.00033023127],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99875796,0.0000062145655,0.00034635488,0.00030519668,0.00020269863,0.00038159118],"domain_scores_gemma":[0.9995589,0.00005360182,0.00005502894,0.00011598137,0.000036198348,0.00018025399],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000092603805,0.0002765994,0.00028362448,0.00022798705,0.00038748604,0.00026691248,0.000098343946,0.0001257929,0.000005317343],"category_scores_gemma":[0.0000036338276,0.00023788282,0.000052181174,0.00026848237,0.0001054279,0.00041912968,0.0000027457006,0.0003443716,0.0000030079684],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000144198775,0.000079945414,0.00003284099,0.00023625235,0.000038157898,0.0000048712827,0.00035978938,0.008453363,0.0023141562,0.00005839011,0.00004293267,0.9883649],"study_design_scores_gemma":[0.029250914,0.0057980143,0.00053441356,0.013586897,0.0013094239,0.0031807884,0.011175529,0.380273,0.045353096,0.03448497,0.4618482,0.013204732],"about_ca_topic_score_codex":0.000009667407,"about_ca_topic_score_gemma":0.000021655092,"teacher_disagreement_score":0.9751601,"about_ca_system_score_codex":0.000038257775,"about_ca_system_score_gemma":0.000026546219,"threshold_uncertainty_score":0.97005796},"labels":[],"label_agreement":null},{"id":"W2081289377","doi":"10.1109/tcsii.2006.889453","title":"New Systolic Algorithm and Array Architecture for Prime-Length Discrete Sine Transform","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Prime (order theory); Sine; Systolic array; Simple (philosophy); Algorithm; Convolution (computer science); Mathematics; Discrete sine transform; Transformation (genetics); Discrete cosine transform; Discrete mathematics; Computer science; Combinatorics; Very-large-scale integration; Mathematical analysis; Fourier transform; Geometry; Fourier analysis","score_opus":0.020012592249666936,"score_gpt":0.2543285198812066,"score_spread":0.23431592763153963,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2081289377","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016191868,0.0008883493,0.9955355,0.00012173914,0.00012243332,0.00047441508,0.00006995224,0.0000984575,0.0010699587],"genre_scores_gemma":[0.9974723,0.000023543438,0.0018362646,0.0000734763,0.00008967768,0.000016405205,0.000009784667,0.000017898783,0.0004606626],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849916,0.000014107039,0.00039352392,0.00047441354,0.0002457714,0.00037304222],"domain_scores_gemma":[0.9993147,0.00011091478,0.0000974835,0.0001094261,0.00006633604,0.00030111286],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00024719094,0.00025293158,0.0002832386,0.00020957716,0.0005417409,0.0013142478,0.0001309102,0.000081967904,9.835667e-7],"category_scores_gemma":[0.0000021358624,0.00020939056,0.00006229601,0.00024249656,0.00006407029,0.0015175266,0.0000027361743,0.00012807341,5.039034e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014011223,0.000034151966,0.000005200535,0.00015505328,0.000029868901,0.0000031898953,0.0010391643,0.000054345568,0.0011889454,0.00040315697,0.000011270351,0.99706167],"study_design_scores_gemma":[0.030353466,0.022543976,0.0020249533,0.007699231,0.0011038199,0.008301046,0.00961341,0.67922914,0.10179295,0.06577768,0.060323868,0.01123644],"about_ca_topic_score_codex":0.000033012366,"about_ca_topic_score_gemma":0.0000119903325,"teacher_disagreement_score":0.9958531,"about_ca_system_score_codex":0.000027494669,"about_ca_system_score_gemma":0.00007136765,"threshold_uncertainty_score":0.9997225},"labels":[],"label_agreement":null},{"id":"W2088839215","doi":"10.1109/tcsii.2007.898891","title":"On the Error-Free Realization of a Scaled DCT Algorithm and Its VLSI Implementation","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Realization (probability); Very-large-scale integration; Computer science; Discrete cosine transform; Arithmetic; Algorithm; Computer engineering; Mathematics; Artificial intelligence; Embedded system; Statistics; Image (mathematics)","score_opus":0.03394156028638141,"score_gpt":0.27729751177736184,"score_spread":0.24335595149098044,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2088839215","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.046075575,0.00023737573,0.9520598,0.00006252804,0.00007115752,0.00029772968,0.000055479723,0.00004108685,0.0010992886],"genre_scores_gemma":[0.99969065,0.000018094232,0.000055961067,0.00008684198,0.000022212727,0.000011888113,0.000007942959,0.000009170374,0.000097263],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998741,0.000036228088,0.0003966826,0.00030711948,0.0003106245,0.00020839955],"domain_scores_gemma":[0.9993516,0.0001479743,0.00016232095,0.00012448634,0.000112761256,0.00010083897],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004029857,0.00015896386,0.00017232276,0.0001759882,0.0004481555,0.0006185719,0.00014099522,0.000048095317,0.0000030060646],"category_scores_gemma":[0.000005450692,0.00011907949,0.000032778637,0.00030996092,0.00005578047,0.0012779527,0.0000067656865,0.00007948749,6.044233e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011159851,0.000072131916,0.000033627333,0.00010568134,0.00002649485,0.000003061544,0.0011516801,0.00010340181,0.0011490847,0.010529233,0.000033645305,0.9867808],"study_design_scores_gemma":[0.00929301,0.007701677,0.0053486205,0.0023051647,0.0003271354,0.000759535,0.011930958,0.86430985,0.04881714,0.045658972,0.0009895305,0.0025584032],"about_ca_topic_score_codex":0.000027437394,"about_ca_topic_score_gemma":0.000011769117,"teacher_disagreement_score":0.9842224,"about_ca_system_score_codex":0.000022847169,"about_ca_system_score_gemma":0.000034748136,"threshold_uncertainty_score":0.59649026},"labels":[],"label_agreement":null},{"id":"W2090556474","doi":"10.1109/tcsii.2007.902215","title":"CAVLC Encoder Design for Real-Time Mobile Video Applications","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Field-programmable gate array; Context-adaptive variable-length coding; Encoder; Bitstream; Computer hardware; Entropy encoding; Lookup table; Real-time computing; Frame rate; Embedded system; Computer architecture; Data compression; Context-adaptive binary arithmetic coding; Algorithm; Decoding methods","score_opus":0.027476486343118986,"score_gpt":0.2548901152089705,"score_spread":0.22741362886585148,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2090556474","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027879737,0.00087236176,0.9942393,0.00003241742,0.000061557046,0.00055019115,0.00001637369,0.00041196274,0.0010278885],"genre_scores_gemma":[0.99799424,0.00005309028,0.00092300295,0.000027988166,0.000039310045,0.00025516702,0.0000015980241,0.00001364829,0.0006919374],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986228,0.000019160165,0.00034555365,0.00048918097,0.00020132652,0.0003219867],"domain_scores_gemma":[0.99912083,0.00028684296,0.00011707469,0.00020947025,0.00012642462,0.00013937353],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037940082,0.00019642405,0.0002485134,0.00021373839,0.001005613,0.0007042446,0.0002602878,0.00013000454,0.0000013102593],"category_scores_gemma":[0.0000039169972,0.00016546136,0.000058563248,0.00032016897,0.00009768333,0.00069597905,0.0000072148214,0.00012900365,0.0000032309395],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009514855,0.00009717533,0.000006316669,0.000095218966,0.000018848226,0.0000027486187,0.00028761494,0.0027550338,0.0042085205,0.00082281296,0.00006223265,0.99163395],"study_design_scores_gemma":[0.0024362362,0.0029609473,0.00010233438,0.0012740196,0.00014399346,0.0005561432,0.0023061498,0.91987455,0.037552275,0.01788079,0.0126944715,0.0022181193],"about_ca_topic_score_codex":0.000013295814,"about_ca_topic_score_gemma":0.0000012406599,"teacher_disagreement_score":0.9952063,"about_ca_system_score_codex":0.000028910707,"about_ca_system_score_gemma":0.00005887591,"threshold_uncertainty_score":0.7734464},"labels":[],"label_agreement":null},{"id":"W2103312888","doi":"10.1109/tcsii.2002.807264","title":"Region-dependent, algorithmically directed thresholds for maximum-likelihood detection of ternary prs channels","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Ternary operation; Metric (unit); Decoding methods; Algorithm; Sequence (biology); Channel (broadcasting); Detector; Block (permutation group theory); Mathematics; Computer science; Combinatorics; Telecommunications; Programming language","score_opus":0.023485965532473518,"score_gpt":0.221409525602724,"score_spread":0.1979235600702505,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103312888","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018178316,0.002322265,0.97798395,0.0000110642395,0.00009574287,0.00032820605,0.000052115145,0.00042964355,0.0005986855],"genre_scores_gemma":[0.9992489,0.00036723155,0.00010273393,0.0000069370967,0.000039137423,0.00009682337,0.000004205331,0.00003717119,0.000096852724],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990434,0.000017645347,0.00036320477,0.00022550531,0.0001453813,0.00020486825],"domain_scores_gemma":[0.99949133,0.000078868616,0.0000926919,0.0001380168,0.00010551727,0.00009357716],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008476341,0.00019053159,0.00026828007,0.0001767137,0.0002901451,0.00014246891,0.000097487406,0.00012651701,0.0000016054095],"category_scores_gemma":[0.0000032187645,0.00018577861,0.000056963338,0.00017337991,0.00007097142,0.0005553429,0.0000023241798,0.00016008156,4.5463324e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009313289,0.000084672305,0.000016602024,0.00037245706,0.00004467899,0.0000020569473,0.0002839985,0.005212587,0.010949721,0.000011429023,0.000008084377,0.9830044],"study_design_scores_gemma":[0.00078162015,0.0004681701,0.000024898327,0.0006812463,0.000056863628,0.00020755209,0.00028609895,0.9710979,0.024145776,0.0013542036,0.00037976707,0.00051589316],"about_ca_topic_score_codex":0.000008569391,"about_ca_topic_score_gemma":0.0000035422338,"teacher_disagreement_score":0.9824885,"about_ca_system_score_codex":0.00003639026,"about_ca_system_score_gemma":0.0000068928953,"threshold_uncertainty_score":0.7575832},"labels":[],"label_agreement":null},{"id":"W2104639224","doi":"10.1109/tcsii.2002.806764","title":"Corrections to \"Analysis of a half-rate bang-bang phase-locked loop\"","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Physics; Loop (graph theory); Phase (matter); Mathematics; Quantum mechanics; Combinatorics","score_opus":0.02615747414705454,"score_gpt":0.2398937233015544,"score_spread":0.21373624915449985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104639224","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19779225,0.0013711819,0.79822844,0.000018271041,0.00015163129,0.00015695288,0.00010316432,0.0002598318,0.001918274],"genre_scores_gemma":[0.9991729,0.00009524425,0.000014749356,0.00001586639,0.000018562,0.000031845924,0.0000045415263,0.000018711857,0.0006275392],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989948,0.000011001497,0.000354725,0.0002597089,0.00014654727,0.0002331893],"domain_scores_gemma":[0.99959123,0.000060542483,0.00005984905,0.00011659508,0.000065434375,0.000106370884],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007367172,0.00020056231,0.00038145043,0.00050714024,0.00033772492,0.00016895814,0.00007670202,0.00009130782,0.000021204305],"category_scores_gemma":[0.0000048357892,0.0001822788,0.000079134974,0.0009213158,0.00008167505,0.00037897067,0.000002281035,0.00014388624,0.0000027213594],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000091782,0.0002238836,0.000104313345,0.00021782248,0.0006230088,0.000006470971,0.00075257936,0.18045937,0.0043688193,0.000060327267,0.00005682952,0.8131174],"study_design_scores_gemma":[0.0008343614,0.00056149584,0.000063828644,0.00037771693,0.00073818065,0.000026298165,0.001913663,0.9890244,0.004138369,0.00008908809,0.0016304412,0.0006021564],"about_ca_topic_score_codex":0.000018443741,"about_ca_topic_score_gemma":0.000022658538,"teacher_disagreement_score":0.81251526,"about_ca_system_score_codex":0.000033057157,"about_ca_system_score_gemma":0.0000061564297,"threshold_uncertainty_score":0.7433114},"labels":[],"label_agreement":null},{"id":"W2108090050","doi":"10.1109/82.885134","title":"Design-for-testability techniques for detecting delay faults in CMOS/BiCMOS logic families","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; University of Windsor","funders":"","keywords":"Testability; Computer science; CMOS; Electronic engineering; Node (physics); BiCMOS; Fault (geology); Fault detection and isolation; Design for testing; Stuck-at fault; Combinational logic; Asynchronous circuit; Logic gate; Transistor; Electronic circuit; Voltage; Engineering; Reliability engineering; Electrical engineering; Synchronous circuit; Clock signal","score_opus":0.039958280110587586,"score_gpt":0.2559162195053397,"score_spread":0.21595793939475214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108090050","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053740583,0.0006074651,0.94416696,0.000027503576,0.000048847505,0.00067667087,0.000029386434,0.0002342043,0.00046840057],"genre_scores_gemma":[0.998922,0.000028807066,0.00066240627,0.00006244481,0.000049132483,0.00016929732,0.0000024439532,0.000019130412,0.00008432092],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980844,0.00005717908,0.00053204724,0.0006760451,0.00018943554,0.0004608605],"domain_scores_gemma":[0.99890935,0.0005446597,0.00011796971,0.00015718209,0.00013516222,0.00013569347],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00065277796,0.00028175834,0.00038460566,0.00020503922,0.0009731173,0.0006717126,0.00021468586,0.00014484729,0.0000010557483],"category_scores_gemma":[0.000024203957,0.00024937806,0.00008248483,0.00040041606,0.00009811403,0.0011477923,0.000003514886,0.00018974689,5.357473e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000054259717,0.00009137452,0.0001320177,0.0002453018,0.0000106816615,0.0000048039647,0.00061694847,0.0041828686,0.0009985465,0.000065657936,0.0000015670904,0.99364483],"study_design_scores_gemma":[0.0013258616,0.0015341911,0.00019028877,0.0012110082,0.000048154645,0.0003310078,0.0008551278,0.98312014,0.0040256195,0.0059459186,0.00035392866,0.001058729],"about_ca_topic_score_codex":0.00005297355,"about_ca_topic_score_gemma":0.000017140952,"teacher_disagreement_score":0.9925861,"about_ca_system_score_codex":0.00005521671,"about_ca_system_score_gemma":0.00008936019,"threshold_uncertainty_score":0.9999958},"labels":[],"label_agreement":null},{"id":"W2110964643","doi":"10.1109/82.964998","title":"Low 1/f noise CMOS active mixers for direct conversion","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":69,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems","keywords":"PMOS logic; NMOS logic; CMOS; Electrical engineering; Biasing; Noise figure; Noise (video); Active load; Optoelectronics; Physics; Electronic engineering; Materials science; Engineering; Transistor; Voltage; Computer science; Amplifier","score_opus":0.016316828189971166,"score_gpt":0.2100688789620984,"score_spread":0.19375205077212723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110964643","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12070203,0.0018016844,0.8535456,0.0000171755,0.00044033755,0.0006404969,0.00021313764,0.00040575565,0.022233786],"genre_scores_gemma":[0.9991955,0.0001392026,0.0000029848609,0.000023939012,0.00007134721,0.00006969071,0.00000997296,0.000046470755,0.00044090362],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987814,0.000019351637,0.00030894403,0.0003534229,0.00018447403,0.00035242536],"domain_scores_gemma":[0.99942565,0.00011812506,0.000056632325,0.00009873639,0.000103146,0.00019773812],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000108100394,0.00028938093,0.00034311248,0.00019341531,0.00048495346,0.00037144372,0.00008057487,0.00016100348,0.000008377061],"category_scores_gemma":[0.0000044543503,0.00026576628,0.000085208085,0.0002584229,0.00009391376,0.00081285933,2.701376e-7,0.00019761831,0.0000035663063],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006565345,0.00014690043,0.00006403149,0.0008894389,0.00022791172,0.000035802273,0.0011073311,0.047573548,0.036026098,0.000053536194,0.00018573017,0.91362405],"study_design_scores_gemma":[0.005142976,0.0020782165,0.00018931202,0.0034573083,0.0005429808,0.0011590421,0.0053508226,0.82294756,0.1477102,0.0007306233,0.0075378716,0.0031530575],"about_ca_topic_score_codex":0.000023585562,"about_ca_topic_score_gemma":0.000004217688,"teacher_disagreement_score":0.91047096,"about_ca_system_score_codex":0.000105470426,"about_ca_system_score_gemma":0.000042538082,"threshold_uncertainty_score":0.99997944},"labels":[],"label_agreement":null},{"id":"W2112736588","doi":"10.1109/tcsii.2006.882204","title":"Degree-Matched Check Node Decoding for Regular and Irregular LDPCs","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Decoding methods; Degree (music); Low-density parity-check code; Node (physics); Mathematics; Degree distribution; List decoding; Parity (physics); Computer science; Algorithm; Discrete mathematics; Combinatorics; Arithmetic; Concatenated error correction code; Complex network","score_opus":0.03121611143255829,"score_gpt":0.2437217073219459,"score_spread":0.2125055958893876,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112736588","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.061056416,0.0014852007,0.9359404,0.00007401077,0.000111801295,0.00028629374,0.000013820166,0.00030168548,0.0007304072],"genre_scores_gemma":[0.99802864,0.000016322807,0.0014604056,0.000039460312,0.00006354135,0.000044725857,0.0000025391791,0.000022654613,0.000321696],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998466,0.000027436929,0.00037691576,0.00057176856,0.00022451131,0.00033337963],"domain_scores_gemma":[0.999299,0.00012920944,0.00014394206,0.00017529617,0.00012471393,0.00012784901],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00032223167,0.00025426032,0.00033550034,0.00019241165,0.0008653695,0.0011436259,0.0001720413,0.00013351961,4.192949e-7],"category_scores_gemma":[0.0000063557327,0.00023398915,0.00006498193,0.00024887145,0.00010010858,0.0010717243,0.000007684728,0.00014902971,3.7971702e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015189988,0.00014264091,0.00037309836,0.00060600997,0.00003952123,0.000014214116,0.00078241975,0.0009836336,0.008295604,0.0018960498,0.0000711984,0.9867804],"study_design_scores_gemma":[0.0016008056,0.00080739375,0.0005216048,0.0016060126,0.00012277799,0.00089853007,0.00071758364,0.96558315,0.013906746,0.011760296,0.0010394966,0.0014355894],"about_ca_topic_score_codex":0.00007030835,"about_ca_topic_score_gemma":0.00001992986,"teacher_disagreement_score":0.9853448,"about_ca_system_score_codex":0.00003828794,"about_ca_system_score_gemma":0.00005240337,"threshold_uncertainty_score":0.9998933},"labels":[],"label_agreement":null},{"id":"W2112963544","doi":"10.1109/82.974777","title":"Difference metric soft-out-put detection: architecture and implementation","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Application-specific integrated circuit; Very-large-scale integration; Metric (unit); CMOS; Computer science; Decodes; Soft error; Kernel (algebra); Interconnection; Electronic engineering; Algorithm; Limiter; Decoding methods; Parallel computing; Mathematics; Embedded system; Engineering; Discrete mathematics; Telecommunications","score_opus":0.02456798275685598,"score_gpt":0.2496878018566312,"score_spread":0.22511981909977521,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112963544","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07971242,0.0017159389,0.91755754,0.000052808165,0.00011580802,0.00015884519,0.000012110227,0.00013792893,0.00053658907],"genre_scores_gemma":[0.99955845,0.0000643591,0.000019802697,0.000072392206,0.000075849806,0.000018232407,0.000002219383,0.000012465758,0.00017620329],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984716,0.000041181414,0.0003363675,0.0005445014,0.00027704058,0.0003292886],"domain_scores_gemma":[0.9993238,0.00012953335,0.00012732673,0.00012332169,0.00008805459,0.000207956],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00018254342,0.00024240738,0.00026376557,0.00031459035,0.001080194,0.0013208907,0.00013991293,0.000085633896,0.0000024244816],"category_scores_gemma":[0.0000060515213,0.00020819361,0.000045668134,0.0005362669,0.00008302973,0.0008532324,0.000007553955,0.00022052783,0.0000013068268],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000010189835,0.000035513556,0.00049769174,0.00008792865,0.000018538174,0.000012384696,0.00070690236,0.00029817395,0.0013007453,0.00007207012,0.0000011081511,0.9969679],"study_design_scores_gemma":[0.0071266186,0.0050711446,0.021198783,0.0024960544,0.00047386906,0.010341255,0.0059069735,0.9189406,0.0056995815,0.014328635,0.0032654419,0.0051510218],"about_ca_topic_score_codex":0.000050145733,"about_ca_topic_score_gemma":0.00004832466,"teacher_disagreement_score":0.9918169,"about_ca_system_score_codex":0.000028673514,"about_ca_system_score_gemma":0.000046494097,"threshold_uncertainty_score":0.9997158},"labels":[],"label_agreement":null},{"id":"W2113291399","doi":"10.1109/tcsii.2003.815020","title":"Novel approach to the design of direct digital frequency synthesizers based on linear interpolation","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":79,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"CMC Microsystems","keywords":"Spurious-free dynamic range; Interpolation (computer graphics); Linear phase; Spurious relationship; Linear interpolation; Algorithm; Computer science; Sine; Dynamic range; Sine wave; Direct digital synthesizer; Electronic engineering; Mathematics; Filter (signal processing); Engineering; Phase noise; Telecommunications; Frequency synthesizer; Electrical engineering; Phase-locked loop","score_opus":0.04092386196837652,"score_gpt":0.2486332864599392,"score_spread":0.20770942449156268,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113291399","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00037187175,0.00013975704,0.9940474,0.000041839012,0.000098372824,0.00025681654,0.00002704105,0.000045360583,0.00497154],"genre_scores_gemma":[0.991254,0.0000022844408,0.008551411,0.00006838985,0.000023474824,0.000022998536,6.923496e-7,0.000011762635,0.000065006076],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99872106,0.00008608464,0.0003092867,0.00039521916,0.00027947122,0.0002088788],"domain_scores_gemma":[0.9991335,0.0003707075,0.000106981286,0.00016486451,0.000080005135,0.00014390853],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041112065,0.00018849406,0.00026109736,0.00013957196,0.00038539164,0.00059734704,0.00017909285,0.00006305415,7.3223936e-7],"category_scores_gemma":[0.00003522673,0.00012463635,0.00006119731,0.00044077137,0.00007363404,0.0006026544,0.0000024900096,0.00014028708,9.5206303e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016603837,0.00050671445,0.00002892497,0.00012428442,0.00003624438,0.000001980764,0.0006327373,0.0667339,0.002330997,0.0014441921,0.0000045365377,0.9281389],"study_design_scores_gemma":[0.00026355538,0.0005645648,0.000022331498,0.00025770842,0.0000164144,0.000033507084,0.00019425096,0.99714273,0.0008216793,0.0003198938,0.00011373194,0.00024961296],"about_ca_topic_score_codex":0.000013739505,"about_ca_topic_score_gemma":1.7062673e-7,"teacher_disagreement_score":0.9908821,"about_ca_system_score_codex":0.000019787287,"about_ca_system_score_gemma":0.00006314011,"threshold_uncertainty_score":0.57602316},"labels":[],"label_agreement":null},{"id":"W2113871668","doi":"10.1109/tcsii.2006.882802","title":"Design of 1-D Stable Variable Fractional Delay IIR Filters","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Infinite impulse response; 2D Filters; Mathematics; Control theory (sociology); Filter design; Variable (mathematics); Digital filter; Stability (learning theory); Filter (signal processing); Polynomial; Computer science; Applied mathematics; Mathematical analysis","score_opus":0.035537456689230335,"score_gpt":0.25110964296653837,"score_spread":0.21557218627730804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113871668","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003323503,0.00026985136,0.99305445,0.000015351388,0.00014188462,0.00019697586,0.000029117968,0.00006296837,0.0029059064],"genre_scores_gemma":[0.998578,0.000009469663,0.000828249,0.000058609985,0.000027814227,0.00000920328,0.000004745679,0.0000110028695,0.00047290523],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985389,0.000029156554,0.0004422966,0.00035507034,0.0003350194,0.00029957382],"domain_scores_gemma":[0.9992417,0.00019080227,0.00015756665,0.00011530871,0.00013713838,0.0001574944],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045680947,0.00017953981,0.0002289367,0.00022447018,0.00041649686,0.00071473693,0.000146053,0.00007096388,0.000007402632],"category_scores_gemma":[0.000003359576,0.00016301082,0.000036666235,0.00037607568,0.00006840493,0.00242408,0.0000046752634,0.000114874434,0.0000017523118],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000064452455,0.00039208157,0.00011960012,0.00030043992,0.000113813374,0.000020462534,0.0012087064,0.019385269,0.014068133,0.004601275,0.00012585215,0.9595999],"study_design_scores_gemma":[0.0041594887,0.0040575885,0.0006025258,0.001357244,0.00016398657,0.0012104046,0.0019838712,0.9452695,0.024854148,0.010118356,0.004105077,0.0021178084],"about_ca_topic_score_codex":0.00003489873,"about_ca_topic_score_gemma":0.0000015670694,"teacher_disagreement_score":0.9952545,"about_ca_system_score_codex":0.000034780303,"about_ca_system_score_gemma":0.00009814722,"threshold_uncertainty_score":0.68922246},"labels":[],"label_agreement":null},{"id":"W2115279537","doi":"10.1109/tcsii.2003.815021","title":"Digital LMS adaptation of analog filters without gradient information","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Adaptive filter; Least mean squares filter; Computer science; Electronic engineering; Digital filter; Filter (signal processing); Analog signal; Analogue filter; Offset (computer science); Control theory (sociology); Digital signal processing; Algorithm; Engineering; Artificial intelligence; Computer hardware","score_opus":0.016201032769350514,"score_gpt":0.19543303347461569,"score_spread":0.17923200070526518,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115279537","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.055324648,0.0009303794,0.9335947,0.0000015116746,0.00014087866,0.00021185481,0.00010739858,0.00011950137,0.009569104],"genre_scores_gemma":[0.99967486,0.00005069117,0.000005958583,0.000014608894,0.000020897618,0.000019395511,0.000022833094,0.000023155995,0.00016757491],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986633,0.000025258843,0.000534083,0.00021564546,0.0002777604,0.00028395286],"domain_scores_gemma":[0.99942744,0.000057479258,0.00012252538,0.000096856274,0.00011431506,0.00018138839],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016305462,0.00026831168,0.00035174162,0.00028806808,0.0003164224,0.0004560516,0.00006499933,0.00012330174,0.000005438076],"category_scores_gemma":[0.0000070803994,0.00024714592,0.00007933679,0.00028667695,0.00011207182,0.0019271483,9.4407466e-7,0.0001770548,0.0000041512003],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002127014,0.00011362555,0.00046683327,0.0008073072,0.00016036195,0.000006220073,0.0022057742,0.13372102,0.00086734496,0.0026056552,0.00004110279,0.85898346],"study_design_scores_gemma":[0.006940149,0.0036561666,0.00089221064,0.003431407,0.0007434204,0.0013774895,0.023718826,0.92841417,0.0062605687,0.005153609,0.015004629,0.0044073593],"about_ca_topic_score_codex":0.00001734135,"about_ca_topic_score_gemma":0.000004394023,"teacher_disagreement_score":0.94435024,"about_ca_system_score_codex":0.000044766868,"about_ca_system_score_gemma":0.000047495432,"threshold_uncertainty_score":0.9999981},"labels":[],"label_agreement":null},{"id":"W2116576559","doi":"10.1109/tcsii.2003.808894","title":"Pyramidal motion estimation techniques exploiting intra-level motion correlation","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Vision and Imaging","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Motion estimation; Motion field; Motion (physics); Computer science; Quarter-pixel motion; Motion vector; Artificial intelligence; Scaling; Structure from motion; Linear motion; Algorithm; Correlation; Block (permutation group theory); Computer vision; Mathematics; Image (mathematics)","score_opus":0.030296373694487785,"score_gpt":0.2532565285590046,"score_spread":0.2229601548645168,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116576559","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0060713347,0.00023638166,0.99188507,0.000034491353,0.00014800834,0.00019113575,0.0000063115945,0.00023090917,0.0011963488],"genre_scores_gemma":[0.997468,0.000017653674,0.0022651877,0.000046678888,0.000025976618,0.000018598383,0.000004207772,0.000013402007,0.00014032458],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987036,0.00004954651,0.0003582434,0.00041218032,0.0002546454,0.00022181123],"domain_scores_gemma":[0.9994384,0.00005820289,0.00015630541,0.00011003927,0.00012118951,0.00011586341],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026423944,0.00018991613,0.00018855391,0.0002186073,0.0008164393,0.00089137314,0.000081205595,0.0000872643,0.0000019257543],"category_scores_gemma":[0.00001536987,0.00017771711,0.00003871175,0.00030980803,0.00006161586,0.0030683393,0.000002820763,0.00018549629,0.0000021379292],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018681811,0.000052674863,0.000046937563,0.00006085885,0.000005127933,0.0000019906333,0.000363408,0.0060866144,0.0012474105,0.0015383897,0.0000018881467,0.99059284],"study_design_scores_gemma":[0.0002772867,0.0001242946,0.00011864527,0.00034420504,0.0000121808025,0.00015249099,0.00032720456,0.9920501,0.0039661783,0.0022572079,0.00009542839,0.00027474284],"about_ca_topic_score_codex":0.000007770071,"about_ca_topic_score_gemma":8.0491026e-7,"teacher_disagreement_score":0.99139667,"about_ca_system_score_codex":0.000051987197,"about_ca_system_score_gemma":0.00003297703,"threshold_uncertainty_score":0.85955316},"labels":[],"label_agreement":null},{"id":"W2117377510","doi":"10.1109/tcsii.2006.873831","title":"A background calibration technique for multibit/stage pipelined and time-interleaved ADCs","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Calibration; Linearity; Electronic engineering; Capacitor; Voltage; Computer science; Amplifier; Operational amplifier; Effective number of bits; Mathematics; Electrical engineering; CMOS; Engineering; Statistics","score_opus":0.01752627064021401,"score_gpt":0.21840155979431577,"score_spread":0.20087528915410177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117377510","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016665937,0.001406274,0.9794612,0.0000044661224,0.00006568479,0.0005684007,0.00016177348,0.00021610725,0.0014501488],"genre_scores_gemma":[0.9981054,0.000025500924,0.00002603041,0.00002080369,0.00010626607,0.00010651651,0.000029500705,0.000050469043,0.0015295227],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986959,0.00002640102,0.0004365305,0.00037459427,0.00015442555,0.00031213005],"domain_scores_gemma":[0.9995046,0.00011185316,0.00007416101,0.00008708965,0.00007862996,0.00014365556],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019659025,0.0003064652,0.00037051618,0.00018851295,0.00048559185,0.0005681938,0.00005790722,0.00018559747,0.000004880985],"category_scores_gemma":[0.0000022972358,0.00028487836,0.00006994223,0.00015565092,0.000097624565,0.0007023616,0.0000015280161,0.00017065734,0.000001506017],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021349486,0.00061356823,0.00020434872,0.005577421,0.00040790255,0.00006479251,0.0015997108,0.06933486,0.37436625,0.005529034,0.0008160384,0.5412726],"study_design_scores_gemma":[0.0025922228,0.00096716627,0.00007892934,0.0011234246,0.00023859076,0.0003475471,0.0010624445,0.9719469,0.01568883,0.0027173297,0.0017290153,0.0015075768],"about_ca_topic_score_codex":0.000056046945,"about_ca_topic_score_gemma":0.000015952828,"teacher_disagreement_score":0.9814395,"about_ca_system_score_codex":0.00004305155,"about_ca_system_score_gemma":0.000032613232,"threshold_uncertainty_score":0.99996036},"labels":[],"label_agreement":null},{"id":"W2118196927","doi":"10.1109/82.899638","title":"A comprehensive design method for dual-gate MOSFET mixers","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Nortel (Canada)","funders":"","keywords":"MOSFET; Electronic engineering; Local oscillator; Dual (grammatical number); Power (physics); Process (computing); Radio frequency; Computer science; Electrical engineering; Transistor; Engineering; Voltage; Physics","score_opus":0.031354674684450856,"score_gpt":0.24411504594095734,"score_spread":0.2127603712565065,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118196927","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008892635,0.0027810829,0.9828021,0.000013665635,0.00014867945,0.00056480843,0.00014584707,0.00030354413,0.004347651],"genre_scores_gemma":[0.998835,0.00013186641,0.00018183244,0.000048459304,0.00006384592,0.00012401018,0.000007892044,0.000063166204,0.000543899],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984558,0.000058508595,0.0004405915,0.00042145688,0.00020082387,0.0004228004],"domain_scores_gemma":[0.9992539,0.00024530798,0.00004916502,0.0001234017,0.00011066393,0.00021750863],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00018909771,0.00036073217,0.000447754,0.00018087588,0.00053332606,0.000539596,0.00008387197,0.00017819762,0.000020614378],"category_scores_gemma":[0.000002505291,0.0003319455,0.00009265083,0.00027737036,0.00009266405,0.00064341066,2.0243364e-7,0.0002397899,0.0000059497343],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023413433,0.000042735846,0.0000014504174,0.00037327377,0.00013449107,0.000014975706,0.0005828531,0.33389765,0.009716245,0.00004636501,0.00012832465,0.65503824],"study_design_scores_gemma":[0.0012473483,0.0006079226,0.00001208469,0.0005912399,0.00016799118,0.0007565787,0.0007480956,0.98309743,0.007830199,0.0010619313,0.0029927434,0.00088642235],"about_ca_topic_score_codex":0.000031135078,"about_ca_topic_score_gemma":0.0000016031042,"teacher_disagreement_score":0.9899424,"about_ca_system_score_codex":0.00006781065,"about_ca_system_score_gemma":0.000049276274,"threshold_uncertainty_score":0.9999133},"labels":[],"label_agreement":null},{"id":"W2118477157","doi":"10.1109/82.877142","title":"An analytical model for current, delay, and power analysis of submicron CMOS logic circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":65,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; University of Toronto","funders":"","keywords":"CMOS; Waveform; Inverter; Voltage; Electronic engineering; MOSFET; Propagation delay; Transistor; Spice; Electrical engineering; Power (physics); Semiconductor device modeling; Computer science; Engineering; Physics","score_opus":0.027587658908803065,"score_gpt":0.2522416937849775,"score_spread":0.22465403487617444,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118477157","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4324106,0.0016640316,0.5650014,0.000003078614,0.000043423166,0.00019124513,0.00017702478,0.00007990375,0.0004292436],"genre_scores_gemma":[0.99958557,0.00018699709,0.000015315109,0.000013108005,0.000025228344,0.000026961916,0.000018830886,0.00003441104,0.00009359778],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99846214,0.000018623938,0.0005105974,0.0004290205,0.00021863372,0.00036098593],"domain_scores_gemma":[0.999385,0.00006245096,0.00006650196,0.0001519933,0.0000981228,0.00023592549],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001892904,0.0003044356,0.00056610676,0.00043660708,0.0003273161,0.00033901926,0.000097581906,0.00014759041,0.0000143606285],"category_scores_gemma":[0.0000016049721,0.00027408183,0.000111525595,0.00054636365,0.0001327157,0.0009282323,0.0000012245866,0.00017998676,8.6381067e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002808563,0.0001940047,0.00033916172,0.00055462896,0.00041524213,0.0000033053132,0.001041357,0.4829154,0.001762098,0.00010755806,0.000013692727,0.51262546],"study_design_scores_gemma":[0.00046562037,0.00024759467,0.0002221263,0.00013041016,0.0005114851,0.000027184074,0.00010476286,0.99764645,0.00015278251,0.00008777083,0.000061238825,0.0003425574],"about_ca_topic_score_codex":0.000010999232,"about_ca_topic_score_gemma":0.000009298208,"teacher_disagreement_score":0.567175,"about_ca_system_score_codex":0.0000374257,"about_ca_system_score_gemma":0.00004029933,"threshold_uncertainty_score":0.99997115},"labels":[],"label_agreement":null},{"id":"W2121579607","doi":"10.1109/tcsii.2006.880028","title":"Stable Organic LED Displays Using RMS Estimation of Threshold Voltage Dispersion","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Thin-Film Transistor Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Thin-film transistor; OLED; Brightness; Active matrix; Threshold voltage; Optoelectronics; Transistor; Materials science; Diode; Dispersion (optics); Amorphous silicon; Pixel; Electrical engineering; Biasing; Voltage; Silicon; Physics; Optics; Engineering; Nanotechnology; Crystalline silicon","score_opus":0.012449578728205467,"score_gpt":0.20021188832439943,"score_spread":0.18776230959619397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121579607","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46946135,0.0012032496,0.52859694,0.000002384207,0.00006022977,0.00009731917,0.00003630041,0.00016871895,0.00037348914],"genre_scores_gemma":[0.9997956,0.000025239933,0.000027147515,0.0000019674808,0.000019592071,0.0000058587284,0.000006842078,0.000031632902,0.00008609433],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99898756,0.00000625326,0.0003616271,0.00022945247,0.00019251155,0.00022259844],"domain_scores_gemma":[0.99970037,0.00003084352,0.000069153706,0.00010190171,0.000043815886,0.000053940366],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000083018946,0.00021096224,0.0003008598,0.00019069682,0.000325329,0.00021512355,0.00006882704,0.00013812796,0.0000042678143],"category_scores_gemma":[0.0000017159093,0.00019165681,0.000047143043,0.00026949952,0.000104461455,0.000728997,0.0000016660867,0.00016297969,6.9477085e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013646537,0.00012382706,0.0002675796,0.001256086,0.000053367145,0.000008195507,0.00035627602,0.6342273,0.27679342,0.00020592763,0.000012425558,0.08668194],"study_design_scores_gemma":[0.00046734844,0.00012032038,0.00016556423,0.00059632096,0.000082674145,0.000060558417,0.00045177745,0.9748026,0.022512022,0.00035095573,0.00002991875,0.00035992876],"about_ca_topic_score_codex":0.000056255336,"about_ca_topic_score_gemma":0.000018131295,"teacher_disagreement_score":0.5303343,"about_ca_system_score_codex":0.0000632861,"about_ca_system_score_gemma":0.000021380218,"threshold_uncertainty_score":0.7815538},"labels":[],"label_agreement":null},{"id":"W2123658055","doi":"10.1109/tcsii.2006.875375","title":"A Fully Multiplexed First-Order Frequency-Planar Module for Fan, Beam, and Cone Plane-Wave Filters","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Adaptive Filtering Techniques","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Infinite impulse response; 2D Filters; Finite impulse response; Filter (signal processing); Prototype filter; Planar; Realization (probability); Multiplexing; Low-pass filter; Digital filter; Acoustics; Electronic engineering; Computer science; Physics; Mathematics; Engineering; Electrical engineering","score_opus":0.019852601992407046,"score_gpt":0.2070974357233982,"score_spread":0.18724483373099116,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123658055","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.069654174,0.0016101977,0.92691237,0.000013510643,0.0000730929,0.0003836672,0.0004538225,0.0003328757,0.00056632084],"genre_scores_gemma":[0.9990154,0.000053751985,0.0005321583,0.000013752035,0.00006285825,0.0000889994,0.000029514074,0.000043341093,0.0001602509],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99892974,0.000007171826,0.00031169443,0.00033235003,0.00012536904,0.00029366228],"domain_scores_gemma":[0.9995821,0.00009338259,0.000058590096,0.00008640801,0.000072681156,0.00010680158],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00006961579,0.0002724585,0.00031139769,0.00014072825,0.00043596033,0.00028313065,0.00004861247,0.00011947761,0.0000018718279],"category_scores_gemma":[0.0000033599242,0.00026023027,0.000038092603,0.00011351384,0.0001037842,0.00052734534,0.0000015707545,0.00014202135,3.8272887e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022491769,0.000525409,0.0009854168,0.0072567174,0.0005581609,0.00013977461,0.001978778,0.15645461,0.33057204,0.0014241885,0.0006221685,0.4992578],"study_design_scores_gemma":[0.0066076065,0.0026164062,0.0018032667,0.0039595384,0.00034165275,0.001361865,0.001115431,0.92403835,0.03776223,0.0092013255,0.006918176,0.004274146],"about_ca_topic_score_codex":0.00008590072,"about_ca_topic_score_gemma":0.000053494423,"teacher_disagreement_score":0.9293612,"about_ca_system_score_codex":0.00003838931,"about_ca_system_score_gemma":0.000014026951,"threshold_uncertainty_score":0.999985},"labels":[],"label_agreement":null},{"id":"W2124441272","doi":"10.1109/tcsii.2004.834536","title":"A Regulated Body-Driven CMOS Current Mirror for Low-Voltage Applications","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Current mirror; Cascode; CMOS; Swing; Voltage; Current (fluid); Electrical engineering; Power (physics); Electronic engineering; Noise (video); Threshold voltage; Computer science; Physics; Engineering; Transistor; Acoustics","score_opus":0.017923967257494892,"score_gpt":0.22828387549171095,"score_spread":0.21035990823421605,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124441272","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01343078,0.0033087167,0.9812203,0.0000059684235,0.00013849352,0.0007439976,0.00019620676,0.0003023549,0.0006531767],"genre_scores_gemma":[0.99922186,0.00010143606,0.000009069846,0.000018524712,0.000083918436,0.000303585,0.000029446122,0.000053995973,0.00017814962],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985052,0.000012083546,0.00044762884,0.0004273239,0.0002068266,0.00040095788],"domain_scores_gemma":[0.9993464,0.000063092564,0.000078685574,0.00013523204,0.000117363255,0.00025925966],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00011651442,0.00032730584,0.0003818688,0.0002022117,0.0007188926,0.00040333858,0.00010685231,0.00015119537,0.0000034227833],"category_scores_gemma":[0.000002140332,0.000309747,0.000112917995,0.00028573742,0.00011237104,0.00050802354,0.0000015432481,0.00023281378,0.000005952903],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035549136,0.000461693,0.000029464529,0.0027575383,0.00024759825,0.000013003872,0.0010258256,0.06602659,0.029244257,0.0058059697,0.00008050004,0.894272],"study_design_scores_gemma":[0.025836065,0.005224955,0.00080289686,0.014391619,0.0025794448,0.0019701703,0.0056801396,0.7844273,0.031498328,0.058686856,0.05690907,0.011993174],"about_ca_topic_score_codex":0.000017763767,"about_ca_topic_score_gemma":0.000008370316,"teacher_disagreement_score":0.9857911,"about_ca_system_score_codex":0.00008303789,"about_ca_system_score_gemma":0.00007405768,"threshold_uncertainty_score":0.99993545},"labels":[],"label_agreement":null},{"id":"W2125398712","doi":"10.1109/tcsii.2002.805020","title":"Analysis of a half-rate bang-bang phase-locked-loop","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; Jitter; Lock (firearm); Loop (graph theory); Emphasis (telecommunications); Control theory (sociology); Range (aeronautics); Phase detector; Phase (matter); Computer science; Physics; Engineering; Mathematics; Control (management); Telecommunications; Aerospace engineering; Structural engineering","score_opus":0.026716999980708696,"score_gpt":0.23696730213023587,"score_spread":0.21025030214952717,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125398712","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30702254,0.0046505863,0.68479323,0.000013804441,0.00010723604,0.00014478646,0.000118410426,0.0003060479,0.0028433905],"genre_scores_gemma":[0.99927604,0.00023892347,0.000008156603,0.000009711573,0.000017701594,0.000017828212,0.0000055868013,0.000018942857,0.0004071035],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989578,0.000011417286,0.00037289405,0.00025773066,0.00015947931,0.00024066305],"domain_scores_gemma":[0.99961364,0.000056711466,0.00007658078,0.00011841543,0.000053878506,0.000080798396],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008358668,0.0002130965,0.00041265108,0.00040978423,0.00027864598,0.00017256518,0.00008305486,0.00010695786,0.000020591493],"category_scores_gemma":[0.0000031870147,0.00018714619,0.00008510389,0.0006831602,0.00012006488,0.0004929842,0.0000020645793,0.00015302603,0.0000015143436],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007583782,0.00020286941,0.0001502838,0.00036728967,0.0006941134,0.000010601832,0.00047938948,0.071041204,0.0033189026,0.0000735621,0.000024635538,0.9236296],"study_design_scores_gemma":[0.0008759055,0.00036572962,0.000050771203,0.0003136121,0.00063126656,0.000027406964,0.0010527236,0.9920839,0.0031922713,0.000111404064,0.0007982876,0.0004967433],"about_ca_topic_score_codex":0.000010547202,"about_ca_topic_score_gemma":0.0000085087395,"teacher_disagreement_score":0.92313284,"about_ca_system_score_codex":0.000024894727,"about_ca_system_score_gemma":0.000005580591,"threshold_uncertainty_score":0.76316},"labels":[],"label_agreement":null},{"id":"W2125854233","doi":"10.1109/tcsii.2003.816917","title":"Optimal design of multichannel transmultiplexers with stopband energy and passband magnitude constraints","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Stopband; Passband; Quadratic equation; Elliptic filter; Finite impulse response; Transition band; Mathematical optimization; Magnitude (astronomy); Quadratic programming; Control theory (sociology); Distortion (music); Iterative design; Impulse (physics); Optimal design; Energy (signal processing); Computer science; Mathematics; Filter (signal processing); Filter design; Algorithm; Prototype filter; Band-pass filter; Physics; Electronic engineering; Scheduling (production processes); Engineering; Geometry; Bandwidth (computing); Telecommunications","score_opus":0.029829486336556955,"score_gpt":0.2264486844452663,"score_spread":0.19661919810870934,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125854233","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021553978,0.00044487813,0.97698045,0.000012602112,0.000039370385,0.00019854019,0.000032671553,0.000038066148,0.00069942244],"genre_scores_gemma":[0.99896675,0.000036480553,0.00081018236,0.000031465526,0.0000072310613,0.000018553323,0.0000021745013,0.000012485632,0.00011464585],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987327,0.000056455832,0.0003222925,0.00040017304,0.00023749642,0.0002508912],"domain_scores_gemma":[0.999411,0.0001139094,0.00010961689,0.00009036783,0.000100434925,0.0001746711],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016841921,0.00022204086,0.00027937512,0.00015950837,0.00032375543,0.0006774096,0.00008692518,0.00006209139,0.0000022305412],"category_scores_gemma":[0.0000027424774,0.00017939394,0.000029024946,0.00019670656,0.0002368802,0.0013086734,0.0000019322692,0.00007197166,1.5156577e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007532361,0.0003132804,0.00015191884,0.00034799488,0.00013538168,0.000027929877,0.0029574332,0.012616686,0.00680712,0.0029755053,0.000009495827,0.9735819],"study_design_scores_gemma":[0.0148136355,0.00944884,0.00047900452,0.002242278,0.00036049704,0.0026930794,0.0070958026,0.91095954,0.04619287,0.001913275,0.0007831668,0.003018022],"about_ca_topic_score_codex":0.000016792306,"about_ca_topic_score_gemma":0.0000036480096,"teacher_disagreement_score":0.9774128,"about_ca_system_score_codex":0.000013283557,"about_ca_system_score_gemma":0.00007681669,"threshold_uncertainty_score":0.73154724},"labels":[],"label_agreement":null},{"id":"W2128446766","doi":"10.1109/tcsii.2006.883103","title":"A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur Reduction","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":63,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"dBc; Frequency multiplier; Phase noise; Jitter; CMOS; Voltage-controlled oscillator; Multiplier (economics); Frequency offset; Phase-locked loop; Electrical engineering; Electronic engineering; Physics; Computer science; Engineering; Voltage; Orthogonal frequency-division multiplexing","score_opus":0.018272383236775463,"score_gpt":0.23849453365977216,"score_spread":0.2202221504229967,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128446766","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.383776,0.0006955877,0.6143827,0.000011014501,0.000091253445,0.0004149577,0.000058270773,0.00027838364,0.00029184148],"genre_scores_gemma":[0.99932206,0.000024189812,0.00021709017,0.000002705809,0.000058271136,0.00014325939,0.00002561146,0.000032104625,0.0001746954],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989816,0.0000060115276,0.00029306396,0.00029835803,0.0001415667,0.00027941956],"domain_scores_gemma":[0.9996821,0.000016432083,0.000074323805,0.000086666776,0.000083818944,0.00005664665],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000063148196,0.00022675472,0.00025121294,0.00014041994,0.0005382624,0.00034208552,0.000053093085,0.00010139406,0.0000017364791],"category_scores_gemma":[0.0000012761651,0.0001902294,0.00003785478,0.0001965024,0.00011718238,0.0007203689,0.0000011292054,0.00013860673,7.241498e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000061054605,0.0004946201,0.0001662481,0.0013270938,0.000104843086,0.000010898282,0.00037823865,0.08656967,0.03411071,0.00022141945,0.000019406476,0.8765358],"study_design_scores_gemma":[0.01090342,0.0037453182,0.0004394754,0.0026088818,0.00042699475,0.0008964253,0.005506913,0.9270021,0.041269198,0.0025056154,0.0021020267,0.002593632],"about_ca_topic_score_codex":0.000015009142,"about_ca_topic_score_gemma":0.0000065629197,"teacher_disagreement_score":0.8739422,"about_ca_system_score_codex":0.00005042695,"about_ca_system_score_gemma":0.000023671877,"threshold_uncertainty_score":0.775733},"labels":[],"label_agreement":null},{"id":"W2128521582","doi":"10.1109/tcsii.2006.875371","title":"An Efficient Implementation of the Delay Compensation for Sub-Band Filtered-x Least-Mean-Square Algorithm","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Adaptive Filtering Techniques","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Path (computing); Compensation (psychology); Algorithm; Stability (learning theory); Filter (signal processing); Group delay and phase delay; Mean squared error; Minimum mean square error; Noise (video); Computer science; Computational complexity theory; Square (algebra); Control theory (sociology); Mathematics; Control (management); Statistics; Artificial intelligence","score_opus":0.015373862130396694,"score_gpt":0.2425573839107711,"score_spread":0.22718352178037443,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128521582","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24845181,0.00018876721,0.75066775,0.000002790769,0.000054807,0.00028095904,0.00020293865,0.000088334666,0.00006181513],"genre_scores_gemma":[0.99970573,0.000004537051,0.00015300656,0.0000036135148,0.000039534698,0.0000421224,0.000017405464,0.000021527201,0.000012546979],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99924177,0.000013748748,0.00027888312,0.00017951279,0.00013459126,0.0001514684],"domain_scores_gemma":[0.9996878,0.000032877262,0.00007664031,0.00007817042,0.000084515545,0.000039985203],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000079779275,0.0001453781,0.00016396618,0.00007901221,0.00030512724,0.00014028567,0.000053639225,0.00004935336,0.0000010240713],"category_scores_gemma":[4.5565335e-7,0.0001183848,0.000042525902,0.00010857786,0.000055574208,0.00030368147,9.0296476e-7,0.00007137714,8.8307445e-8],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008225307,0.0000751817,0.000092187736,0.00037302176,0.000024868816,7.988867e-7,0.00042304062,0.29684475,0.033431355,0.00013264573,0.000008356971,0.6685856],"study_design_scores_gemma":[0.0008878355,0.00049598655,0.0015246557,0.00049234205,0.00006406135,0.00005547822,0.0010532509,0.8900126,0.10432707,0.0005296577,0.00012544783,0.0004315902],"about_ca_topic_score_codex":0.000035964058,"about_ca_topic_score_gemma":0.000026446141,"teacher_disagreement_score":0.7512539,"about_ca_system_score_codex":0.00003944431,"about_ca_system_score_gemma":0.000014633862,"threshold_uncertainty_score":0.4827592},"labels":[],"label_agreement":null},{"id":"W2131004306","doi":"10.1109/tcsii.2005.862174","title":"A connectivity based clustering algorithm with application to VLSI circuit partitioning","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Cluster analysis; Very-large-scale integration; Computer science; Benchmark (surveying); Algorithm; Suite; Set (abstract data type); Parallel computing; Data mining; Artificial intelligence; Embedded system","score_opus":0.010564492616238616,"score_gpt":0.1982182144374683,"score_spread":0.18765372182122966,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131004306","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019887751,0.0002678523,0.9769878,0.000010270348,0.000032283857,0.00031308137,0.000043029944,0.0004466288,0.0020113082],"genre_scores_gemma":[0.99952585,0.0000038403446,0.00015400752,0.000026442407,0.00006268605,0.0001356067,0.000008420924,0.00003362758,0.000049530277],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990171,0.000014382328,0.0002464069,0.000301998,0.00017325673,0.00024685523],"domain_scores_gemma":[0.99963564,0.000045203215,0.000042770276,0.00009097375,0.00006326717,0.0001221454],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011729166,0.00021255724,0.00023719683,0.00016966618,0.00043379096,0.00045210315,0.000048126785,0.00008795236,0.0000019752806],"category_scores_gemma":[7.645326e-7,0.0001954191,0.00003131986,0.00025717725,0.000045523168,0.00045298642,0.0000010866783,0.00013803905,0.0000015574773],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007215203,0.00007131096,0.000116163625,0.00027753814,0.000022221522,0.000007238386,0.00014228512,0.13944542,0.005813326,0.000055380173,0.000013062496,0.8540288],"study_design_scores_gemma":[0.00046449553,0.00033340728,0.00027413285,0.0005050921,0.000042793843,0.000102360136,0.00014639935,0.99219054,0.0048204246,0.00024218668,0.00037157233,0.000506625],"about_ca_topic_score_codex":0.00007500811,"about_ca_topic_score_gemma":0.000037414095,"teacher_disagreement_score":0.9796381,"about_ca_system_score_codex":0.000052320072,"about_ca_system_score_gemma":0.000023665685,"threshold_uncertainty_score":0.796896},"labels":[],"label_agreement":null},{"id":"W2135528893","doi":"10.1109/tcsii.2006.876380","title":"Modeling of DC–DC Buck Converters for Large-Signal Frequency Response and Limit Cycles","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced DC-DC Converters","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University","funders":"","keywords":"Control theory (sociology); Duty cycle; SIGNAL (programming language); Inductor; Buck converter; Converters; Amplitude; Limit (mathematics); Physics; Voltage; Small-signal model; Frequency response; DC bias; Mathematics; Computer science; Engineering; Mathematical analysis; Electrical engineering","score_opus":0.020657793667143355,"score_gpt":0.22535725379691346,"score_spread":0.2046994601297701,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135528893","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2605309,0.0019220735,0.7368672,0.00001135878,0.00007407981,0.00020487272,0.00014748663,0.00009773968,0.00014432626],"genre_scores_gemma":[0.999608,0.000045920555,0.00009702232,0.000016577285,0.000045796973,0.000032545784,0.000010580344,0.000044968885,0.000098588185],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986135,0.000024901774,0.00048473425,0.0003464389,0.00018472622,0.0003457043],"domain_scores_gemma":[0.999436,0.00016061297,0.00007080044,0.000100457306,0.000097449185,0.00013466911],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019634239,0.00028008703,0.0003956949,0.0002142572,0.00036890965,0.00022455127,0.00006639725,0.00013517497,0.0000028910583],"category_scores_gemma":[0.000004679955,0.00027329638,0.00007417298,0.00014894258,0.000086493994,0.0007101885,0.0000021103947,0.00015606357,6.049039e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038964508,0.00026339057,0.0006028298,0.0030575544,0.0002664136,0.000016913133,0.0020098253,0.26996893,0.092069745,0.00044740734,0.000025223846,0.63088214],"study_design_scores_gemma":[0.0010477605,0.00018987319,0.00007370421,0.00046036468,0.00007138022,0.00006920058,0.0005429174,0.99563634,0.00071503397,0.00068667857,0.000100049685,0.00040667757],"about_ca_topic_score_codex":0.000045232362,"about_ca_topic_score_gemma":0.00002700552,"teacher_disagreement_score":0.7390771,"about_ca_system_score_codex":0.000043063534,"about_ca_system_score_gemma":0.00003802969,"threshold_uncertainty_score":0.9999719},"labels":[],"label_agreement":null},{"id":"W2136704181","doi":"10.1109/tcsii.2002.807572","title":"PLL-based frequency discriminator using the loop filter as an estimator","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Discriminator; Phase-locked loop; Estimator; Demodulation; Control theory (sociology); Computer science; Filter (signal processing); Loop (graph theory); Electronic engineering; Mathematics; Phase noise; Engineering; Telecommunications; Detector; Statistics; Artificial intelligence","score_opus":0.03942716715702676,"score_gpt":0.24712648060764025,"score_spread":0.2076993134506135,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136704181","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24726565,0.0022540905,0.74813527,0.000024339748,0.00016057042,0.00017912473,0.00004772079,0.0003251663,0.0016080638],"genre_scores_gemma":[0.9996442,0.000035065663,0.000065654895,0.000032130272,0.000034164284,0.000022910504,0.0000023097466,0.000028155608,0.00013537428],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990471,0.000013049541,0.0002508162,0.00025453125,0.00017325765,0.00026122818],"domain_scores_gemma":[0.9996372,0.00004368841,0.000046080746,0.00014024152,0.000037386406,0.000095390256],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000610497,0.00022592937,0.00020290553,0.00010637865,0.0007173714,0.00042322924,0.00011095591,0.000099115576,0.000019017272],"category_scores_gemma":[0.0000035152939,0.00016100338,0.00003802349,0.00016642635,0.00016406584,0.0007695988,0.0000018497952,0.0002010555,0.0000025469483],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008398379,0.00023052118,0.00020008675,0.00062949787,0.000089941226,0.000034706278,0.0008104643,0.09656329,0.0048862356,0.00048790712,0.00003044694,0.8960285],"study_design_scores_gemma":[0.00038991225,0.0002699512,0.00001834302,0.0003697868,0.00006732611,0.0001207826,0.0012737258,0.9942609,0.0017250327,0.0008351765,0.0002332957,0.00043575605],"about_ca_topic_score_codex":0.000015174369,"about_ca_topic_score_gemma":0.0000026534512,"teacher_disagreement_score":0.8976976,"about_ca_system_score_codex":0.000034509387,"about_ca_system_score_gemma":0.000012379283,"threshold_uncertainty_score":0.65655273},"labels":[],"label_agreement":null},{"id":"W2137244650","doi":"10.1109/tcsii.2002.1002517","title":"The design of peak-constrained least squares FIR filters with low-complexity finite-precision coefficients","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Finite impulse response; Adder; Passband; Digital filter; Infinite impulse response; Mathematics; Stopband; Algorithm; Filter design; Low-pass filter; Quantization (signal processing); Filter (signal processing); Control theory (sociology); Computer science; Electronic engineering; Band-pass filter; Engineering","score_opus":0.04953680578950895,"score_gpt":0.23946508341747372,"score_spread":0.18992827762796477,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137244650","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009972643,0.000314506,0.9881627,0.000047791036,0.0000777691,0.00029797855,0.000045714372,0.000055316028,0.0010255787],"genre_scores_gemma":[0.99956715,0.000021210755,0.00010873395,0.000032065414,0.0000140784905,0.000015560327,0.0000029376615,0.000010539119,0.00022770173],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985208,0.00006400659,0.000392615,0.00036610357,0.00038312955,0.00027334102],"domain_scores_gemma":[0.99908996,0.00031910514,0.00016493413,0.0001672117,0.00013062629,0.00012819089],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00021768095,0.00020585557,0.00022519584,0.00013007446,0.0008335881,0.0012950533,0.00023738077,0.000046286645,0.000004728513],"category_scores_gemma":[0.00000743572,0.0001371509,0.000044476743,0.00034413018,0.00026278055,0.0012294884,0.000005939841,0.000105329724,0.0000021267363],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034555513,0.00019494779,0.000030217523,0.00012543188,0.00003297226,0.000006606181,0.0011326531,0.011042193,0.000722502,0.00051714847,0.00003709398,0.9861237],"study_design_scores_gemma":[0.0013309596,0.0016780855,0.00018901571,0.0006820348,0.000032149004,0.00013835891,0.00094012433,0.9926269,0.0010966181,0.0006412529,0.000185823,0.00045866336],"about_ca_topic_score_codex":0.000012690732,"about_ca_topic_score_gemma":0.0000032446326,"teacher_disagreement_score":0.9895945,"about_ca_system_score_codex":0.000019950086,"about_ca_system_score_gemma":0.000036160094,"threshold_uncertainty_score":0.9997417},"labels":[],"label_agreement":null},{"id":"W2137391703","doi":"10.1109/tcsii.2004.836056","title":"A Digital Blind Background Capacitor Mismatch Calibration Technique for Pipelined ADC","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Successive approximation ADC; Capacitor; Calibration; Computer science; Analog-to-digital converter; SIGNAL (programming language); Dynamic range; Electronic engineering; Effective number of bits; Electrical engineering; Engineering; Mathematics; Voltage","score_opus":0.0264428291026318,"score_gpt":0.22801234239709545,"score_spread":0.20156951329446365,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137391703","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014904434,0.0010246027,0.9812484,0.000010221545,0.00015529068,0.00067199307,0.0002475371,0.00026266355,0.0014748729],"genre_scores_gemma":[0.99900436,0.000028878689,0.00002149555,0.000027902264,0.00018778657,0.00017504256,0.00004086638,0.00006333651,0.00045032482],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99843305,0.0000141395085,0.00050225,0.00041795772,0.00023599378,0.00039658885],"domain_scores_gemma":[0.9993587,0.00008263281,0.00008063275,0.000115701085,0.00011389587,0.0002484002],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016077855,0.0003645799,0.0004043044,0.00022192161,0.0005919734,0.0010267328,0.00009418739,0.00024079072,0.000003617101],"category_scores_gemma":[0.0000042495085,0.00033985556,0.00011246375,0.0002543508,0.00011548352,0.0013591731,0.0000014338688,0.0002369205,0.0000028491397],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002165217,0.0006735793,0.000045095152,0.0035598313,0.00046472912,0.00005923902,0.002638655,0.112158515,0.07729724,0.0042865914,0.0003126305,0.7982874],"study_design_scores_gemma":[0.03543617,0.010625947,0.0001190754,0.010495938,0.0018365385,0.005562119,0.019867161,0.711355,0.11434158,0.059987623,0.016357966,0.014014941],"about_ca_topic_score_codex":0.00001764455,"about_ca_topic_score_gemma":0.0000076160754,"teacher_disagreement_score":0.9840999,"about_ca_system_score_codex":0.000088673776,"about_ca_system_score_gemma":0.00008395069,"threshold_uncertainty_score":0.99990535},"labels":[],"label_agreement":null},{"id":"W2141484052","doi":"10.1109/82.974779","title":"A Sub-1-V 4-GHz CMOS VCO and a 12.5-GHz oscillator for low-voltage and high-frequency applications","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; Phase noise; NMOS logic; CMOS; PMOS logic; dBc; Electrical engineering; Topology (electrical circuits); Process corners; Offset (computer science); Electronic engineering; Voltage; Frequency offset; Physics; Engineering; Computer science; Transistor","score_opus":0.014372459494334853,"score_gpt":0.20620712170514086,"score_spread":0.191834662210806,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141484052","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19399633,0.005622942,0.79656434,0.000018994448,0.000115018374,0.0008347381,0.0002350749,0.00026687916,0.0023456682],"genre_scores_gemma":[0.99883974,0.00046855974,0.000019008281,0.000029269171,0.00010755359,0.0003186468,0.000012228868,0.00006120264,0.00014378323],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983632,0.000018151022,0.00047218162,0.000527252,0.00019783614,0.0004213874],"domain_scores_gemma":[0.99922925,0.0001338621,0.00007934342,0.00015409137,0.000104043625,0.00029942385],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016403773,0.00037434767,0.00044003758,0.0002445452,0.0007001615,0.00071107026,0.00008898098,0.00021148428,0.0000035640624],"category_scores_gemma":[0.000005549329,0.00035073605,0.000056609293,0.0002932611,0.0001789622,0.0007920127,8.0941015e-7,0.00024494296,0.0000016609177],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027055592,0.00015957917,0.0008294207,0.0019717517,0.00024715505,0.00003112225,0.0009279143,0.006208139,0.090723164,0.0011310702,0.00006288481,0.89768076],"study_design_scores_gemma":[0.018944303,0.004934968,0.0041789347,0.009480612,0.002419653,0.010921079,0.00872963,0.8239627,0.057104662,0.031551242,0.014957698,0.012814512],"about_ca_topic_score_codex":0.000055177006,"about_ca_topic_score_gemma":0.000029163293,"teacher_disagreement_score":0.88486624,"about_ca_system_score_codex":0.00007040752,"about_ca_system_score_gemma":0.00005383227,"threshold_uncertainty_score":0.99989444},"labels":[],"label_agreement":null},{"id":"W2143699720","doi":"10.1109/82.868458","title":"A fast parallel multiplier-accumulator using the modified Booth algorithm","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Datapath; Booth's multiplication algorithm; Computer science; Speedup; Multiplier (economics); Encoder; Accumulator (cryptography); Parallel computing; Algorithm; Computer hardware; 16-bit; Carry (investment); Adder","score_opus":0.022342802480773492,"score_gpt":0.22082068176080955,"score_spread":0.19847787928003605,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143699720","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17848381,0.0019372161,0.8171289,0.000006732584,0.00014254403,0.00028058875,0.00005590027,0.00021322862,0.0017510914],"genre_scores_gemma":[0.9992462,0.00011155902,0.000058790192,0.000026466912,0.00010210515,0.000028206181,0.0000031710538,0.00004781468,0.00037569166],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99864864,0.000022111057,0.00037360104,0.00031692584,0.00025509624,0.0003836359],"domain_scores_gemma":[0.99955,0.000050565202,0.000046451787,0.00014642937,0.00004242751,0.00016413689],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012984038,0.00030851603,0.00030997588,0.00012074788,0.0008383917,0.00068171934,0.00011342577,0.0001282559,0.000016030355],"category_scores_gemma":[7.0524123e-7,0.00023159945,0.00006537387,0.00027669253,0.00011762481,0.00086215953,0.0000012423629,0.00025980116,0.000005963701],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008475056,0.000039784918,0.00001090325,0.00011683864,0.00005124677,0.0000063735906,0.00068586937,0.41303322,0.0007900939,0.000008045392,0.000009274091,0.5852399],"study_design_scores_gemma":[0.0005545827,0.00008520085,0.000041751395,0.00020533224,0.000045085035,0.00012710928,0.00030242314,0.99758935,0.00028150907,0.000024070974,0.0003979636,0.0003456101],"about_ca_topic_score_codex":0.00003410774,"about_ca_topic_score_gemma":0.000002989493,"teacher_disagreement_score":0.8207624,"about_ca_system_score_codex":0.00005089686,"about_ca_system_score_gemma":0.000034937664,"threshold_uncertainty_score":0.9444352},"labels":[],"label_agreement":null},{"id":"W2147065678","doi":"10.1109/82.974786","title":"RF noise characterization of MOS devices for LNA design using a physical-based quasi-3-D approach","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Noise (video); NMOS logic; Electronic engineering; MOSFET; Noise temperature; Noise generator; Microwave; Flicker noise; Transistor; Noise figure; Noise measurement; Y-factor; Electrical engineering; Effective input noise temperature; Physics; Computer science; Acoustics; Engineering; Phase noise; Noise reduction; CMOS; Telecommunications; Amplifier","score_opus":0.039338593894385404,"score_gpt":0.23412061579141935,"score_spread":0.19478202189703395,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147065678","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20604962,0.00032137998,0.79247594,0.0000024921078,0.00006132945,0.00042186675,0.000077108845,0.00011213244,0.0004781034],"genre_scores_gemma":[0.9996817,0.000015838772,0.000051455798,0.000011958998,0.00006836766,0.00007499749,0.000017148,0.00004939993,0.000029122155],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987749,0.000027718272,0.00040032336,0.00031464006,0.00020007644,0.00028236353],"domain_scores_gemma":[0.99942017,0.00009635482,0.000118384894,0.000105177365,0.00013697911,0.00012293282],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00015242798,0.0002804288,0.0004137318,0.0002204066,0.00031443013,0.0002962475,0.00008392019,0.00012448135,0.0000012346223],"category_scores_gemma":[0.0000034351192,0.00025724692,0.00008068093,0.0003638955,0.000083589606,0.00072033016,2.255637e-7,0.00013672878,3.6715102e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003589148,0.0003182168,0.000063274005,0.0012812697,0.00011166077,0.000004166616,0.00069517415,0.27905616,0.47470772,0.00004721645,0.0000016579909,0.24367757],"study_design_scores_gemma":[0.00048241697,0.00026977796,0.000033469583,0.0004122921,0.000100338315,0.000058618774,0.00021248974,0.97959065,0.018411677,0.00007771025,0.000027936307,0.00032260743],"about_ca_topic_score_codex":0.000017130986,"about_ca_topic_score_gemma":8.8044226e-7,"teacher_disagreement_score":0.7936321,"about_ca_system_score_codex":0.00006019449,"about_ca_system_score_gemma":0.00006846356,"threshold_uncertainty_score":0.99998796},"labels":[],"label_agreement":null},{"id":"W2150626172","doi":"10.1109/tcsii.2005.857089","title":"A low-power CMOS analog multiplier","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":68,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Analog multiplier; CMOS; Spice; Multiplier (economics); Electronic engineering; Computer science; Power consumption; Analogue electronics; Chip; Linearity; Electronic circuit; Power (physics); Electrical engineering; Engineering; Analog signal; Telecommunications; Physics; Digital signal processing","score_opus":0.009821190194176018,"score_gpt":0.19085735792991046,"score_spread":0.18103616773573444,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150626172","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07408627,0.0030514617,0.90800196,0.0000046253385,0.00021039044,0.00026753807,0.00009437254,0.0003651764,0.01391822],"genre_scores_gemma":[0.9986902,0.00004352903,0.0000033054482,0.000038323844,0.00012555721,0.000038759714,0.0000127846115,0.00006217735,0.0009853687],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981447,0.000029647563,0.00052494917,0.00047608733,0.0003115266,0.0005130956],"domain_scores_gemma":[0.99935603,0.00008695311,0.00007620271,0.00014663946,0.00009491357,0.00023928916],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00017069872,0.00041772972,0.00046598492,0.0002699405,0.0006580399,0.00061545364,0.00010827812,0.00021824292,0.000019826526],"category_scores_gemma":[0.0000022145296,0.000381395,0.00011556424,0.0003314859,0.0001543032,0.00070694124,0.0000020405373,0.00032590877,0.000014740549],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000563167,0.0007117397,0.0005295868,0.0015925752,0.00039017983,0.00019665856,0.0013813337,0.14406303,0.029937578,0.0038970525,0.0010432511,0.8162007],"study_design_scores_gemma":[0.015541342,0.0046326476,0.004937177,0.007628837,0.0015500885,0.003952398,0.007602726,0.8704418,0.026415035,0.018317455,0.025233626,0.013746891],"about_ca_topic_score_codex":0.00005602851,"about_ca_topic_score_gemma":0.000017821521,"teacher_disagreement_score":0.92460394,"about_ca_system_score_codex":0.000060566843,"about_ca_system_score_gemma":0.000042935102,"threshold_uncertainty_score":0.9998638},"labels":[],"label_agreement":null},{"id":"W2153065517","doi":"10.1109/82.885139","title":"Design of nonuniform multirate filter banks by semidefinite programming","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Semidefinite programming; Finite impulse response; Mathematics; Norm (philosophy); Control theory (sociology); Infinite impulse response; Filter design; Filter (signal processing); Prototype filter; Filter bank; Network synthesis filters; Digital filter; Algorithm; Mathematical optimization; Computer science; Electronic engineering; Engineering","score_opus":0.03195292890370206,"score_gpt":0.23836594155260882,"score_spread":0.20641301264890677,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153065517","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013403445,0.00041258044,0.98405975,0.000019421064,0.000045348108,0.00028460933,0.000046439156,0.00008120738,0.001647199],"genre_scores_gemma":[0.9986702,0.00003492804,0.00033967165,0.000061635525,0.000013829326,0.000026559983,0.000008246281,0.000013485435,0.0008314484],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985877,0.0000363971,0.00043790226,0.0003846434,0.0002646645,0.00028866183],"domain_scores_gemma":[0.9994519,0.00008272258,0.00011903402,0.00012645457,0.0000779831,0.00014192016],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00019438358,0.00021250575,0.00025418255,0.00013055155,0.00036095703,0.0010917919,0.00016096632,0.00007075945,0.000011099353],"category_scores_gemma":[0.0000013549817,0.00018420198,0.000046209825,0.00029001696,0.000080343285,0.002140159,0.000003185068,0.000110263114,0.0000040164628],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012073905,0.00010900834,0.000016531556,0.00010278433,0.000023389593,0.0000035591906,0.00070426497,0.0012732056,0.0020579984,0.000062881685,0.000031034957,0.99560326],"study_design_scores_gemma":[0.0033872556,0.0036787654,0.00013510809,0.0014139749,0.00010911825,0.00042128772,0.00069010624,0.9656301,0.016481794,0.0010617259,0.0052504297,0.0017402985],"about_ca_topic_score_codex":0.000029580862,"about_ca_topic_score_gemma":0.0000010758434,"teacher_disagreement_score":0.993863,"about_ca_system_score_codex":0.000018744899,"about_ca_system_score_gemma":0.000043031396,"threshold_uncertainty_score":0.99994516},"labels":[],"label_agreement":null},{"id":"W2153909440","doi":"10.1109/tcsii.2002.801207","title":"A 1.2-V n-p-n-only integrator for log-domain filtering","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Integrator; Integrating ADC; Cutoff frequency; Passive integrator circuit; Biasing; BiCMOS; PMOS logic; Bipolar junction transistor; Chebyshev filter; Op amp integrator; Physics; Electrical engineering; Voltage; Transistor; Analogue filter; Electronic engineering; Filter (signal processing); Materials science; Engineering; Operational amplifier; CMOS; Capacitor; RC circuit; Amplifier","score_opus":0.02436930848883416,"score_gpt":0.20741842310816136,"score_spread":0.1830491146193272,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153909440","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023732813,0.0035046325,0.9677835,0.0000064844435,0.0001797758,0.00031171655,0.000097701806,0.00029622568,0.0040871445],"genre_scores_gemma":[0.9986662,0.00010461363,0.0000116350275,0.000035281206,0.00011807526,0.00007162756,0.00000629958,0.00005740747,0.0009288179],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99857795,0.000023459766,0.00040731375,0.0003796026,0.00018566304,0.00042602647],"domain_scores_gemma":[0.9994188,0.000111031164,0.00005871179,0.00009714034,0.00007487807,0.00023943005],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00015809567,0.0003373472,0.00040286648,0.00020374804,0.00063835393,0.0005263202,0.00009312759,0.00016017705,0.000016961936],"category_scores_gemma":[0.0000040729874,0.00030709268,0.00010784202,0.00020826647,0.00009533552,0.0005734716,0.0000014399842,0.0002625558,0.0000066461353],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017681985,0.0001360701,0.00004790551,0.0010203703,0.00016795192,0.000025577223,0.0013922838,0.009663137,0.0077399737,0.0015749654,0.00034795774,0.9778661],"study_design_scores_gemma":[0.0055298726,0.0033692352,0.00008203941,0.0030301833,0.00048182497,0.002118739,0.0065511437,0.9331998,0.004120569,0.0076402775,0.029706718,0.004169562],"about_ca_topic_score_codex":0.000008027158,"about_ca_topic_score_gemma":0.0000057016855,"teacher_disagreement_score":0.97493345,"about_ca_system_score_codex":0.000051354695,"about_ca_system_score_gemma":0.000020248057,"threshold_uncertainty_score":0.99993813},"labels":[],"label_agreement":null},{"id":"W2154621839","doi":"10.1109/tcsii.2006.873829","title":"On the implementation of input-feedforward delta-sigma modulators","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":79,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Feed forward; Adder; Constraint (computer-aided design); Computer science; Delta-sigma modulation; Path (computing); Control theory (sociology); Electronic engineering; Arithmetic; Control engineering; Mathematics; Artificial intelligence; Engineering; Control (management); Telecommunications; Computer network; Bandwidth (computing)","score_opus":0.012432891569416762,"score_gpt":0.21230783154206653,"score_spread":0.19987493997264977,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154621839","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2888896,0.0007694704,0.7073969,0.000007451043,0.0000881862,0.0002169677,0.00008681095,0.000091330774,0.002453265],"genre_scores_gemma":[0.999704,0.000022762022,9.589419e-7,0.00002728138,0.00005853217,0.000027746786,0.000010025318,0.000030491134,0.0001181755],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987372,0.000030643674,0.00043989523,0.00025035162,0.00027234352,0.0002695377],"domain_scores_gemma":[0.9995281,0.00011474119,0.000090876514,0.00010726007,0.000070899056,0.00008813634],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019129242,0.00024550105,0.00028947316,0.00017461748,0.00044260547,0.00024270246,0.000082668485,0.00009817148,0.000013220309],"category_scores_gemma":[0.0000014601543,0.00018455253,0.000079746,0.0002487279,0.00010011206,0.00036065665,0.0000012352991,0.0001771886,0.0000019823565],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029472869,0.00021614847,0.00052296475,0.0008362128,0.00028109946,0.000015727437,0.0013261305,0.20728107,0.010632999,0.027459476,0.0005516724,0.75084704],"study_design_scores_gemma":[0.0116610825,0.0071687647,0.009216261,0.0053339573,0.0018217006,0.0009976223,0.026116876,0.74515486,0.09512699,0.084759615,0.0045788675,0.008063423],"about_ca_topic_score_codex":0.0001307345,"about_ca_topic_score_gemma":0.000024719182,"teacher_disagreement_score":0.7427836,"about_ca_system_score_codex":0.00003999623,"about_ca_system_score_gemma":0.000032640877,"threshold_uncertainty_score":0.7525833},"labels":[],"label_agreement":null},{"id":"W2157461133","doi":"10.1109/82.924072","title":"Differential signaling with a reduced number of signal paths","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Viterbi algorithm; SIGNAL (programming language); Viterbi decoder; Encoder; Computer science; Algorithm; Transmitter; Noise (video); Differential (mechanical device); Sequence (biology); Decoding methods; Electronic engineering; Mathematics; Telecommunications; Channel (broadcasting); Physics; Engineering; Artificial intelligence","score_opus":0.01625076950116733,"score_gpt":0.2266688635296004,"score_spread":0.21041809402843306,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157461133","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5022696,0.0003207868,0.49578828,0.0000032490598,0.000049936327,0.00009246175,0.000021918819,0.0001472946,0.0013064699],"genre_scores_gemma":[0.9996323,0.000083328596,0.000029490688,0.000004418346,0.000036685466,0.000020528501,0.0000032578002,0.000026780812,0.00016319362],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99897027,0.00000908415,0.00031385449,0.00024601936,0.00020707284,0.0002537179],"domain_scores_gemma":[0.99966866,0.000041421557,0.00006979007,0.000083259365,0.000053916545,0.00008294457],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000043669446,0.00022952084,0.00031013286,0.000110806475,0.0002775394,0.00016647618,0.000072573705,0.0001027124,0.000020887323],"category_scores_gemma":[0.000001071357,0.00018066289,0.000039659015,0.0002154313,0.00013646047,0.0004490172,0.000002202342,0.00018312903,9.680748e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006123058,0.00017612572,0.0007334447,0.0005625992,0.0001719296,0.000030759606,0.0005350686,0.028915329,0.029272687,0.00014064503,0.0000065021895,0.9393937],"study_design_scores_gemma":[0.011171677,0.005122147,0.0009539476,0.011031114,0.0011198455,0.0041784304,0.016767845,0.7391182,0.19645004,0.005136315,0.0024659634,0.0064844796],"about_ca_topic_score_codex":0.000007322894,"about_ca_topic_score_gemma":0.000001646264,"teacher_disagreement_score":0.9329092,"about_ca_system_score_codex":0.000021646983,"about_ca_system_score_gemma":0.000017415627,"threshold_uncertainty_score":0.7367219},"labels":[],"label_agreement":null},{"id":"W2160271099","doi":"10.1109/tcsii.2004.829571","title":"Capacity of Stable Periodic Solutions in Discrete-Time Bidirectional Associative Memory Neural Networks","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Neural Networks Stability and Synchronization","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Bidirectional associative memory; Content-addressable memory; Artificial neural network; Stability (learning theory); Bifurcation; Associative property; Computer science; Discrete time and continuous time; Relation (database); Mathematics; Control theory (sociology); Topology (electrical circuits); Pure mathematics; Nonlinear system; Artificial intelligence; Physics; Combinatorics","score_opus":0.02106999532856454,"score_gpt":0.21308643232099156,"score_spread":0.19201643699242701,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160271099","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16507576,0.0005487831,0.83364666,0.000085385625,0.000113278875,0.00016273597,0.000028917771,0.000051299285,0.0002871636],"genre_scores_gemma":[0.9997898,0.000016902584,0.000026603275,0.000021413873,0.000036497673,0.000013054375,0.000003928373,0.000007463422,0.0000843589],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99866945,0.00007118132,0.00036963998,0.00036016875,0.00023969315,0.00028984778],"domain_scores_gemma":[0.99946314,0.00009942652,0.00013352779,0.00009421222,0.0001068995,0.00010278639],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002596934,0.00016536374,0.00028722672,0.00013958727,0.0006831057,0.00036501,0.00010967166,0.00010113588,0.0000026691582],"category_scores_gemma":[0.0000061803207,0.00015124828,0.00005645813,0.00051052385,0.00016091698,0.0013762267,0.00000631726,0.00022372362,4.5299805e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014541333,0.00030481053,0.00056467816,0.00013056415,0.00003611084,0.0000057405246,0.001803612,0.86286163,0.000620546,0.00084316044,0.000003885829,0.1328107],"study_design_scores_gemma":[0.0005065432,0.00022405834,0.0009822557,0.00020157157,0.000013668086,0.00004339981,0.00016944793,0.99671245,0.0001170184,0.0008057814,0.0000062206705,0.00021756883],"about_ca_topic_score_codex":0.00016644411,"about_ca_topic_score_gemma":0.00007083407,"teacher_disagreement_score":0.834714,"about_ca_system_score_codex":0.00010786098,"about_ca_system_score_gemma":0.0000858247,"threshold_uncertainty_score":0.61677265},"labels":[],"label_agreement":null},{"id":"W2164656870","doi":"10.1109/tcsii.2006.875381","title":"A Subspace Multiuser Beamforming Algorithm for the Downlink in Mobile Communications","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Wireless Communication Networks Research","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Beamforming; Telecommunications link; Base station; Computer science; Subspace topology; Multiuser detection; Optimization problem; Algorithm; Mathematical optimization; Interference (communication); Mathematics; Telecommunications; Code division multiple access; Artificial intelligence","score_opus":0.030691468961749697,"score_gpt":0.27387796349775045,"score_spread":0.24318649453600075,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164656870","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023765084,0.006064977,0.990233,0.00027017764,0.000042846263,0.0005395483,0.000022379827,0.000062774314,0.00038776902],"genre_scores_gemma":[0.9980586,0.00025298848,0.0010191023,0.00002708513,0.000033479017,0.00031200945,0.000005491385,0.00001206568,0.00027918824],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988236,0.00005934465,0.00033517837,0.00028642814,0.0002139099,0.00028155482],"domain_scores_gemma":[0.9986177,0.0006217315,0.0000930535,0.00046473075,0.0001311949,0.00007159647],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041272244,0.00014692108,0.00019058977,0.00015873693,0.0012600234,0.0009878809,0.0006085963,0.00007775913,5.21953e-7],"category_scores_gemma":[0.0000027249025,0.00011147722,0.00004879409,0.00045340226,0.0001711643,0.0008900412,0.000021674896,0.00026829826,7.969397e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021146136,0.00012690734,0.000036145368,0.00003698242,0.000011037273,7.4621016e-7,0.0004743727,0.014821326,0.00008392452,0.0006486497,0.000011531846,0.9837463],"study_design_scores_gemma":[0.00040026515,0.00008040659,0.000084748724,0.00013692038,0.0000071609284,0.00002718115,0.00038634334,0.99579096,0.00005261947,0.00021224866,0.002669065,0.00015207194],"about_ca_topic_score_codex":0.00017435638,"about_ca_topic_score_gemma":0.00013571983,"teacher_disagreement_score":0.99568206,"about_ca_system_score_codex":0.00004342318,"about_ca_system_score_gemma":0.00006782407,"threshold_uncertainty_score":0.9691209},"labels":[],"label_agreement":null},{"id":"W2165275312","doi":"10.1109/tcsii.2006.882182","title":"A QRD-RLS-Based Predistortion Scheme for High-Power Amplifier Linearization","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Power Amplifier Design","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Predistortion; Linearization; Baseband; Amplifier; QR decomposition; Recursive least squares filter; Polynomial; Power (physics); Control theory (sociology); Inverse; Mathematics; Computer science; Algorithm; Nonlinear system; Telecommunications; Adaptive filter; Mathematical analysis; Artificial intelligence; Physics","score_opus":0.012781151283184224,"score_gpt":0.20886357184303608,"score_spread":0.19608242055985187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165275312","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022500617,0.00070495694,0.97508705,0.000009282472,0.00022458583,0.00035644896,0.0001280718,0.00025965803,0.00072935707],"genre_scores_gemma":[0.99920803,0.0000051510638,0.00018641191,0.000017678285,0.000098831675,0.00008589203,0.000044148077,0.000047285706,0.0003065836],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99889773,0.000010537641,0.0003538347,0.00030611432,0.00017325295,0.0002585235],"domain_scores_gemma":[0.9995736,0.00006857021,0.00006658102,0.00009222038,0.00010312998,0.00009589409],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009213873,0.00022928324,0.00023982732,0.00015119568,0.00040055613,0.0003496998,0.000047220576,0.00013187506,0.00000422181],"category_scores_gemma":[0.0000027557576,0.00022519943,0.00004872382,0.00018241332,0.00005895821,0.00058999966,6.674385e-7,0.00012652906,0.0000014497192],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009829942,0.00034529576,0.00025036375,0.001665329,0.00011056557,0.000007838399,0.00038876463,0.74060476,0.029025732,0.001190857,0.00032915076,0.22598305],"study_design_scores_gemma":[0.0024172002,0.00065494335,0.0003744333,0.00068831514,0.00012683707,0.000049142534,0.0001863908,0.9806681,0.007731553,0.0019939118,0.0039361645,0.001173005],"about_ca_topic_score_codex":0.000014237846,"about_ca_topic_score_gemma":0.0000049425057,"teacher_disagreement_score":0.9767074,"about_ca_system_score_codex":0.000059231643,"about_ca_system_score_gemma":0.000032201846,"threshold_uncertainty_score":0.9183366},"labels":[],"label_agreement":null},{"id":"W2165316881","doi":"10.1109/tcsii.2006.879097","title":"Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Capacitor; Spurious-free dynamic range; Pipeline (software); Computer science; Calibration; Linearity; Converters; Electronic engineering; Distortion (music); Successive approximation ADC; Sampling (signal processing); Dynamic range; Electrical engineering; Engineering; Mathematics; Voltage; Bandwidth (computing); Amplifier; Telecommunications","score_opus":0.016800624509028937,"score_gpt":0.20587094497511363,"score_spread":0.18907032046608468,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165316881","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2044739,0.0013956763,0.7892923,0.0000033759993,0.000107649386,0.00017807311,0.00010297304,0.000111119996,0.004334953],"genre_scores_gemma":[0.99930584,0.000024607612,0.0000024551782,0.000007796624,0.000089448156,0.000016350075,0.00002552119,0.000036782374,0.0004911832],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99848956,0.000023182009,0.00061451056,0.00030668863,0.0002560281,0.0003100497],"domain_scores_gemma":[0.99955344,0.00007261169,0.00009103591,0.000094373616,0.00006833373,0.000120227596],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000136625,0.00028311877,0.00041365912,0.0002697839,0.00020894325,0.00039666722,0.00007503365,0.00017206879,0.0000051539914],"category_scores_gemma":[0.0000020570428,0.00026918575,0.00007206191,0.00033809894,0.000121459496,0.0011354798,0.0000013065348,0.00021285312,0.0000014678446],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000077436656,0.00068740797,0.0019380044,0.0026618787,0.00017648099,0.00008025674,0.0018163668,0.26783758,0.02677233,0.0029782453,0.00031370134,0.6946603],"study_design_scores_gemma":[0.0046262965,0.0012201119,0.0013072714,0.0025736056,0.00024477323,0.00055805605,0.0074149272,0.9641011,0.007829159,0.005999371,0.0012348869,0.0028904395],"about_ca_topic_score_codex":0.00011714828,"about_ca_topic_score_gemma":0.000040668274,"teacher_disagreement_score":0.79483193,"about_ca_system_score_codex":0.000052093583,"about_ca_system_score_gemma":0.000043759974,"threshold_uncertainty_score":0.99997604},"labels":[],"label_agreement":null},{"id":"W2165839667","doi":"10.1109/tcsii.2005.850742","title":"Soft-bit decoding of regular low-density parity-check codes","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Decoding methods; Belief propagation; Parity bit; Low-density parity-check code; Algorithm; Sequential decoding; List decoding; Berlekamp–Welch algorithm; Computer science; Parity (physics); Bit (key); Point (geometry); Mathematics; Arithmetic; Concatenated error correction code; Error floor; Physics; Block code","score_opus":0.020873732377118297,"score_gpt":0.24056303855863004,"score_spread":0.21968930618151175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165839667","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1529476,0.0006519302,0.8451205,0.000047861267,0.000078283025,0.00012791665,0.00000771888,0.00023050721,0.0007877036],"genre_scores_gemma":[0.99915206,0.000024008514,0.000542123,0.00004223277,0.00004657631,0.000008830338,8.8361946e-7,0.000013870455,0.00016943752],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984971,0.000042615626,0.00042838478,0.00046060802,0.0002995309,0.00027172326],"domain_scores_gemma":[0.9991899,0.00011795713,0.00018700016,0.00020315124,0.00016006385,0.00014192468],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036691607,0.00021426717,0.00035938915,0.00019114726,0.0005803706,0.00054938765,0.00022167472,0.00012069131,0.0000012733958],"category_scores_gemma":[0.000009436546,0.00019914562,0.00007323585,0.0002958354,0.00011882586,0.0012555547,0.000009647308,0.00021821467,0.0000012279615],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008708642,0.00016882466,0.00036937493,0.000327393,0.00003216363,0.00000849725,0.0011778015,0.0012239179,0.0056987787,0.0006507957,0.000022369468,0.9903114],"study_design_scores_gemma":[0.0010796837,0.0009298497,0.0006093488,0.0029735377,0.00011036582,0.0008243618,0.0009162373,0.91289407,0.07452788,0.0031646362,0.00055331556,0.0014166808],"about_ca_topic_score_codex":0.00005126653,"about_ca_topic_score_gemma":0.000027277143,"teacher_disagreement_score":0.9888947,"about_ca_system_score_codex":0.000042961343,"about_ca_system_score_gemma":0.000060708848,"threshold_uncertainty_score":0.81209224},"labels":[],"label_agreement":null},{"id":"W2167265353","doi":"10.1109/tcsii.2004.842009","title":"Optimal filtering for multirate systems","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Stability and Control of Uncertain Systems","field":"Engineering","cited_by":95,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Constraint (computer-aided design); Reduction (mathematics); Control theory (sociology); Mathematical optimization; Product (mathematics); State (computer science); Sampling (signal processing); Matrix (chemical analysis); Computer science; Linear matrix inequality; Mathematics; Filter (signal processing); Algorithm; Control (management); Artificial intelligence","score_opus":0.02071660938222372,"score_gpt":0.21977666221920786,"score_spread":0.19906005283698414,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167265353","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11091619,0.0048575117,0.88184476,0.000018793298,0.0003222228,0.0004973809,0.00013304349,0.00024592152,0.0011641857],"genre_scores_gemma":[0.9991369,0.000029912146,0.000026654754,0.000014142564,0.00024437864,0.00013882582,0.0000045313363,0.00003723555,0.00036741173],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99866253,0.000018294557,0.00046220334,0.0003267572,0.00017786594,0.00035237375],"domain_scores_gemma":[0.99945533,0.00012058294,0.000062280465,0.00010548116,0.000084085565,0.00017225405],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002052201,0.00026892603,0.00039557982,0.00012387792,0.0004963823,0.0007464801,0.00007798237,0.00013077054,0.000002318608],"category_scores_gemma":[0.000003039373,0.0002447484,0.00008072015,0.00011185134,0.0000609171,0.00071704766,0.0000013462662,0.00014528685,0.000002461708],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000271963,0.00005358853,0.000020995709,0.0010168813,0.000087261105,0.0000026609484,0.00071271166,0.6392563,0.002983148,0.00006848025,0.000023545008,0.35574722],"study_design_scores_gemma":[0.00085220515,0.00019755098,0.000014210538,0.0004194738,0.000042369775,0.00008276067,0.00090501877,0.99257845,0.00031763708,0.000009676917,0.004209131,0.00037151415],"about_ca_topic_score_codex":0.00002364149,"about_ca_topic_score_gemma":0.000007820104,"teacher_disagreement_score":0.8882207,"about_ca_system_score_codex":0.00006159928,"about_ca_system_score_gemma":0.000023457917,"threshold_uncertainty_score":0.998055},"labels":[],"label_agreement":null},{"id":"W2168197708","doi":"10.1109/tcsii.2005.852531","title":"System-level test and yield improvement for optoelectronic-VLSI chips","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Very-large-scale integration; Yield (engineering); Optoelectronics; Test (biology); Materials science; Computer science; Embedded system; Composite material; Geology","score_opus":0.032081332939690455,"score_gpt":0.23095887523590905,"score_spread":0.1988775422962186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168197708","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02914229,0.002091643,0.96681124,0.000121471996,0.00009578831,0.00037242382,0.00005134856,0.00018056032,0.0011332477],"genre_scores_gemma":[0.9991848,0.000030108651,0.000077936216,0.00009665818,0.00015317427,0.000060751794,0.0000025602228,0.000020396985,0.00037361906],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99817455,0.000015395068,0.0004532323,0.0006335896,0.00024411539,0.00047909177],"domain_scores_gemma":[0.9990588,0.00027578505,0.00015420043,0.00015479878,0.00011802385,0.00023840946],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00031369418,0.00029106197,0.00035407295,0.00016794384,0.001198019,0.0013208902,0.000186444,0.000112214795,7.3472086e-7],"category_scores_gemma":[0.000013339087,0.00025394704,0.000066797234,0.00022181745,0.00007640242,0.0011800325,0.000007635349,0.0001978312,0.0000012571375],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012861691,0.00011395238,0.00009768118,0.00045615545,0.000030513525,0.0000034170632,0.00036630538,0.00047212854,0.003801161,0.0008946667,0.00001166464,0.99375105],"study_design_scores_gemma":[0.0020797981,0.0028045457,0.0003052386,0.0021354533,0.00013855204,0.0009974717,0.001310066,0.9825835,0.004672871,0.00043659433,0.0011234237,0.001412483],"about_ca_topic_score_codex":0.000035570556,"about_ca_topic_score_gemma":0.000019645988,"teacher_disagreement_score":0.9923386,"about_ca_system_score_codex":0.00006710624,"about_ca_system_score_gemma":0.000099557685,"threshold_uncertainty_score":0.9999913},"labels":[],"label_agreement":null},{"id":"W2168336309","doi":"10.1109/tcsii.2003.808903","title":"Distortion analysis of high-frequency log-domain filters using Volterra series","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"McGill University","keywords":"Volterra series; Distortion (music); Capacitor; Frequency domain; Common emitter; Series (stratigraphy); Bipolar junction transistor; Mathematics; Electronic engineering; Algorithm; Applied mathematics; Transistor; Mathematical analysis; Physics; Engineering; Electrical engineering; Nonlinear system; Voltage; CMOS; Amplifier","score_opus":0.01825054947982597,"score_gpt":0.20735651945254382,"score_spread":0.18910596997271786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168336309","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24167761,0.0013725095,0.7554372,0.0000011233716,0.0001248499,0.00011309137,0.000093175084,0.00007872659,0.0011017465],"genre_scores_gemma":[0.9997171,0.000052352723,0.000017517294,0.000009391824,0.000025870142,0.000012265849,0.000014553857,0.000032046708,0.00011886629],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849135,0.000055228567,0.00053906767,0.00034581468,0.00025278286,0.00031575657],"domain_scores_gemma":[0.9994316,0.000051487998,0.00012310824,0.00013423103,0.00008957977,0.00016998929],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002106751,0.0002967014,0.000576056,0.0004881004,0.00042105568,0.00021996345,0.00007127945,0.00014260379,0.00001574448],"category_scores_gemma":[0.000003956337,0.00028126157,0.000140119,0.0007284579,0.00015947776,0.0007719372,9.855673e-7,0.00017347811,7.7965984e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006127924,0.0004745402,0.0021440622,0.0023403696,0.003937612,0.00008774954,0.004584703,0.6579476,0.0835762,0.014805791,0.00004331799,0.22999679],"study_design_scores_gemma":[0.01115757,0.0059292396,0.007168773,0.0069155926,0.020948663,0.0030732476,0.029221809,0.8080492,0.04882782,0.04274253,0.0018232678,0.014142254],"about_ca_topic_score_codex":0.00008250011,"about_ca_topic_score_gemma":0.00002523126,"teacher_disagreement_score":0.75803953,"about_ca_system_score_codex":0.000077941804,"about_ca_system_score_gemma":0.00004514616,"threshold_uncertainty_score":0.99996394},"labels":[],"label_agreement":null},{"id":"W2169654841","doi":"10.1109/tcsii.2006.886054","title":"A 3.125-Gbit/s Parallel Optical Receiver in 0.13-<formula formulatype=\"inline\"><tex>$\\mu{\\hbox {m}}$</tex></formula> CMOS With Direct Crosstalk Power Penalty Measurement Capability","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Optical Network Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Gigabit; Crosstalk; CMOS; Chip; Pseudorandom number generator; Bit error rate; Physics; Electronic engineering; Electrical engineering; Computer science; Optoelectronics; Engineering; Channel (broadcasting); Optics; Algorithm","score_opus":0.01424797021074097,"score_gpt":0.20358112618322335,"score_spread":0.18933315597248238,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169654841","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7535578,0.0049476386,0.21646985,0.00007047025,0.00027848608,0.0013842796,0.00019941942,0.00094630185,0.022145782],"genre_scores_gemma":[0.99901897,0.0000988609,0.0002552255,0.000021957472,0.00009945028,0.00012885107,0.000025202064,0.0001082641,0.00024323189],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99546766,0.000050299925,0.0012129701,0.0010044989,0.0010622182,0.0012023592],"domain_scores_gemma":[0.9985014,0.00017252125,0.00017417317,0.00043720353,0.0003476263,0.00036704337],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00068003626,0.00086075166,0.0010835056,0.00038416067,0.0007338519,0.00093086134,0.0002922247,0.0005521592,0.000018019837],"category_scores_gemma":[0.000030688123,0.0007043859,0.00020281617,0.000810967,0.00046615617,0.0014621617,0.000017079545,0.0007196113,0.000009978192],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008582544,0.0029301697,0.0034415598,0.004014946,0.0008781393,0.00037567294,0.001494689,0.69193053,0.01852224,0.00504598,0.0003754967,0.27013233],"study_design_scores_gemma":[0.0119445175,0.004446315,0.014521678,0.006596496,0.00077373453,0.0010533097,0.001140989,0.9345612,0.0042071273,0.0039505227,0.009862908,0.006941209],"about_ca_topic_score_codex":0.000061118706,"about_ca_topic_score_gemma":0.0007281317,"teacher_disagreement_score":0.2631911,"about_ca_system_score_codex":0.00045737092,"about_ca_system_score_gemma":0.00014607135,"threshold_uncertainty_score":0.99954075},"labels":[],"label_agreement":null},{"id":"W2170773382","doi":"10.1109/82.877156","title":"Reversible EZW-based image compression using best-transform selection and selective partial embedding","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advanced Data Compression Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; University of British Columbia","funders":"","keywords":"Embedding; Image compression; Wavelet transform; Artificial intelligence; Computer science; Compression (physics); Data compression; Computer vision; Image (mathematics); Wavelet; Mathematics; Image processing; Materials science","score_opus":0.022193639267980375,"score_gpt":0.27172328980365573,"score_spread":0.24952965053567536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170773382","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.044178817,0.00048692973,0.95416075,0.000024694935,0.00004751314,0.0002683809,0.000031587933,0.00022094104,0.00058037],"genre_scores_gemma":[0.9974772,0.00005458834,0.0022469524,0.000037097525,0.000035565456,0.000018878382,0.0000036015283,0.00001774407,0.0001083713],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984037,0.000055643417,0.00033939048,0.0006030391,0.00027671875,0.00032149276],"domain_scores_gemma":[0.99938214,0.00008185462,0.000108040185,0.00012958187,0.00010902839,0.00018937852],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015669825,0.00026250308,0.00030148265,0.00020883535,0.0012939897,0.00088401634,0.00014189025,0.000119859535,0.000007647764],"category_scores_gemma":[0.0000024278088,0.0002358866,0.00004463041,0.00039169603,0.000105914994,0.00282808,0.000005686343,0.0002562249,0.0000010899337],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000048190614,0.00017494243,0.00004536792,0.00022704687,0.000024211802,0.000010554024,0.00046507063,0.013314749,0.023536623,0.00007018975,0.000015560125,0.9620675],"study_design_scores_gemma":[0.0005949267,0.00041077213,0.00001534904,0.00083479064,0.000035501922,0.00019349597,0.000107250875,0.96736974,0.029097505,0.0004899865,0.00044720515,0.00040346297],"about_ca_topic_score_codex":0.00006368638,"about_ca_topic_score_gemma":0.0000040668133,"teacher_disagreement_score":0.961664,"about_ca_system_score_codex":0.000057556652,"about_ca_system_score_gemma":0.00007748428,"threshold_uncertainty_score":0.99524534},"labels":[],"label_agreement":null}]}