{"meta":{"query_hash":"bf424d620f7d","filters":{"venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},"cohort_total":149,"direct_labels_cover":0,"predictions_cover":149,"exported":149,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/bf424d620f7d","api":"https://metacan.xera.ac/api/v1/cohort?venue=IEEE+Transactions+on+Computer-Aided+Design+of+Integrated+Circuits+and+Systems"},"results":[{"id":"W1506835714","doi":"10.1109/tcad.2014.2304696","title":"Accelerated Harmonic-Balance Analysis Using a Graphical Processing Unit Platform","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Model Reduction and Neural Networks","field":"Physics and Astronomy","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Jacobian matrix and determinant; Computer science; Matrix decomposition; Factorization; Floating point; Block (permutation group theory); Speedup; Central processing unit; Harmonics; Nonlinear system; Computational science; LU decomposition; Parallel computing; Algorithm; Computer hardware; Mathematics; Applied mathematics; Engineering; Electrical engineering","score_opus":0.07331533157095255,"score_gpt":0.2735813375150513,"score_spread":0.20026600594409877,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1506835714","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19519283,0.000047748177,0.80398494,0.0000089497335,0.00033523806,0.0002620266,0.000024170611,0.000064446394,0.0000796844],"genre_scores_gemma":[0.9988668,0.000011335783,0.0008408891,0.000025580437,0.00012387929,0.000024811638,0.000014606589,0.000025134605,0.000066937595],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99820167,0.0002155318,0.000609212,0.0004335339,0.00023770535,0.0003023264],"domain_scores_gemma":[0.9989039,0.00012907613,0.00027263863,0.00024902401,0.00028418575,0.00016123029],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003062141,0.00030581112,0.00061954913,0.00044861392,0.000291003,0.00019444068,0.00016897153,0.00012546207,0.000047031357],"category_scores_gemma":[8.772046e-7,0.00025399678,0.00019078521,0.0013397936,0.000087951375,0.00022009901,0.0000014534485,0.00039278364,0.000002288672],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054502827,0.00022853962,0.000287165,0.000049604296,0.00074403815,0.0000014740447,0.00018562093,0.88580817,0.008209533,0.0007066545,0.00003515873,0.10368955],"study_design_scores_gemma":[0.0005640116,0.00016930344,0.00005976487,0.0001927037,0.00029555577,0.000010402128,0.00014021569,0.9931002,0.005067462,0.00009882282,0.000044972872,0.0002565612],"about_ca_topic_score_codex":0.00034840027,"about_ca_topic_score_gemma":0.0000020375514,"teacher_disagreement_score":0.803674,"about_ca_system_score_codex":0.000028256232,"about_ca_system_score_gemma":0.00007943193,"threshold_uncertainty_score":0.99999124},"labels":[],"label_agreement":null},{"id":"W1952921853","doi":"10.1109/tcad.2016.2531046","title":"TurboMOR-RC: An Efficient Model Order Reduction Technique for RC Networks With Many Ports","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Model Reduction and Neural Networks","field":"Physics and Astronomy","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Government of Canada","keywords":"Reduction (mathematics); Computer science; Model order reduction; Block (permutation group theory); Matching (statistics); RC circuit; Diagonal; Block matrix; Dimensional reduction; Moment (physics); Process (computing); Algorithm; Computer engineering; Mathematics; Engineering; Voltage; Capacitor; Electrical engineering","score_opus":0.027789179997902605,"score_gpt":0.23620820031628892,"score_spread":0.20841902031838633,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1952921853","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014228743,0.000033323853,0.9831609,0.000036098827,0.00076622714,0.0015529144,0.00006582726,0.00010085692,0.00005507165],"genre_scores_gemma":[0.99332863,0.000017457605,0.0055454923,0.00001351339,0.00022781357,0.0004267072,0.00001300556,0.000051003426,0.00037635159],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99821824,0.00015166771,0.0005362161,0.0005521483,0.00020301082,0.0003386916],"domain_scores_gemma":[0.9987139,0.00009115405,0.00025013243,0.00035193234,0.0004168079,0.00017604892],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031383705,0.00034629664,0.00044420673,0.00019951542,0.00022241243,0.00007748824,0.00014153596,0.00014895044,0.000023048104],"category_scores_gemma":[5.5183807e-7,0.00022236764,0.00010534803,0.00029128298,0.000099136356,0.00017448977,0.0000012092692,0.00022591103,0.0000010776115],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014304463,0.00026664298,0.0000031008394,0.000021255473,0.00010984349,0.0000010080066,0.00007168672,0.92813134,0.015112659,0.001048128,0.00020327012,0.054888047],"study_design_scores_gemma":[0.00089579285,0.0007781038,0.0000021672954,0.00048528766,0.00006789372,0.000057825055,0.00010466601,0.9777607,0.019351598,0.00014606735,0.000036528203,0.0003134241],"about_ca_topic_score_codex":0.00010339189,"about_ca_topic_score_gemma":0.0000010901799,"teacher_disagreement_score":0.9790999,"about_ca_system_score_codex":0.00005600428,"about_ca_system_score_gemma":0.00010791536,"threshold_uncertainty_score":0.9067889},"labels":[],"label_agreement":null},{"id":"W1963959924","doi":"10.1109/tcad.2011.2113770","title":"Robust Simulation of Opto-Electronic Systems by Alternating Complex Envelope Representations","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Convergence (economics); Transient (computer programming); Computer science; Envelope (radar); Transmission (telecommunications); Representation (politics); Transmission system; Electronic engineering; Telecommunications; Engineering","score_opus":0.053892417661403055,"score_gpt":0.2538255365572549,"score_spread":0.19993311889585186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1963959924","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08002448,0.0010221021,0.917179,0.0000017819602,0.00081687747,0.000509211,0.00009037009,0.0001182988,0.00023789812],"genre_scores_gemma":[0.9989262,0.000110481815,0.000782389,0.0000052338883,0.000053745724,0.000034804925,0.000014897047,0.000035807916,0.00003640558],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99826133,0.0001724234,0.00073897303,0.00021003607,0.00025516382,0.00036204205],"domain_scores_gemma":[0.9988525,0.00044408444,0.00016664411,0.00022705007,0.00017977753,0.00012994285],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035843032,0.00024284048,0.00047526308,0.00019778135,0.00009476417,0.000056311485,0.00015775347,0.00013363216,0.000015415875],"category_scores_gemma":[0.000005373229,0.00022130737,0.00007511802,0.00031810495,0.000055974706,0.00026601777,0.0000012842838,0.00023632174,0.0000039493357],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008448589,0.00008640142,0.0000274141,0.00019523501,0.00020619066,4.9476796e-7,0.0002640403,0.9688864,0.0270474,0.00034020067,0.000052117666,0.0028856935],"study_design_scores_gemma":[0.0003815444,0.00013809727,0.000038782233,0.00025508844,0.00006361844,0.000021033453,0.00031212473,0.989799,0.008638759,0.000005391122,0.00014454218,0.00020200443],"about_ca_topic_score_codex":0.00042637996,"about_ca_topic_score_gemma":0.0000022558795,"teacher_disagreement_score":0.91890174,"about_ca_system_score_codex":0.00014012211,"about_ca_system_score_gemma":0.00004607082,"threshold_uncertainty_score":0.9024653},"labels":[],"label_agreement":null},{"id":"W1969546595","doi":"10.1109/tcad.2013.2269768","title":"An Instruction Scratchpad Memory Allocation for the Precision Timed Architecture","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Benchmark (surveying); Register allocation; Architecture; Scheme (mathematics); Worst-case execution time; Parallel computing; Graph; Integer programming; Control flow; Control flow graph; Execution time; Theoretical computer science; Programming language; Compiler; Algorithm","score_opus":0.028199487883734903,"score_gpt":0.2480765261136017,"score_spread":0.2198770382298668,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969546595","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037802896,0.00019014569,0.9901356,0.00013896797,0.0016027412,0.0036373874,0.000014384721,0.00046535349,0.000035132958],"genre_scores_gemma":[0.94713616,0.000043491127,0.05156515,0.000082861436,0.000119479824,0.0008863111,0.0000052463456,0.00003754847,0.000123727],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99690616,0.0007536884,0.0008591054,0.0006859849,0.00045809068,0.00033694154],"domain_scores_gemma":[0.99666286,0.00097193994,0.0003891189,0.0010488869,0.000771502,0.00015568636],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011520055,0.00037878484,0.0004909987,0.0004429628,0.00039314234,0.0005198186,0.0009770237,0.00027161368,0.000006911143],"category_scores_gemma":[0.000013909809,0.00025904473,0.00013292524,0.00061160803,0.00011406288,0.0008311895,0.0000039346646,0.00038860808,0.000009739908],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040099712,0.00020652424,0.0000016796916,0.00013865315,0.00016190505,0.0000014535611,0.0014508958,0.1643178,0.08823729,0.002095232,0.0011341949,0.74221426],"study_design_scores_gemma":[0.000661969,0.0013438305,0.000027903476,0.00035957943,0.00003510029,0.00012162984,0.00024420806,0.9382786,0.056840792,0.0016651994,0.00010605175,0.00031509137],"about_ca_topic_score_codex":0.0007037128,"about_ca_topic_score_gemma":0.000011092915,"teacher_disagreement_score":0.9433559,"about_ca_system_score_codex":0.00011488776,"about_ca_system_score_gemma":0.00016150334,"threshold_uncertainty_score":0.9999862},"labels":[],"label_agreement":null},{"id":"W1975570043","doi":"10.1109/tcad.2011.2170988","title":"Analytical Optimization of Bit-Widths in Fixed-Point LTI Systems","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":35,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Fixed-point arithmetic; Robustness (evolution); Electronic circuit; Algorithm; Computer science; Quantization (signal processing); Range (aeronautics); Fixed point; LTI system theory; Mathematics; Floating point; Mathematical optimization; Linear system","score_opus":0.046932495312888914,"score_gpt":0.27105628319333386,"score_spread":0.22412378788044496,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1975570043","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018051895,0.00046613993,0.9948051,0.000030452358,0.0021120268,0.00059381744,0.000020557765,0.000084947074,0.000081790524],"genre_scores_gemma":[0.9134005,0.00007153553,0.0863263,0.000023695355,0.000071634575,0.000043542834,0.0000017322573,0.000020704845,0.000040366966],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99680084,0.0008368005,0.0010840421,0.00043723077,0.0004110909,0.0004300142],"domain_scores_gemma":[0.9979579,0.000707176,0.00032963516,0.00048284035,0.00029080518,0.00023163491],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013616107,0.00030503224,0.0007972928,0.00057606865,0.00008091767,0.00012576276,0.00043375354,0.00019682046,0.0000070112405],"category_scores_gemma":[0.000019645719,0.00024540114,0.00012257537,0.0011929375,0.00009775159,0.0005121674,0.000005545497,0.00031170304,0.0000039015304],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020723584,0.0005814041,0.00009152278,0.00016662569,0.00010415404,0.0000074910845,0.00048058858,0.9224206,0.0014175675,0.0044040508,0.00005494265,0.07025028],"study_design_scores_gemma":[0.00056051154,0.0005348492,0.00006963533,0.00047351912,0.000026402282,0.000065568405,0.00015012332,0.99521285,0.0025811645,0.000040182444,0.000035076024,0.00025009367],"about_ca_topic_score_codex":0.00045745098,"about_ca_topic_score_gemma":8.6865356e-7,"teacher_disagreement_score":0.9115953,"about_ca_system_score_codex":0.0001013493,"about_ca_system_score_gemma":0.00009340009,"threshold_uncertainty_score":0.9999998},"labels":[],"label_agreement":null},{"id":"W1977325223","doi":"10.1109/tcad.2012.2209883","title":"On Using On-Chip Clock Tuning Elements to Address Delay Degradation Due to Circuit Aging","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Degradation (telecommunications); Static timing analysis; Electronic engineering; Chip; Synchronous circuit; Circuit design; Electronic circuit; Clock signal; Embedded system; Electrical engineering; Engineering; Telecommunications","score_opus":0.062478735655341996,"score_gpt":0.25734302384890584,"score_spread":0.19486428819356383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1977325223","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45325527,0.00007630175,0.5438866,0.000003141932,0.0020884946,0.0004591565,0.000045083085,0.00012683797,0.00005909889],"genre_scores_gemma":[0.9984306,0.000010300225,0.0010811657,0.00012951976,0.00018831922,0.000059917817,0.000008324818,0.00007134145,0.000020512798],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979254,0.00019742646,0.00072025624,0.00035070803,0.0003312633,0.00047494392],"domain_scores_gemma":[0.9988661,0.00026063484,0.00011972722,0.0003169263,0.00013737974,0.0002992732],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005239056,0.00039033525,0.0005507848,0.0005823352,0.00017350022,0.00017920812,0.0001911497,0.00014515623,0.00002707083],"category_scores_gemma":[0.000008230514,0.00035662833,0.0000717663,0.0004275381,0.000015447964,0.00024602513,0.000001999676,0.00022701138,0.000032664415],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031983935,0.0001077409,0.000023938805,0.00015346853,0.00016551102,0.0000069281677,0.0008986743,0.6391985,0.34575346,0.00028401066,0.00016763408,0.013208149],"study_design_scores_gemma":[0.0013616461,0.0013021126,0.00021589249,0.0041937376,0.0001623242,0.0002026285,0.00082085846,0.5760551,0.41391978,0.00004030359,0.00039581803,0.0013298214],"about_ca_topic_score_codex":0.00025682375,"about_ca_topic_score_gemma":0.0000064664114,"teacher_disagreement_score":0.5451753,"about_ca_system_score_codex":0.00021451768,"about_ca_system_score_gemma":0.000030920528,"threshold_uncertainty_score":0.9998886},"labels":[],"label_agreement":null},{"id":"W1985730143","doi":"10.1109/tcad.2013.2270284","title":"Formulations for the Estimation of IMD Levels in an Envelope Feedback RFIC Amplifier: An Extension to Dynamic AM and PM Behavior","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Power Amplifier Design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"CMC Microsystems","keywords":"RFIC; Intermodulation; Amplifier; Electronic engineering; Linearity; Envelope (radar); Context (archaeology); Distortion (music); Nonlinear distortion; Computer science; Extension (predicate logic); Power (physics); Nonlinear system; SIGNAL (programming language); Electrical engineering; Engineering; Telecommunications; CMOS; Physics","score_opus":0.04662841038064618,"score_gpt":0.27251618086483165,"score_spread":0.22588777048418546,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1985730143","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25016403,0.00008192389,0.7473254,0.000007862059,0.00035416987,0.0019089072,0.000077511264,0.00007799832,0.0000022101035],"genre_scores_gemma":[0.9814595,0.000022995142,0.017959422,0.0000126785535,0.000013658353,0.00045447558,0.000013084722,0.00004728667,0.00001688928],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985036,0.000105005776,0.0006649703,0.0003233249,0.00015991194,0.00024318039],"domain_scores_gemma":[0.9986904,0.0004173137,0.000101872065,0.00037683276,0.00028271799,0.00013085658],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030567634,0.00026460364,0.00040531787,0.0003598013,0.00012732939,0.000099080185,0.00016618485,0.00014093713,0.0000069523],"category_scores_gemma":[0.000006704843,0.00021430105,0.000045145644,0.00035791888,0.00005547493,0.0005136089,0.0000013705867,0.00018086826,0.0000024022545],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014719154,0.00008157835,0.000012884184,0.00007601709,0.000028400946,5.2350146e-7,0.0007184208,0.7934826,0.056256983,0.0000796711,0.000014036156,0.14923416],"study_design_scores_gemma":[0.00055800367,0.0006009081,0.0048264666,0.00024532565,0.000048759794,0.000023311342,0.00032868053,0.9875824,0.0053802216,0.00016452547,0.000006775734,0.00023463376],"about_ca_topic_score_codex":0.00019652609,"about_ca_topic_score_gemma":0.000049780585,"teacher_disagreement_score":0.73129547,"about_ca_system_score_codex":0.0000918196,"about_ca_system_score_gemma":0.000036906353,"threshold_uncertainty_score":0.8738943},"labels":[],"label_agreement":null},{"id":"W1993761532","doi":"10.1109/tcad.2012.2198474","title":"synASM: A High-Level Synthesis Framework With Support for Parallel and Timed Constructs","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; VHDL; Field-programmable gate array; Scheduling (production processes); Computation; Abstract state machines; Parallel computing; Lookup table; Programming language; Embedded system; Finite-state machine","score_opus":0.047970250044027316,"score_gpt":0.24950834278630413,"score_spread":0.2015380927422768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993761532","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0031505188,0.00024270665,0.9932656,0.00004162238,0.000896894,0.0018344376,0.00011436057,0.00040023925,0.000053579206],"genre_scores_gemma":[0.74644774,0.00003754084,0.25284,0.000053216325,0.000062061255,0.0004460341,0.0000021202886,0.000040385556,0.00007088628],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969128,0.00049425114,0.00085128605,0.0006842663,0.00043805433,0.0006193623],"domain_scores_gemma":[0.99602044,0.002042104,0.00041716162,0.0007412833,0.0004392833,0.00033974843],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011692457,0.0005133853,0.0009526484,0.00047024898,0.00025404966,0.0002746343,0.00055245066,0.00037188953,0.0000071109985],"category_scores_gemma":[0.0000281413,0.00040159756,0.00010141941,0.0005186491,0.00020923317,0.0006484336,0.0000059903427,0.0003465702,0.000005403808],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010886863,0.0028531977,0.00063489145,0.0042192335,0.0047158697,0.00014361972,0.01075336,0.034452237,0.047084138,0.2691008,0.0052461126,0.6197079],"study_design_scores_gemma":[0.005250879,0.0087629445,0.00045524767,0.0077382624,0.0007194788,0.0043936004,0.0010561413,0.7980291,0.16543214,0.0037979367,0.0006248385,0.0037394],"about_ca_topic_score_codex":0.00017691437,"about_ca_topic_score_gemma":0.0000030738634,"teacher_disagreement_score":0.76357687,"about_ca_system_score_codex":0.00010010717,"about_ca_system_score_gemma":0.00020593965,"threshold_uncertainty_score":0.9998436},"labels":[],"label_agreement":null},{"id":"W1999969834","doi":"10.1109/tcad.2012.2218602","title":"Charge-Controlled Readout and BIST Circuit for MEMS Sensors","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Integrated Circuits and Semiconductor Failure Analysis","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Microelectromechanical systems; Built-in self-test; Capacitive sensing; Capacitance; CMOS; Electronic engineering; Voltage; Electrical engineering; Engineering; Materials science; Optoelectronics; Physics; Electrode","score_opus":0.02551879320145099,"score_gpt":0.20649947258255194,"score_spread":0.18098067938110096,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1999969834","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.061669808,0.00089722953,0.9336166,0.000025957974,0.0011914963,0.001905132,0.00013202695,0.00029465833,0.00026710122],"genre_scores_gemma":[0.99789613,0.00035866897,0.0003362308,0.000042848016,0.000117562675,0.0004339295,0.000017281018,0.000088250395,0.000709089],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99751383,0.00015184152,0.0010395639,0.0005306543,0.00026785574,0.000496231],"domain_scores_gemma":[0.9981059,0.0005306556,0.00018517431,0.00038476646,0.0005537808,0.00023976527],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004542465,0.0005536078,0.0012471419,0.0006130265,0.00020618175,0.00030682064,0.00020916456,0.0003439778,0.000079066886],"category_scores_gemma":[0.0000113497235,0.00044177676,0.0002616014,0.00043288723,0.00011183116,0.00029009403,9.716847e-7,0.00038951685,0.000024374625],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000151031,0.0003516455,0.000021451251,0.00097123475,0.0044726226,0.000017051663,0.002211768,0.18210158,0.5884517,0.0019834691,0.0053883004,0.21387815],"study_design_scores_gemma":[0.0032511177,0.0005476885,0.00000995651,0.0003906503,0.00036594144,0.00008969789,0.00061978825,0.96590775,0.027488759,0.00011301957,0.0005604275,0.000655219],"about_ca_topic_score_codex":0.0006182357,"about_ca_topic_score_gemma":0.000010663536,"teacher_disagreement_score":0.9362263,"about_ca_system_score_codex":0.00010236861,"about_ca_system_score_gemma":0.000056932575,"threshold_uncertainty_score":0.9998034},"labels":[],"label_agreement":null},{"id":"W2005638858","doi":"10.1109/tcad.2014.2364974","title":"Formulation of the Obreshkov-Based Transient Circuit Simulator in the Presence of Nonlinear Memory Elements","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Real-time simulation and control systems","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Speedup; Nonlinear system; Spice; Transient (computer programming); Computer science; Electronic circuit; Electronic circuit simulation; Domain (mathematical analysis); Transient response; Time domain; Transient analysis; Electronic engineering; Control theory (sociology); Parallel computing; Mathematics; Engineering; Mathematical analysis; Physics; Artificial intelligence; Electrical engineering","score_opus":0.022209002898839463,"score_gpt":0.21739968176707347,"score_spread":0.19519067886823402,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2005638858","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1392401,0.00007304455,0.85886663,0.00001007376,0.0005376277,0.0010508137,0.000037610822,0.000035933557,0.00014818691],"genre_scores_gemma":[0.999763,0.0000067055626,0.00010135349,0.000019301078,0.000030180632,0.00004137103,0.0000033896167,0.00002154149,0.000013153408],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976688,0.0004961338,0.0010260997,0.0001975858,0.00042344222,0.0001879423],"domain_scores_gemma":[0.99842364,0.00067075546,0.0002410381,0.00042019208,0.00019921738,0.000045182904],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008685966,0.00021740726,0.00046955404,0.00022011578,0.00006270787,0.000035852354,0.00029222885,0.00012478235,0.000006555572],"category_scores_gemma":[0.000011078793,0.00014069234,0.00013960249,0.0004445506,0.000059420738,0.00011327339,6.9477744e-7,0.00019693404,9.683906e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002496282,0.00010060107,0.00005288647,0.00024330284,0.00006788732,3.5366858e-7,0.00064188364,0.96579194,0.020388654,0.000120735065,0.000014234395,0.0125525445],"study_design_scores_gemma":[0.001359896,0.00022421274,0.0004390013,0.00049462053,0.000038974733,0.000003671263,0.00019780875,0.98492366,0.012119165,0.00001642657,0.000058080153,0.00012450047],"about_ca_topic_score_codex":0.00023243073,"about_ca_topic_score_gemma":0.000020277059,"teacher_disagreement_score":0.8605229,"about_ca_system_score_codex":0.00005298172,"about_ca_system_score_gemma":0.0000606555,"threshold_uncertainty_score":0.5737267},"labels":[],"label_agreement":null},{"id":"W2008284187","doi":"10.1109/tcad.2008.2006144","title":"Functionally Linear Decomposition and Synthesis of Logic Circuits for FPGAs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"XOR gate; Logic synthesis; Logic optimization; Computer science; Logic family; Scalability; Logic gate; Lookup table; Set (abstract data type); Gaussian elimination; Sequential logic; Algorithm; Binary decision diagram; Electronic circuit; Parallel computing; Gaussian; Programming language; Engineering; Electrical engineering","score_opus":0.07307298586878275,"score_gpt":0.28141459227810056,"score_spread":0.20834160640931781,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2008284187","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012698015,0.00018622524,0.9851254,0.000029869963,0.00094884064,0.00079274335,0.00005453979,0.00011078231,0.000053542804],"genre_scores_gemma":[0.83411205,0.00013029449,0.16550067,0.00003459928,0.00004240445,0.00012795908,0.0000031281822,0.000017386066,0.000031491687],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99778646,0.0003946865,0.0007738251,0.0005003629,0.00031276268,0.00023188673],"domain_scores_gemma":[0.9975066,0.000996813,0.00037131153,0.0004058172,0.0006060568,0.000113399954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00083410187,0.00026222583,0.00053334166,0.0004056588,0.0002594069,0.000053560972,0.00033752748,0.0001869513,0.0000027078804],"category_scores_gemma":[0.000033564243,0.0002340109,0.00011414683,0.00044388697,0.00015960277,0.0003875195,0.0000032144562,0.0001714817,0.0000021866724],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024149574,0.0014836974,0.000060141778,0.0012302285,0.00069607736,0.000018863162,0.0018497478,0.28568143,0.12361304,0.03882322,0.00031319077,0.54598886],"study_design_scores_gemma":[0.0007039752,0.0011045906,0.0002638492,0.00039318964,0.000053554642,0.00034912888,0.00005186279,0.91481334,0.08155645,0.0003838999,0.000049621744,0.00027651468],"about_ca_topic_score_codex":0.00006439453,"about_ca_topic_score_gemma":0.0000011137315,"teacher_disagreement_score":0.82141405,"about_ca_system_score_codex":0.00006526346,"about_ca_system_score_gemma":0.00013155169,"threshold_uncertainty_score":0.95426875},"labels":[],"label_agreement":null},{"id":"W2012999122","doi":"10.1109/tcad.2007.891362","title":"FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Boolean satisfiability problem; Computer architecture; Boolean function; Logic block; Flexibility (engineering); Block (permutation group theory); Architecture; Logic synthesis; Programmable logic device; Parallel computing; Embedded system; Computer engineering; Theoretical computer science; Algorithm; Logic gate; Mathematics","score_opus":0.05594715363241539,"score_gpt":0.27142103745580887,"score_spread":0.21547388382339347,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012999122","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017715722,0.00019723644,0.9804108,0.000019005072,0.00042910484,0.000882779,0.00001046931,0.00025373665,0.00008112401],"genre_scores_gemma":[0.9613251,0.000021374586,0.03851347,0.000041322874,0.00005164542,0.000018466255,0.0000034511854,0.000018824478,0.000006327325],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99746287,0.0004324624,0.0007194126,0.0006040188,0.0004629813,0.00031823886],"domain_scores_gemma":[0.9981065,0.00050752115,0.00029502233,0.00040996424,0.00053087086,0.00015015574],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002372599,0.0003016874,0.00042062622,0.00048191744,0.0002987477,0.00023936314,0.00027329393,0.00019197087,0.0000040888585],"category_scores_gemma":[0.000030065778,0.00026517754,0.00006957795,0.0006392515,0.0001066435,0.0003634112,0.0000044081785,0.00031390556,4.169022e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000028494997,0.000067898305,0.00004570094,0.000056265395,0.000037563314,0.000004554106,0.00040543065,0.47501504,0.008686095,0.00012988428,0.0000050868443,0.51554364],"study_design_scores_gemma":[0.00035110558,0.0003618856,0.00010808437,0.00042104177,0.000047182668,0.00018728028,0.000102169455,0.9841034,0.013765483,0.0002784587,0.00000650502,0.00026744607],"about_ca_topic_score_codex":0.00030664663,"about_ca_topic_score_gemma":0.00001335025,"teacher_disagreement_score":0.9436094,"about_ca_system_score_codex":0.00015070435,"about_ca_system_score_gemma":0.0001569165,"threshold_uncertainty_score":0.99998003},"labels":[],"label_agreement":null},{"id":"W2013085877","doi":"10.1109/tcad.2011.2169259","title":"Maximum Circuit Activity Estimation Using Pseudo-Boolean Satisfiability","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Boolean satisfiability problem; Computer science; Satisfiability; Combinational logic; Scalability; Robustness (evolution); Algorithm; Formal equivalence checking; Electronic circuit; Boolean circuit; Integrated circuit; Equivalence (formal languages); Grid; Boolean function; Computer engineering; Logic gate; Formal verification; Mathematics; Electrical engineering; Engineering","score_opus":0.08674072348592853,"score_gpt":0.289699180289201,"score_spread":0.20295845680327246,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2013085877","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06588949,0.00007931843,0.930415,0.000010954489,0.002488734,0.0007956902,0.000020018933,0.00023771025,0.00006308391],"genre_scores_gemma":[0.8198817,0.000011684303,0.17995127,0.000020547808,0.00005839562,0.000039371596,0.0000013968505,0.000021890322,0.000013780824],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966498,0.0010797888,0.00074928015,0.0005563602,0.00048525335,0.00047952513],"domain_scores_gemma":[0.9977249,0.0004307838,0.00043356224,0.0008632321,0.00031189751,0.00023562716],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0020740747,0.00036684735,0.0005467757,0.0003972069,0.00029868158,0.00022000828,0.0005111218,0.0002430829,0.000007950123],"category_scores_gemma":[0.00002967775,0.00033928177,0.0001204225,0.0007672598,0.00013354022,0.0015124852,0.000005881644,0.00039881797,0.000011880071],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033783723,0.00058808713,0.00011114176,0.00024737522,0.00013714498,0.000002494561,0.0014569964,0.30268508,0.045921627,0.009018342,0.000025961173,0.63977194],"study_design_scores_gemma":[0.00035185606,0.00029906593,0.0006026258,0.0001749838,0.000039292263,0.00013308991,0.000051812516,0.96533686,0.032170843,0.0005020806,0.0000133385465,0.0003241352],"about_ca_topic_score_codex":0.00035377554,"about_ca_topic_score_gemma":0.0000013934675,"teacher_disagreement_score":0.7539922,"about_ca_system_score_codex":0.000300379,"about_ca_system_score_gemma":0.00015392643,"threshold_uncertainty_score":0.99990594},"labels":[],"label_agreement":null},{"id":"W2031732101","doi":"10.1109/tcad.2004.829796","title":"Indirect Test Architecture for SoC Testing","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Modular design; Computer science; Embedded system; System on a chip; Testability; Modularity (biology); Network packet; Design for testing; Computer architecture; Core (optical fiber); Chip; Architecture; Computer hardware; Engineering; Computer network; Operating system; Reliability engineering; Telecommunications","score_opus":0.052724592937307545,"score_gpt":0.24127665782957713,"score_spread":0.18855206489226958,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031732101","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0051362226,0.0001677001,0.9924054,0.00007373251,0.0008725962,0.00080734416,0.000049533424,0.00039547315,0.00009199824],"genre_scores_gemma":[0.97244096,0.000008905828,0.027182626,0.00009886825,0.000109972054,0.00008861351,0.000002779915,0.000032349853,0.000034930457],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977268,0.00014202906,0.00069011207,0.00066478766,0.0003090241,0.00046723106],"domain_scores_gemma":[0.99687684,0.0017919719,0.00029026545,0.00044122228,0.00042065157,0.00017904212],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00062738365,0.00037381353,0.00057152356,0.0004305509,0.00040383608,0.0002973901,0.00059728726,0.00017871412,0.0000011154573],"category_scores_gemma":[0.00007614796,0.0003191527,0.00014220466,0.0009025673,0.000086854685,0.0002635394,0.0000035741657,0.00037440052,0.000004685989],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002673421,0.00031054745,0.000044396333,0.00019772947,0.00011125478,0.000023738668,0.0008142086,0.43711045,0.045355774,0.00084983034,0.000053142987,0.5151263],"study_design_scores_gemma":[0.0027868117,0.0035649606,0.00019387003,0.0023483338,0.00009497455,0.0008424983,0.0001807391,0.9370419,0.04938103,0.0024058898,0.00013374587,0.0010252686],"about_ca_topic_score_codex":0.0002153939,"about_ca_topic_score_gemma":0.000008846585,"teacher_disagreement_score":0.9673047,"about_ca_system_score_codex":0.00010931574,"about_ca_system_score_gemma":0.00030929313,"threshold_uncertainty_score":0.99992603},"labels":[],"label_agreement":null},{"id":"W2034981803","doi":"10.1109/tcad.2012.2192478","title":"FPGA Power Reduction by Guarded Evaluation Considering Logic Architecture","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; University of Waterloo","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Application-specific integrated circuit; Overhead (engineering); Embedded system; Reduction (mathematics); Critical path method; Correctness; Logic synthesis; Logic gate; Computer hardware; Algorithm; Engineering; Mathematics","score_opus":0.031043117812491756,"score_gpt":0.22892092347723667,"score_spread":0.19787780566474492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2034981803","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08760978,0.0013714957,0.90566695,0.000014040702,0.003738084,0.0009680388,0.000041061354,0.00037086665,0.00021965985],"genre_scores_gemma":[0.99793774,0.000102958016,0.0015713845,0.000019189081,0.00011628282,0.00012575807,0.0000136859235,0.00006586262,0.000047112084],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976877,0.00034904608,0.00068673864,0.00033259302,0.00047046997,0.00047346912],"domain_scores_gemma":[0.9988951,0.00017440648,0.000138337,0.00036115816,0.00025015086,0.00018081575],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009438496,0.00041678303,0.0005077492,0.0004208985,0.00015571403,0.000098845114,0.00015700747,0.00027099578,0.00006187964],"category_scores_gemma":[0.000007200149,0.00036775408,0.00009647026,0.00044133837,0.00008412507,0.00038879705,0.0000011696906,0.0004584205,0.000024918974],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026218455,0.00012544326,0.000005954642,0.00013343767,0.00024340811,0.0000016150955,0.001195351,0.7706525,0.1838872,0.000045991044,0.0018831664,0.041799765],"study_design_scores_gemma":[0.0017265709,0.000741953,0.000052213127,0.0006643837,0.00022797013,0.00046449134,0.0006311663,0.7399794,0.25377938,0.00009108388,0.00074736663,0.0008940118],"about_ca_topic_score_codex":0.00005074089,"about_ca_topic_score_gemma":9.0832424e-7,"teacher_disagreement_score":0.910328,"about_ca_system_score_codex":0.00024541988,"about_ca_system_score_gemma":0.00006389893,"threshold_uncertainty_score":0.99987745},"labels":[],"label_agreement":null},{"id":"W2037455559","doi":"10.1109/tcad.2011.2165715","title":"Accelerating FPGA Routing Through Parallelization and Engineering Enhancements Special Section on PAR-CAD 2010","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Speedup; Computer science; Parallel computing; Field-programmable gate array; Router; Routing (electronic design automation); Overhead (engineering); Heuristic; Gate array; Heuristics; Embedded system; Computer network","score_opus":0.05512664828856144,"score_gpt":0.2195949649687447,"score_spread":0.16446831668018325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2037455559","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038548056,0.00008922076,0.9573806,0.0000017868267,0.0025238993,0.0005484068,0.00001497536,0.00040945588,0.00048362112],"genre_scores_gemma":[0.9947086,0.00023377132,0.00448543,0.000013049295,0.00040605408,0.000068011,0.000005003896,0.000049321286,0.0000307895],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985722,0.000089596084,0.0005689733,0.00031738484,0.0001863547,0.00026551558],"domain_scores_gemma":[0.9994249,0.00010192128,0.00011163955,0.00018173571,0.00010522152,0.00007463248],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00025652148,0.00032111377,0.00038193358,0.00022712548,0.00015529682,0.000102089005,0.000104043225,0.00022002359,0.000019232722],"category_scores_gemma":[0.000004504615,0.00030519158,0.000054115546,0.00025064996,0.000030188978,0.00031091983,0.0000013439698,0.00034266003,0.0000032010241],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010878662,0.00034368536,0.000075511976,0.0006133493,0.00059633184,0.000024069896,0.00657185,0.5783478,0.24426244,0.0011800936,0.0011363445,0.16673972],"study_design_scores_gemma":[0.000671005,0.000872333,0.00020221127,0.0009509692,0.000056730612,0.000049897128,0.00019483645,0.7516632,0.24468358,0.000055356584,0.00009521769,0.0005046567],"about_ca_topic_score_codex":0.00013730956,"about_ca_topic_score_gemma":0.0000045409192,"teacher_disagreement_score":0.9561605,"about_ca_system_score_codex":0.0000834629,"about_ca_system_score_gemma":0.000018045303,"threshold_uncertainty_score":0.99994004},"labels":[],"label_agreement":null},{"id":"W2061755246","doi":"10.1109/tcad.2015.2419215","title":"Redundancy-Aware Power Grid Electromigration Checking Under Workload Uncertainties","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Copper Interconnects and Reliability","field":"Materials Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Electromigration; Computer science; Grid; Exploit; Power integrity; Redundancy (engineering); Reliability (semiconductor); Speedup; Multithreading; Netlist; Reliability engineering; Interconnection; Electronic engineering; Parallel computing; Power (physics); Electrical engineering; Telecommunications; Embedded system; Signal integrity; Engineering","score_opus":0.04971213364321367,"score_gpt":0.2528883529949298,"score_spread":0.20317621935171612,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2061755246","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2500841,0.0003871674,0.7455065,0.00007043447,0.003247546,0.0004603986,0.00003261464,0.00013611009,0.00007511617],"genre_scores_gemma":[0.9990506,0.00005074268,0.00047173328,0.00006401024,0.00011022837,0.000047635054,0.0000047183494,0.000029077462,0.00017121964],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974545,0.00046017574,0.0007421246,0.0005591455,0.00041178588,0.000372216],"domain_scores_gemma":[0.99828815,0.0002513381,0.00023951608,0.00040988423,0.00061721646,0.00019388253],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009939859,0.0003370306,0.000557226,0.00023016123,0.00020303913,0.0002799635,0.00025861184,0.00021315539,0.000060579816],"category_scores_gemma":[0.000015175693,0.00025628286,0.00011545171,0.00034818213,0.00016845978,0.00028617942,0.000002997779,0.00029993034,0.000024594265],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003992345,0.0006436472,0.00002971931,0.00020892879,0.00022277808,0.000017905348,0.0035560243,0.415463,0.5596739,0.000653991,0.0023110465,0.01681983],"study_design_scores_gemma":[0.0032433076,0.005266093,0.00012864424,0.0031292678,0.00020607057,0.00034315017,0.007769958,0.51203114,0.46462998,0.0011039661,0.00062532275,0.0015231225],"about_ca_topic_score_codex":0.0010962335,"about_ca_topic_score_gemma":0.000048493686,"teacher_disagreement_score":0.7489665,"about_ca_system_score_codex":0.00025405598,"about_ca_system_score_gemma":0.0002974969,"threshold_uncertainty_score":0.9999889},"labels":[],"label_agreement":null},{"id":"W2062553629","doi":"10.1109/tcad.2010.2061670","title":"Improving FPGA Placement With Dynamically Adaptive Stochastic Tunneling","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Simulated annealing; Computer science; Field-programmable gate array; Benchmark (surveying); Routing (electronic design automation); Adaptive simulated annealing; Parallel computing; Computer engineering; Algorithm; Embedded system","score_opus":0.015143929766656102,"score_gpt":0.1964224691009992,"score_spread":0.1812785393343431,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2062553629","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021165852,0.00006932933,0.9764448,0.0000030989563,0.0008481058,0.00079264,0.000044449676,0.0005651373,0.000066601875],"genre_scores_gemma":[0.9894301,0.0000130745775,0.010280688,0.00001008885,0.00005734705,0.00011555876,0.000003561778,0.00006348993,0.00002605861],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998474,0.00007879673,0.0005205341,0.000346709,0.00025934138,0.00032059196],"domain_scores_gemma":[0.99899656,0.00023120039,0.00010874533,0.0002957694,0.00021933354,0.00014837747],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003199404,0.00036412672,0.0004652668,0.0003196986,0.00012398783,0.000106172374,0.00018852686,0.00021180674,0.000011327461],"category_scores_gemma":[0.0000032400787,0.00029413422,0.00006680372,0.00027016248,0.00008337767,0.0001581225,0.0000011701792,0.00064051105,0.000004044899],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052203533,0.00008162792,0.0000010133539,0.00010641837,0.0001760125,0.000010694271,0.00024516977,0.77882177,0.16084774,0.00012501783,0.00003310326,0.059499227],"study_design_scores_gemma":[0.0005479557,0.0009896804,0.000004703512,0.00041402236,0.00006381413,0.00010467512,0.00021937942,0.97080785,0.02647764,0.000021376416,0.00000542751,0.00034347162],"about_ca_topic_score_codex":0.00015585117,"about_ca_topic_score_gemma":0.000023046627,"teacher_disagreement_score":0.9682643,"about_ca_system_score_codex":0.00008484396,"about_ca_system_score_gemma":0.00007215962,"threshold_uncertainty_score":0.99995106},"labels":[],"label_agreement":null},{"id":"W2064241848","doi":"10.1109/tcad.2013.2253835","title":"Thermal Models for Optical Circuit Simulation Using a Finite Cloud Method and Model Reduction Techniques","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Krylov subspace; Computer science; Reduction (mathematics); Subspace topology; Representation (politics); Set (abstract data type); Cloud computing; Electronic engineering; Thermal; Algorithm; Mathematics; Iterative method; Artificial intelligence; Engineering; Physics","score_opus":0.06446726387532592,"score_gpt":0.26996186859775806,"score_spread":0.20549460472243214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2064241848","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033949446,0.0001476069,0.9641319,0.0000049728387,0.00033931716,0.0010648292,0.000029957435,0.00022237391,0.00010957935],"genre_scores_gemma":[0.9500231,0.000041339943,0.04968096,0.000011198505,0.00005789887,0.00012882256,0.0000024617825,0.000039335537,0.00001483783],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99876887,0.00007655286,0.0004894587,0.00028450097,0.00014369891,0.00023693545],"domain_scores_gemma":[0.998994,0.00043769088,0.000069923684,0.0001655061,0.0002204508,0.000112441834],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030671866,0.00024850777,0.0004042344,0.00019508497,0.00011128341,0.00011752289,0.00008633457,0.00022183436,0.0000033918445],"category_scores_gemma":[0.000004091255,0.00021649039,0.0000737001,0.00015691147,0.000054860917,0.00037283337,0.0000010824926,0.0002067808,8.28489e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013264608,0.000034599667,1.04202606e-7,0.00014322369,0.00008058204,3.5437827e-7,0.00020535631,0.89851284,0.05925965,0.000771525,0.000004605108,0.04097391],"study_design_scores_gemma":[0.0002930491,0.0001938852,0.0000010878716,0.00024475195,0.00007103141,0.000019340314,0.00006569044,0.9757997,0.02182012,0.001266366,0.0000033262736,0.00022165189],"about_ca_topic_score_codex":0.00008692548,"about_ca_topic_score_gemma":5.2786504e-7,"teacher_disagreement_score":0.9160737,"about_ca_system_score_codex":0.000076359596,"about_ca_system_score_gemma":0.000040040733,"threshold_uncertainty_score":0.88282216},"labels":[],"label_agreement":null},{"id":"W2066558313","doi":"10.1109/tcad.2012.2235913","title":"Latch-Based Performance Optimization for Field-Programmable Gate Arrays","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Retiming; Netlist; Clock skew; Skew; Clock gating; Computer science; Timing failure; Field-programmable gate array; Digital clock manager; Duty cycle; Static timing analysis; Delay calculation; Electronic engineering; Propagation delay; Embedded system; Parallel computing; Engineering; Clock signal; Electrical engineering; Voltage","score_opus":0.019245037256521207,"score_gpt":0.19720214346366058,"score_spread":0.17795710620713937,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2066558313","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025456464,0.00011327561,0.97070146,0.000017412372,0.0015404278,0.0016371871,0.000024998459,0.0004187127,0.00009003616],"genre_scores_gemma":[0.9783314,0.00010335223,0.020753589,0.000042052296,0.00007140566,0.0005341829,0.000013616061,0.000068151414,0.00008225531],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983504,0.00007495236,0.0006272377,0.00032134017,0.00021727475,0.00040880882],"domain_scores_gemma":[0.9987982,0.0002938278,0.0001128505,0.00032978185,0.00033236237,0.00013295842],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002833053,0.00035536836,0.0004708249,0.0003302709,0.0001708676,0.00017814845,0.00020946216,0.00022350399,0.000048998754],"category_scores_gemma":[0.0000036879624,0.00031436968,0.0001003113,0.00040839412,0.000045165078,0.0004198332,6.8897816e-7,0.0002487036,0.000019776739],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002451898,0.00006317861,0.000007901151,0.00038636083,0.000097135875,8.1051223e-7,0.00011863024,0.9576068,0.00430163,0.000014565045,0.00058606867,0.036792424],"study_design_scores_gemma":[0.00094170397,0.0008804158,0.0000075998655,0.00039302962,0.00004187119,0.000010817916,0.000051979277,0.9539219,0.04328788,0.000008017793,0.00012972335,0.0003250416],"about_ca_topic_score_codex":0.00010483688,"about_ca_topic_score_gemma":0.0000020377822,"teacher_disagreement_score":0.95287496,"about_ca_system_score_codex":0.00009974024,"about_ca_system_score_gemma":0.00006801273,"threshold_uncertainty_score":0.99993086},"labels":[],"label_agreement":null},{"id":"W2072903329","doi":"10.1109/tcad.2015.2402172","title":"Managing Laser Power in Silicon-Photonic NoC Through Cache and NoC Reconfiguration","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Division of Computing and Communication Foundations; Ministère de l'Économie, de la Science et de l'Innovation - Québec","keywords":"Computer science; Bandwidth (computing); Photonics; Dissipation; Cache; Silicon photonics; Chip; Control reconfiguration; Laser; Embedded system; Electronic engineering; Optoelectronics; Parallel computing; Materials science; Computer network; Telecommunications; Engineering; Physics; Optics","score_opus":0.03744946676740017,"score_gpt":0.23118203844922897,"score_spread":0.19373257168182878,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2072903329","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13377632,0.0007543054,0.8621885,0.000020959329,0.00085079833,0.00045080206,0.00002077923,0.00012966074,0.0018078566],"genre_scores_gemma":[0.99902415,0.00024298059,0.00054596836,0.000040915587,0.000018574283,0.000041820473,0.000003582143,0.000028715715,0.00005328863],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986823,0.00012235942,0.0004970013,0.00028636787,0.00016412331,0.00024780224],"domain_scores_gemma":[0.9993467,0.00016809952,0.00006030417,0.00019511429,0.00010378704,0.00012600052],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033262052,0.00024776085,0.0004154934,0.00018998035,0.000048230602,0.000096186646,0.000105308376,0.00016573268,0.000011660656],"category_scores_gemma":[0.000004365471,0.00021778619,0.000043231143,0.00027644553,0.000060067425,0.00029140353,0.0000010414765,0.00029733696,0.000009382743],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000094064904,0.00020814661,0.00003511526,0.00045298028,0.00032402793,0.000056207653,0.0039504347,0.9389633,0.018461265,0.0011112833,0.0003343036,0.036008846],"study_design_scores_gemma":[0.0009825869,0.00031792093,0.00005413366,0.00044946716,0.0000310265,0.000067073124,0.0007530643,0.97617733,0.020491462,0.00017762832,0.00021177232,0.0002865072],"about_ca_topic_score_codex":0.00043445444,"about_ca_topic_score_gemma":0.000058112244,"teacher_disagreement_score":0.86524785,"about_ca_system_score_codex":0.00012769512,"about_ca_system_score_gemma":0.00006085043,"threshold_uncertainty_score":0.8881063},"labels":[],"label_agreement":null},{"id":"W2078940150","doi":"10.1109/tcad.2013.2278491","title":"Debugging RTL Using Structural Dominance","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Debugging; Bottleneck; Boolean satisfiability problem; Speedup; Parallel computing; Formal equivalence checking; Theoretical computer science; Programming language; Formal verification; Algorithm; Embedded system","score_opus":0.052498521200370574,"score_gpt":0.27317165305372476,"score_spread":0.2206731318533542,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078940150","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022222623,0.00011109487,0.9745929,0.000012083411,0.0023943363,0.00040973705,0.000007403588,0.00019594483,0.00005387875],"genre_scores_gemma":[0.7587237,0.000010359815,0.2411265,0.00003388243,0.00005220813,0.000016002985,6.20788e-7,0.000015918546,0.000020869244],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975158,0.00065700954,0.0006627017,0.0005225135,0.00032364638,0.00031833813],"domain_scores_gemma":[0.9983243,0.00033255218,0.00032811554,0.00061742926,0.00028015216,0.00011750242],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009873989,0.0002863593,0.0004635037,0.0003253199,0.00027461266,0.00023671426,0.00058762555,0.00014890613,0.000002894862],"category_scores_gemma":[0.00001664629,0.0002468235,0.0000866042,0.0005691895,0.00009960033,0.0005630328,0.0000039317338,0.00028082644,0.000004579956],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027954935,0.00006791671,0.000015809821,0.0001469635,0.000098585166,0.000004854764,0.0007843334,0.509462,0.042126384,0.017586416,0.00003222079,0.42964655],"study_design_scores_gemma":[0.0004050037,0.00032009996,0.00006534757,0.00030635478,0.000021143356,0.00014987771,0.000031067382,0.9713216,0.026765162,0.00030512927,0.000053865322,0.00025537208],"about_ca_topic_score_codex":0.00020049185,"about_ca_topic_score_gemma":0.000001670662,"teacher_disagreement_score":0.73650104,"about_ca_system_score_codex":0.00010950312,"about_ca_system_score_gemma":0.00009767152,"threshold_uncertainty_score":0.9999984},"labels":[],"label_agreement":null},{"id":"W2083553720","doi":"10.1109/tcad.2010.2049154","title":"Optimization of Imprecise Circuits Represented by Taylor Series and Real-Valued Polynomials","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Taylor series; Series (stratigraphy); Arbitrary-precision arithmetic; Algorithm; Floating point; Interval arithmetic; Function (biology); Implementation; Representation (politics); Mathematics; Fixed-point arithmetic; Point (geometry); Double-precision floating-point format; Selection (genetic algorithm); Upper and lower bounds; Branch and bound; Mathematical optimization; Computer science; Artificial intelligence","score_opus":0.026209392058982654,"score_gpt":0.25936216038812093,"score_spread":0.23315276832913828,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2083553720","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00839987,0.00014625626,0.9888316,0.000056355322,0.001633732,0.00064779585,0.00008790576,0.00013415606,0.000062360145],"genre_scores_gemma":[0.8504356,0.0002490931,0.14899632,0.000028725166,0.00006595911,0.0000555611,0.0000055228534,0.000033503547,0.00012972225],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972265,0.00054442306,0.0009167266,0.00065698114,0.00035133623,0.00030407382],"domain_scores_gemma":[0.9977687,0.00051477,0.00044154853,0.00062016584,0.00043072095,0.00022412036],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008492393,0.00033327757,0.000751734,0.0003098967,0.0001751048,0.00020812634,0.00045322452,0.00023670506,0.000009728437],"category_scores_gemma":[0.000030569776,0.0002783406,0.0001005091,0.00067561306,0.0002063946,0.00051212235,0.000007851487,0.0003430942,0.0000010300593],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000066166634,0.00041433296,0.000020314508,0.00016311306,0.00022959235,0.000010587495,0.0006246701,0.05120646,0.4968512,0.0016407967,0.0002648897,0.44850788],"study_design_scores_gemma":[0.00084527774,0.0010384175,0.00003445012,0.00017362017,0.000042814678,0.00012661485,0.00009462438,0.896185,0.1009097,0.00015606587,0.00005355618,0.00033985393],"about_ca_topic_score_codex":0.00078156346,"about_ca_topic_score_gemma":0.0000034360583,"teacher_disagreement_score":0.8449785,"about_ca_system_score_codex":0.000026674943,"about_ca_system_score_gemma":0.00008850746,"threshold_uncertainty_score":0.99996686},"labels":[],"label_agreement":null},{"id":"W2085252411","doi":"10.1109/tcad.2012.2237226","title":"Testing 3-D IC Through-Silicon-Vias (TSVs) by Direct Probing","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"University of Windsor; CMC Microsystems","keywords":"Microelectromechanical systems; Through-silicon via; Integrated circuit; Electronic engineering; Materials science; Silicon; Degradation (telecommunications); Electrical engineering; Optoelectronics; Engineering","score_opus":0.03297861699556322,"score_gpt":0.2059654751768624,"score_spread":0.17298685818129916,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2085252411","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053208623,0.0008926442,0.942008,0.000012380142,0.0008280729,0.0007987511,0.000033064687,0.0011653111,0.0010531638],"genre_scores_gemma":[0.9974617,0.00010912559,0.0020267167,0.000017081406,0.000033339657,0.00017938248,0.0000036254335,0.000054699667,0.00011433372],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984056,0.000094250536,0.000591849,0.00034886887,0.00018988877,0.0003695788],"domain_scores_gemma":[0.9989217,0.00039397832,0.000103736245,0.0003212254,0.00018046837,0.000078906225],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001646842,0.00036050953,0.0005356733,0.000202425,0.00014837044,0.00014971771,0.00023506577,0.00024504017,0.000020671794],"category_scores_gemma":[0.000010618851,0.000303332,0.0000743788,0.00050770905,0.000098689,0.00032460634,0.0000017358627,0.00038158224,0.000030991072],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000815411,0.0002163106,0.00006170732,0.00064783375,0.0005477985,0.00001231984,0.00094506383,0.42087114,0.32986325,0.00018707835,0.009968026,0.23667131],"study_design_scores_gemma":[0.0006758455,0.0006052986,0.000046435885,0.0010842995,0.000061563835,0.00009752386,0.0006653361,0.85635066,0.13921344,0.00016127774,0.00039962883,0.0006387084],"about_ca_topic_score_codex":0.0005663944,"about_ca_topic_score_gemma":0.0000020788998,"teacher_disagreement_score":0.9442531,"about_ca_system_score_codex":0.00009178862,"about_ca_system_score_gemma":0.00003530275,"threshold_uncertainty_score":0.9999419},"labels":[],"label_agreement":null},{"id":"W2088111445","doi":"10.1109/tcad.2013.2238290","title":"On the Fixed-Point Accuracy Analysis and Optimization of Polynomial Specifications","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Deutsche Forschungsgemeinschaft","keywords":"Polynomial; Robustness (evolution); Signal-flow graph; Algorithm; Quantization (signal processing); Mathematics; Mean squared error; Fixed point; Mathematical optimization; Computer science; Statistics","score_opus":0.04890648298728648,"score_gpt":0.2505818347307598,"score_spread":0.2016753517434733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2088111445","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0029566037,0.000063593245,0.99557334,0.00027309667,0.00041599432,0.00059908733,0.000022031274,0.00005232889,0.000043941425],"genre_scores_gemma":[0.8819149,0.00008232493,0.117792614,0.00006583791,0.000029099094,0.00006461645,0.0000017193809,0.000010651244,0.00003821957],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980214,0.00052655704,0.0006172899,0.0003982649,0.0002535127,0.0001829652],"domain_scores_gemma":[0.9970003,0.0017357434,0.00031570988,0.00052111887,0.00031845982,0.00010868552],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050434633,0.00021052982,0.00045921077,0.00040547413,0.0001876054,0.00023110538,0.0003918181,0.000089852896,0.00003141595],"category_scores_gemma":[0.000026767462,0.00013678682,0.00012394578,0.0012309504,0.00011741327,0.0002804877,0.0000041086037,0.00020306266,0.000004063936],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012623889,0.00028558949,0.00000852037,0.00003109738,0.00050591433,0.0000013700017,0.00058744417,0.75671196,0.005803202,0.0043457435,0.00028467324,0.23142189],"study_design_scores_gemma":[0.00023211207,0.0003962647,0.00014395833,0.00008196868,0.00007854343,0.000009798953,0.00013013069,0.9922503,0.0062783663,0.00023627297,0.000013583979,0.00014868643],"about_ca_topic_score_codex":0.00049925403,"about_ca_topic_score_gemma":0.0000014210212,"teacher_disagreement_score":0.8789583,"about_ca_system_score_codex":0.000032552052,"about_ca_system_score_gemma":0.000050736286,"threshold_uncertainty_score":0.5578005},"labels":[],"label_agreement":null},{"id":"W2090852585","doi":"10.1109/tcad.2013.2263036","title":"Path-Directed Abstraction and Refinement for SAT-Based Design Debugging","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; TRACE (psycholinguistics); Abstraction; Path (computing); Representation (politics); Programming language; Algorithmic program debugging; Theoretical computer science; Algorithm","score_opus":0.05912471977764951,"score_gpt":0.26176545369754917,"score_spread":0.20264073391989965,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2090852585","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032735544,0.00014469026,0.9931079,0.00006333529,0.0011736762,0.0018152766,0.000016635297,0.00038632387,0.000018615916],"genre_scores_gemma":[0.60403025,0.00002248641,0.3954538,0.000051148527,0.000026919251,0.00036349954,0.0000037084164,0.000019155983,0.000029027724],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975759,0.0005021833,0.00073852815,0.0005743846,0.0002886649,0.00032033847],"domain_scores_gemma":[0.9977217,0.00080412225,0.00034478976,0.00046154423,0.00051991,0.00014793448],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010939708,0.00030998362,0.0004258592,0.00038690146,0.0002719449,0.00033107476,0.00031710375,0.0001800044,0.000006662879],"category_scores_gemma":[0.000023313381,0.0002702448,0.00007782115,0.0004167196,0.000072160445,0.000537596,0.0000023282914,0.00022065772,0.0000070842325],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000954577,0.0004189314,0.00000961596,0.00047630176,0.00021886732,0.0000039319293,0.00071678485,0.220618,0.093045995,0.0019124988,0.000824485,0.68165916],"study_design_scores_gemma":[0.00077014376,0.0008812188,0.00017797264,0.00032634102,0.000034134144,0.000033877623,0.000055310305,0.9616119,0.035557117,0.00019745549,0.00008377422,0.0002707017],"about_ca_topic_score_codex":0.00030188184,"about_ca_topic_score_gemma":0.0000017232162,"teacher_disagreement_score":0.740994,"about_ca_system_score_codex":0.00012044592,"about_ca_system_score_gemma":0.00014076901,"threshold_uncertainty_score":0.99997497},"labels":[],"label_agreement":null},{"id":"W2095866839","doi":"10.1109/tcad.2011.2108559","title":"Adjoint Sensitivity Analysis of Nonlinear Distortion in Radio Frequency Circuits","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Intermodulation; Sensitivity (control systems); Distortion (music); Nonlinear distortion; Nonlinear system; Electronic circuit; Figure of merit; Computer science; Point (geometry); Electronic engineering; Radio frequency; Linearity; Mathematics; Telecommunications; Engineering; Electrical engineering; Physics; Bandwidth (computing)","score_opus":0.03905797214121931,"score_gpt":0.21428876238692454,"score_spread":0.17523079024570523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095866839","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15048744,0.00046513038,0.8462971,0.0000017150556,0.0010317046,0.0006438911,0.0002295863,0.00022205492,0.00062137464],"genre_scores_gemma":[0.99880487,0.00019539609,0.0007884528,0.000008075859,0.000033451157,0.00006434557,0.000021836982,0.00006801828,0.000015569789],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963895,0.0005977262,0.0015542429,0.00057853153,0.00041707815,0.00046292244],"domain_scores_gemma":[0.99813527,0.0003444753,0.00030551045,0.0006370268,0.00038902744,0.00018868512],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009819699,0.0005359986,0.0013816941,0.0020023128,0.00007015338,0.000041087937,0.0002484904,0.00038193318,0.000041344334],"category_scores_gemma":[0.000016459451,0.0005154609,0.0003142732,0.002546173,0.00017018606,0.0003155099,4.829859e-7,0.0005959898,0.000006385612],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002916989,0.0004769115,0.0005262348,0.00027416286,0.0022778378,0.000110851965,0.0023104413,0.7958041,0.1595447,0.00033857077,0.0000299849,0.03827706],"study_design_scores_gemma":[0.00081072364,0.0006501692,0.0028712456,0.0006616793,0.0007941756,0.000102340215,0.00033417303,0.87763613,0.115410626,0.00007981603,0.0000045193788,0.0006443829],"about_ca_topic_score_codex":0.0026303949,"about_ca_topic_score_gemma":0.00021184783,"teacher_disagreement_score":0.8483174,"about_ca_system_score_codex":0.00042083662,"about_ca_system_score_gemma":0.00013340784,"threshold_uncertainty_score":0.9997297},"labels":[],"label_agreement":null},{"id":"W2097065384","doi":"10.1109/tcad.2011.2179040","title":"NIM-X: A Noise Index Model-Based X-Filling Technique to Overcome the Power Supply Switching Noise Effects on Path Delay Test","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Path (computing); Noise (video); Critical path method; Power (physics); Chip; Mode (computer interface); Computer science; Noise reduction; Test method; Electronic engineering; Algorithm; Mathematics; Engineering; Telecommunications; Statistics; Physics; Artificial intelligence","score_opus":0.021685696627656736,"score_gpt":0.231101473068073,"score_spread":0.20941577644041626,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097065384","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024833996,0.00013869311,0.971936,0.00008520187,0.0009943538,0.001560476,0.0000289626,0.00035207256,0.00007026293],"genre_scores_gemma":[0.9941269,0.0000072731664,0.004844756,0.0005662415,0.00010330987,0.00027286873,0.0000018232221,0.000053989286,0.000022810125],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99663365,0.00049547036,0.00080498465,0.0007049627,0.0006137687,0.00074717426],"domain_scores_gemma":[0.99591434,0.0021749802,0.00029588508,0.00090348715,0.00031593646,0.00039534282],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014944096,0.00056690985,0.0006591466,0.0006135206,0.00053843827,0.00037463155,0.0009147081,0.0002481298,0.0000023831894],"category_scores_gemma":[0.00005287753,0.00040833547,0.00019866349,0.001065095,0.00005036749,0.0005744718,0.000008995933,0.0007528693,0.000015453397],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012054022,0.0006063493,0.0004188453,0.00017273365,0.00009502068,0.000031703217,0.0017176477,0.79488325,0.10752937,0.0006911756,0.000111224406,0.09373063],"study_design_scores_gemma":[0.00059184775,0.0010027357,0.00025699375,0.0016965191,0.000038120495,0.00012008357,0.00005208762,0.9685841,0.027043346,0.00008163422,0.000021459047,0.00051105244],"about_ca_topic_score_codex":0.00026721836,"about_ca_topic_score_gemma":0.0000033588178,"teacher_disagreement_score":0.96929294,"about_ca_system_score_codex":0.00019471608,"about_ca_system_score_gemma":0.00021968754,"threshold_uncertainty_score":0.99983686},"labels":[],"label_agreement":null},{"id":"W2097163769","doi":"10.1109/43.986420","title":"Predicting potential performance for digital circuits","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"University of California, Los Angeles; University of Illinois at Urbana-Champaign; Northwestern University; National Science Foundation","keywords":"Computer science; Set (abstract data type); Electronic circuit; Digital electronics; Abstraction; Greedy algorithm; Circuit design; Measure (data warehouse); Computer engineering; Algorithm; Embedded system; Engineering; Data mining; Electrical engineering","score_opus":0.023922684534578183,"score_gpt":0.19144412394885388,"score_spread":0.1675214394142757,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097163769","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14505085,0.00033446186,0.8503426,0.0000052616456,0.002482047,0.00094072754,0.0001483339,0.00047607708,0.00021966388],"genre_scores_gemma":[0.99867266,0.00020230535,0.00048099173,0.000012188806,0.00018501711,0.00015025315,0.0000094165225,0.00009081372,0.00019636728],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978616,0.000058656835,0.00080956274,0.00041894615,0.0003411933,0.00050998846],"domain_scores_gemma":[0.99888784,0.00022229836,0.00013278036,0.00034836138,0.00023805269,0.00017064266],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027394848,0.00044026485,0.0005690111,0.00041650006,0.00023634062,0.00025130063,0.0002778359,0.00024020213,0.000023122353],"category_scores_gemma":[0.0000049393884,0.00040805488,0.00014284077,0.0004253134,0.000080833095,0.00066960946,0.0000013782249,0.0003545571,0.000027284455],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018257213,0.00013369272,0.000047316677,0.00048394655,0.00026608762,0.000007203855,0.0004840536,0.84301406,0.01003956,0.000019250372,0.00060780335,0.14487879],"study_design_scores_gemma":[0.0011046772,0.0008247608,0.000039146435,0.0005126225,0.00006432566,0.00013842397,0.00009575728,0.9840095,0.012611602,0.0000054018988,0.00018129428,0.00041250556],"about_ca_topic_score_codex":0.000014605915,"about_ca_topic_score_gemma":6.870357e-7,"teacher_disagreement_score":0.8536218,"about_ca_system_score_codex":0.00012931023,"about_ca_system_score_gemma":0.000031424475,"threshold_uncertainty_score":0.99983716},"labels":[],"label_agreement":null},{"id":"W2099124997","doi":"10.1109/tcad.2011.2153853","title":"An Optimal and Practical Approach to Single Constant Multiplication","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Multiplication (music); Constant (computer programming); Arithmetic; Mathematics; Computer science; Combinatorics; Programming language","score_opus":0.1102515315918191,"score_gpt":0.2907375211890358,"score_spread":0.18048598959721668,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099124997","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003391123,0.000050032653,0.9950525,0.0000307918,0.00045631826,0.00064561586,0.000014476614,0.00014388478,0.00021521539],"genre_scores_gemma":[0.5337678,0.000008906872,0.4660971,0.000047496233,0.000019165298,0.00004047287,6.4204875e-7,0.000010461385,0.000007969467],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99783,0.0005089979,0.0005014621,0.0006443883,0.0002447315,0.0002704284],"domain_scores_gemma":[0.99846613,0.00030754632,0.00015582125,0.0004680794,0.0002745911,0.0003278388],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006349972,0.0002489356,0.00041538884,0.00023448456,0.0001503937,0.00022194543,0.00027011853,0.00012889641,0.0000026014588],"category_scores_gemma":[0.000011985473,0.0002002103,0.000048558068,0.0004667541,0.00010883333,0.00046549327,0.0000044087424,0.00023051143,0.000003435706],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011495449,0.0025657113,0.00000825509,0.00009028953,0.00015439882,0.000024398338,0.0036629657,0.019470235,0.057376202,0.013309751,0.0000606043,0.90316224],"study_design_scores_gemma":[0.00042773518,0.0020834724,0.000047031623,0.00009438766,0.000023640852,0.000284489,0.00027231578,0.9775883,0.018667392,0.00015002312,0.00007224586,0.00028895645],"about_ca_topic_score_codex":0.00016340306,"about_ca_topic_score_gemma":5.2052525e-7,"teacher_disagreement_score":0.9581181,"about_ca_system_score_codex":0.00004218074,"about_ca_system_score_gemma":0.00007283603,"threshold_uncertainty_score":0.8164339},"labels":[],"label_agreement":null},{"id":"W2099432024","doi":"10.1109/tcad.2005.859507","title":"Dynamic-range estimation","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Nonlinear system; Computer science; Dynamic range; Algorithm; Polynomial; Dynamic demand; Range (aeronautics); Polynomial chaos; Mathematics; Mathematical optimization; Power (physics); Parallel computing; Monte Carlo method","score_opus":0.015383481134595301,"score_gpt":0.202546854744286,"score_spread":0.18716337360969068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099432024","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00839491,0.0006654488,0.98849434,0.0000024740752,0.0010367032,0.00049667957,0.00007023483,0.00041887877,0.00042030815],"genre_scores_gemma":[0.9988268,0.00006982789,0.0007356387,0.000012364172,0.000044458513,0.000055414665,0.000015926145,0.000053015123,0.00018657552],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983702,0.0001463597,0.0006298773,0.00030073104,0.00025227497,0.000300572],"domain_scores_gemma":[0.9991937,0.00020892371,0.00009626831,0.00025158862,0.0001519188,0.000097582015],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00029649492,0.00033214342,0.00047554157,0.00036148893,0.0001268546,0.00009795516,0.0001538654,0.00020535332,0.000016394637],"category_scores_gemma":[0.0000018929544,0.0003063896,0.000107121756,0.000373714,0.000068036206,0.00018205105,4.4280705e-7,0.00027412744,0.000025112276],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010093495,0.00008079807,0.0000040025866,0.00014356697,0.000101708916,0.0000130514245,0.00009101713,0.93694234,0.014775188,0.0013516451,0.00053281325,0.045953803],"study_design_scores_gemma":[0.00055683526,0.00028051942,0.000064251,0.00030216516,0.00007095308,0.000089012385,0.00006583334,0.9930895,0.0045735477,0.00047961526,0.0000930473,0.00033473797],"about_ca_topic_score_codex":0.00031411104,"about_ca_topic_score_gemma":0.000015506308,"teacher_disagreement_score":0.99043185,"about_ca_system_score_codex":0.00012903725,"about_ca_system_score_gemma":0.00004337714,"threshold_uncertainty_score":0.99993885},"labels":[],"label_agreement":null},{"id":"W2101029991","doi":"10.1109/tcad.2005.860953","title":"Voltage-Aware Static Timing Analysis","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Voltage; Computer science; Path (computing); Network analysis; Critical path method; Process (computing); Power (physics); Benchmark (surveying); Node (physics); Electronic circuit; Grid; Electronic engineering; Electrical engineering; Engineering; Mathematics; Embedded system","score_opus":0.020360344627829957,"score_gpt":0.2073118645911856,"score_spread":0.18695151996335566,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101029991","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043114144,0.00025478873,0.954453,0.000004415243,0.0010319541,0.00048103393,0.000091416674,0.00043732443,0.00013194248],"genre_scores_gemma":[0.9982793,0.00006230845,0.001255824,0.00001326778,0.0000690668,0.000060295217,0.000019553383,0.000061810395,0.00017862396],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99787277,0.00013446028,0.000849772,0.00038609994,0.0003538594,0.00040305036],"domain_scores_gemma":[0.9988602,0.00027532587,0.00013202439,0.00040560972,0.00020775557,0.000119098826],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035623525,0.0004129738,0.0007453948,0.0009828844,0.0001505097,0.00015382703,0.00022458493,0.00018916414,0.000036137862],"category_scores_gemma":[0.0000015440241,0.00037107948,0.0001780444,0.001407662,0.00006782343,0.0002663611,9.3189345e-7,0.00032697004,0.000023811053],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000990955,0.000080308346,0.000041292744,0.00018052013,0.0006869685,0.000016577778,0.0001975356,0.97676224,0.009861346,0.000048150763,0.0006155151,0.011499669],"study_design_scores_gemma":[0.0005072397,0.00022603737,0.00013087798,0.00023497912,0.00040509476,0.000026145142,0.00012820713,0.98345137,0.014381456,0.000019454843,0.0001019286,0.00038719905],"about_ca_topic_score_codex":0.0005460073,"about_ca_topic_score_gemma":0.000025464875,"teacher_disagreement_score":0.9551651,"about_ca_system_score_codex":0.00016372609,"about_ca_system_score_gemma":0.000053976277,"threshold_uncertainty_score":0.9998741},"labels":[],"label_agreement":null},{"id":"W2102704825","doi":"10.1109/tcad.2004.828124","title":"Area Optimization of Delay-Optimized Structures Using Intrinsic Constraint Graphs","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Sizing; Block (permutation group theory); Computer science; Mathematical optimization; Routing (electronic design automation); Similarity (geometry); Constraint (computer-aided design); Optimization problem; Relation (database); Algorithm; Mathematics; Data mining; Artificial intelligence","score_opus":0.030453359302128807,"score_gpt":0.22006195759192956,"score_spread":0.18960859828980076,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102704825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03060397,0.00028909728,0.9673809,0.000002158671,0.0006098362,0.00065966125,0.00007155887,0.00033408467,0.000048723017],"genre_scores_gemma":[0.94497955,0.00019978046,0.054720256,0.000008160609,0.000018415692,0.000022838252,0.0000066516636,0.000042276726,0.0000020867444],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99839014,0.00011630509,0.00077169714,0.00026463438,0.00022165407,0.0002355495],"domain_scores_gemma":[0.9990816,0.00012253459,0.00017307016,0.00025720807,0.00026483007,0.00010073686],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00022968027,0.00032925216,0.0006206048,0.0005502877,0.000086066735,0.00005951265,0.0001578217,0.00024203032,0.000014167407],"category_scores_gemma":[0.0000036171843,0.00029459162,0.00012423107,0.000465752,0.00013830367,0.0001603961,9.981858e-7,0.00026690122,4.1549953e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025255971,0.000058114856,0.0000014773166,0.00013305173,0.00019516308,0.0000082713495,0.0002170395,0.9550849,0.03145833,0.00056492514,0.000013090073,0.012240377],"study_design_scores_gemma":[0.0011296292,0.0003894069,0.0000033258484,0.00060184184,0.00009281546,0.00017304516,0.00015151489,0.8946494,0.10204773,0.0004594571,0.0000021995252,0.00029965074],"about_ca_topic_score_codex":0.00019963292,"about_ca_topic_score_gemma":0.0000018329027,"teacher_disagreement_score":0.91437554,"about_ca_system_score_codex":0.0001184316,"about_ca_system_score_gemma":0.00008993037,"threshold_uncertainty_score":0.99995065},"labels":[],"label_agreement":null},{"id":"W2104038618","doi":"10.1109/tcad.2008.915532","title":"Fast Design Space Exploration Using Local Regression Modeling With Application to ASIPs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Design space exploration; Speedup; Computer science; Parallel computing; Benchmark (surveying); Cache; CPU cache; Space (punctuation); Inference; Cache-oblivious algorithm; Set (abstract data type); Microarchitecture; Point (geometry); Algorithm; Computer engineering; Cache algorithms; Mathematics; Artificial intelligence; Embedded system; Programming language","score_opus":0.0869615773731119,"score_gpt":0.2521887357295356,"score_spread":0.1652271583564237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104038618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0054619294,0.00007916435,0.99291325,0.000048819144,0.00032157887,0.0008900359,0.000005082725,0.00025498847,0.000025180781],"genre_scores_gemma":[0.9512379,0.000020123247,0.04851875,0.00004885017,0.000055171604,0.00007032661,0.0000022540585,0.00003109344,0.000015514139],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997473,0.0003704066,0.00061558635,0.00070782134,0.0004821015,0.00035106522],"domain_scores_gemma":[0.9982936,0.00022134131,0.00024742525,0.000509242,0.0005089911,0.00021941232],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00052079314,0.00036073802,0.000480656,0.00047141215,0.0005146082,0.00016157729,0.00040567337,0.0001515337,7.2702466e-7],"category_scores_gemma":[0.0000055137416,0.00028593323,0.00006393674,0.0010435771,0.000071105605,0.000729092,0.000004136456,0.00028273015,0.000006769532],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009280073,0.00009279149,0.0000039044685,0.000031017422,0.000033369368,0.000017132,0.000915342,0.86574525,0.018665498,0.0003697783,0.000014800931,0.11410186],"study_design_scores_gemma":[0.0004307754,0.000691142,0.0000030329797,0.00074645085,0.00002272509,0.0003731866,0.00029804424,0.98210025,0.014930604,0.00007562249,0.0000043958426,0.00032375532],"about_ca_topic_score_codex":0.00032035718,"about_ca_topic_score_gemma":0.000004897641,"teacher_disagreement_score":0.945776,"about_ca_system_score_codex":0.0001558075,"about_ca_system_score_gemma":0.00024546683,"threshold_uncertainty_score":0.9999593},"labels":[],"label_agreement":null},{"id":"W2108431736","doi":"10.1109/tcad.2010.2061250","title":"Decomposition-Based Vectorless Toggle Rate Computation for FPGA Circuits","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Stratix; Electronic circuit; Computation; Combinational logic; Gate array; Logic gate; Algorithm; Logic synthesis; Electronic engineering; Computer engineering; Computer hardware; Engineering; Electrical engineering","score_opus":0.020841038485976283,"score_gpt":0.23707811865186249,"score_spread":0.2162370801658862,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108431736","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10434874,0.00008036239,0.8890645,0.0000146113525,0.004535737,0.0012875419,0.00015352391,0.00046314194,0.00005185373],"genre_scores_gemma":[0.99473065,0.000017376746,0.0046404805,0.00003979405,0.0001562383,0.00025513011,0.000041876043,0.000095970296,0.000022492175],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99789447,0.00014551156,0.0008118357,0.00045066327,0.00026803947,0.00042946739],"domain_scores_gemma":[0.99807435,0.00078362593,0.00016619576,0.0003483513,0.00043734597,0.00019014301],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00058723346,0.00045802488,0.00062599743,0.0005426933,0.0002475845,0.00019409768,0.00025575657,0.00030345732,0.0000168497],"category_scores_gemma":[0.0000059945287,0.00043854618,0.00015040464,0.0004912224,0.000092417504,0.00028782157,8.4520843e-7,0.00047874692,0.000016663898],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030336862,0.00012456291,0.000006692912,0.00030163297,0.00013937324,0.0000040321343,0.00016615647,0.76203156,0.20152351,0.00008068409,0.0004221974,0.03516925],"study_design_scores_gemma":[0.0014141796,0.0004815593,0.00006823053,0.00030376975,0.00006739758,0.00002959996,0.00004018239,0.85013825,0.14687823,0.000033010827,0.00013276473,0.00041281522],"about_ca_topic_score_codex":0.0000644495,"about_ca_topic_score_gemma":0.000015852082,"teacher_disagreement_score":0.89038193,"about_ca_system_score_codex":0.00012280521,"about_ca_system_score_gemma":0.00013823748,"threshold_uncertainty_score":0.99980664},"labels":[],"label_agreement":null},{"id":"W2109356829","doi":"10.1109/tcad.2005.852680","title":"Fast detection of data retention faults and other SRAM cell open defects","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of British Columbia","funders":"Université de Bordeaux; Université de Montpellier; University of British Columbia","keywords":"Static random-access memory; Computer science; Spice; Data retention; Reduction (mathematics); Embedded system; Power (physics); Random access memory; Random access; Computer hardware; Electronic engineering; Engineering","score_opus":0.08542952895031618,"score_gpt":0.26888772569246083,"score_spread":0.18345819674214464,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109356829","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028753858,0.0002701388,0.9695768,0.000013887819,0.0004166819,0.00061169645,0.00005852383,0.00009980475,0.00019863358],"genre_scores_gemma":[0.9956067,0.00003332098,0.0041513145,0.00004547853,0.00005291087,0.000018017185,0.000004030878,0.000020310932,0.0000678696],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977765,0.00033834565,0.00067805644,0.00068055105,0.00027402295,0.00025251295],"domain_scores_gemma":[0.99825025,0.000285205,0.0003741688,0.0007457071,0.00022224901,0.00012244012],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085375155,0.0002589915,0.00046475334,0.00030005863,0.00020098504,0.00025359055,0.0009756092,0.00014838754,0.0000028535183],"category_scores_gemma":[0.000007955636,0.00022729652,0.00005553147,0.0005060039,0.000074773496,0.0009825808,0.000020113144,0.00023786703,0.000004373029],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008020154,0.00029748335,0.000048982372,0.00019251811,0.000091858616,0.0000052840346,0.0005977513,0.038945306,0.12210228,0.00024576046,0.000047692738,0.83741707],"study_design_scores_gemma":[0.0009064554,0.00064855994,0.000085622094,0.00053364085,0.00004670979,0.000114196846,0.00012959604,0.95156616,0.04550161,0.000046043886,0.00015204446,0.00026933613],"about_ca_topic_score_codex":0.0006552317,"about_ca_topic_score_gemma":0.00004818043,"teacher_disagreement_score":0.9668529,"about_ca_system_score_codex":0.000045997,"about_ca_system_score_gemma":0.00008815885,"threshold_uncertainty_score":0.92688835},"labels":[],"label_agreement":null},{"id":"W2109797003","doi":"10.1109/tcad.2003.818127","title":"Design and optimization of multithreshold cmos (mtcmos) circuits","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":187,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Electronic engineering; Subthreshold conduction; CMOS; Dissipation; Leakage (economics); Engineering; Very-large-scale integration; Computer science; Dynamic demand; Cluster analysis; Power (physics); Transistor; Electrical engineering; Voltage","score_opus":0.02538849318033979,"score_gpt":0.20657763934333515,"score_spread":0.18118914616299536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109797003","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013472283,0.00073059864,0.98306435,0.000002878977,0.0012249631,0.0011128854,0.000030149413,0.00024373137,0.00011815519],"genre_scores_gemma":[0.9823897,0.00046504152,0.016900359,0.000012352527,0.00002573271,0.000077725956,0.0000039117936,0.00007967545,0.000045524157],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976546,0.0003337147,0.0008949853,0.00041737902,0.0003318731,0.0003674092],"domain_scores_gemma":[0.9985959,0.00037955496,0.00018140845,0.00038519513,0.0002902844,0.00016767107],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006697161,0.00044383047,0.0007069589,0.00051972637,0.0001299172,0.00009230854,0.00018760344,0.00028339683,0.000023008539],"category_scores_gemma":[0.000009181674,0.00041012745,0.00007728457,0.0006197237,0.00012194499,0.00034606818,0.000001084917,0.00032426068,0.0000050346084],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016598251,0.00010393631,0.000011515822,0.00027152573,0.0001954773,0.0000064343217,0.00047489497,0.9598212,0.028643396,0.00012341725,0.0001231663,0.0102084195],"study_design_scores_gemma":[0.0011310604,0.0005105105,0.000011306216,0.00048901385,0.000078279925,0.00008900567,0.00011998789,0.90613,0.09101699,0.000013988708,0.00004090402,0.00036891276],"about_ca_topic_score_codex":0.000047616166,"about_ca_topic_score_gemma":0.0000013366924,"teacher_disagreement_score":0.96891737,"about_ca_system_score_codex":0.00010022575,"about_ca_system_score_gemma":0.000093293194,"threshold_uncertainty_score":0.9998351},"labels":[],"label_agreement":null},{"id":"W2110405757","doi":"10.1109/tcad.2005.860957","title":"Placement Algorithm in Analog-Layout Designs","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University; Dalhousie University","funders":"","keywords":"Computer science; Algorithm","score_opus":0.026449712335902133,"score_gpt":0.21781510018232786,"score_spread":0.19136538784642573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110405757","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0057917675,0.00045062546,0.99152994,0.000003931649,0.0006349033,0.00073273253,0.00006665006,0.00044257953,0.00034683922],"genre_scores_gemma":[0.99304473,0.000108226806,0.0065045822,0.00001294828,0.00006203153,0.000120784585,0.000010004322,0.000049792496,0.00008691821],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981187,0.00018829863,0.00076480856,0.0003308354,0.00024497384,0.00035236403],"domain_scores_gemma":[0.9992782,0.00017580572,0.00008417449,0.00026755958,0.000108196284,0.00008605384],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00042221215,0.00035201295,0.0005398063,0.0006090558,0.00007174122,0.00008627028,0.00018022381,0.00022638326,0.000014686853],"category_scores_gemma":[0.0000011297484,0.0003250045,0.000086392225,0.0005022311,0.000055650788,0.00014556963,6.9222443e-7,0.00033008272,0.0000071465993],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000150875085,0.00020985084,0.00001731032,0.000120409124,0.000102919344,0.000037699927,0.00017797071,0.8731887,0.032595344,0.00015351495,0.0009869413,0.09239429],"study_design_scores_gemma":[0.000747844,0.00050972804,0.00005809241,0.00043441931,0.00003400023,0.00005982307,0.00012092947,0.9405707,0.056839276,0.00011273598,0.00012057995,0.00039188316],"about_ca_topic_score_codex":0.00061218766,"about_ca_topic_score_gemma":0.000022506341,"teacher_disagreement_score":0.98725295,"about_ca_system_score_codex":0.00017963054,"about_ca_system_score_gemma":0.000046367117,"threshold_uncertainty_score":0.9999202},"labels":[],"label_agreement":null},{"id":"W2115095638","doi":"10.1109/tcad.2008.2003288","title":"Design-Specific Optimization Considering Supply and Threshold Voltage Variations","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science","score_opus":0.03502099396976653,"score_gpt":0.19715809126229353,"score_spread":0.162137097292527,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115095638","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010164789,0.00082554435,0.9862645,0.000008065579,0.0012854588,0.0008942245,0.000042037147,0.00043973426,0.00007564342],"genre_scores_gemma":[0.9760245,0.001595735,0.022074638,0.000016960777,0.00006492162,0.0000896082,0.000008511014,0.00007570675,0.00004943902],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980721,0.0001371199,0.000736417,0.00041113424,0.00028711886,0.0003561012],"domain_scores_gemma":[0.99878544,0.00037342074,0.000116143055,0.00034706082,0.00021456396,0.000163347],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003630925,0.00041097865,0.00055239064,0.0005267919,0.0003260736,0.00013639171,0.00015935602,0.00023095866,0.00002984914],"category_scores_gemma":[0.0000031251948,0.00039224306,0.000062969026,0.00052410207,0.00013411227,0.00043842098,0.0000017455035,0.00035282486,0.00000984443],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019851064,0.0000631849,0.000018415112,0.0000861413,0.00014482389,0.000023607368,0.00079251506,0.9707959,0.022823686,0.00013347987,0.00048351375,0.004614837],"study_design_scores_gemma":[0.00086952007,0.00030884595,0.000039606264,0.00028767277,0.00004274217,0.00031417861,0.00008785154,0.97717184,0.0203709,0.00001745468,0.00009603723,0.00039333515],"about_ca_topic_score_codex":0.00004584158,"about_ca_topic_score_gemma":0.0000014016277,"teacher_disagreement_score":0.9658597,"about_ca_system_score_codex":0.00012022389,"about_ca_system_score_gemma":0.000079990845,"threshold_uncertainty_score":0.99985296},"labels":[],"label_agreement":null},{"id":"W2116518941","doi":"10.1109/tcad.2005.862748","title":"Force-Directed Methods for Generic Placement","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computation; Computer science; Placement; Cluster analysis; Minification; Mathematical optimization; Algorithm; Mathematics; Physical design; Artificial intelligence; Embedded system","score_opus":0.03467480259999626,"score_gpt":0.2627210986315455,"score_spread":0.22804629603154927,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116518941","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012072691,0.00072849594,0.994521,0.000003893153,0.0010374236,0.001196129,0.000082734725,0.0010287632,0.0001942784],"genre_scores_gemma":[0.8735674,0.00012415393,0.12530012,0.000017151002,0.000113368056,0.00047085586,0.000021188513,0.00008320248,0.0003025436],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983943,0.00019940488,0.000651371,0.00030493992,0.00014032482,0.00030964674],"domain_scores_gemma":[0.99899393,0.00037817852,0.00009680395,0.00025429123,0.00019634215,0.00008042557],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004895951,0.00032750002,0.00052639376,0.00034759555,0.000114155366,0.000081939266,0.00015623945,0.00020394911,0.000009216138],"category_scores_gemma":[0.0000024954772,0.00029129087,0.00012830725,0.00028849748,0.000041149106,0.00010032817,6.542418e-7,0.00017769822,0.0000023966245],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003027113,0.00011172138,0.0000013695296,0.00026179512,0.0002046773,0.0000025363715,0.00010419532,0.61574584,0.22809854,0.000195895,0.0028327669,0.1524104],"study_design_scores_gemma":[0.0005231153,0.00046680772,0.0000045909637,0.00017365643,0.000059508435,0.000029054927,0.00003501829,0.8203485,0.17719254,0.0001328068,0.00075511244,0.00027926167],"about_ca_topic_score_codex":0.00013309423,"about_ca_topic_score_gemma":0.0000040700006,"teacher_disagreement_score":0.87236017,"about_ca_system_score_codex":0.0001165468,"about_ca_system_score_gemma":0.00003690923,"threshold_uncertainty_score":0.9999539},"labels":[],"label_agreement":null},{"id":"W2116879325","doi":"10.1109/tcad.2009.2034499","title":"Comparison Study of Performance of Parallel Steady State Solver on Different Computer Architectures","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Solver; Multiprocessing; Computer science; Parallel computing; Nonlinear system; Steady state (chemistry); Distributed memory; State (computer science); Shared memory; Computational science; Algorithm; Programming language","score_opus":0.040769243670703025,"score_gpt":0.26979945721154824,"score_spread":0.2290302135408452,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116879325","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32902288,0.000046125035,0.6697204,0.000010915246,0.00033675955,0.00067923794,0.00000900575,0.00014713813,0.000027495917],"genre_scores_gemma":[0.9848273,0.000033729535,0.015012443,0.000036645837,0.000024277026,0.000019801351,0.000002075352,0.000016320902,0.000027454977],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99673325,0.0005548503,0.0012584409,0.0005717718,0.00057064404,0.00031106934],"domain_scores_gemma":[0.9978553,0.00036491864,0.00063885516,0.00064668205,0.00037538877,0.000118847376],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004509727,0.00041841494,0.0010299338,0.0006170901,0.00014767027,0.00009255664,0.00072575995,0.00012049285,0.0000018960985],"category_scores_gemma":[0.0000026185846,0.00032473454,0.00012490396,0.00049675273,0.00008285773,0.00011968524,0.0000074131613,0.00037774947,0.0000011488321],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011411541,0.00186876,0.000104495506,0.00006646222,0.0001290381,0.0000030049948,0.002130329,0.90668046,0.0011578386,0.00019660752,0.00007264498,0.08747623],"study_design_scores_gemma":[0.0012406992,0.011585231,0.0011483384,0.00054510834,0.000027660632,0.000013855779,0.000078456906,0.9667212,0.018293675,0.000046975285,0.0000059516597,0.000292864],"about_ca_topic_score_codex":0.00008737457,"about_ca_topic_score_gemma":0.0000032181804,"teacher_disagreement_score":0.65580434,"about_ca_system_score_codex":0.000050677947,"about_ca_system_score_gemma":0.00006415829,"threshold_uncertainty_score":0.9999205},"labels":[],"label_agreement":null},{"id":"W2118049955","doi":"10.1109/tcad.2009.2013270","title":"Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Voltage; Computer science; Chip; Partition (number theory); Power (physics); Heuristic; Reduction (mathematics); Table (database); Embedded system; Engineering; Electrical engineering; Mathematics; Data mining; Artificial intelligence","score_opus":0.017556278889061423,"score_gpt":0.2115064228087039,"score_spread":0.1939501439196425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118049955","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007373954,0.00019678132,0.98779744,0.000011924187,0.0014455965,0.0022454357,0.00012091417,0.0006481363,0.00015983406],"genre_scores_gemma":[0.9959992,0.0000478198,0.0031625514,0.000043111737,0.00012944144,0.00046517726,0.000016336198,0.000080851,0.000055514054],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974946,0.00016437432,0.0009385712,0.00054257957,0.00035350936,0.000506359],"domain_scores_gemma":[0.99826616,0.00054558564,0.00019223886,0.0004986777,0.0003007356,0.00019663092],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00055822876,0.0005251497,0.0007365597,0.0004947167,0.00029440504,0.0001875441,0.00030790418,0.00029005815,0.000008422076],"category_scores_gemma":[0.0000056876984,0.00047329307,0.0001551513,0.0005047991,0.00006320259,0.000277565,8.1006715e-7,0.00035659265,0.000037353395],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008156281,0.00014375246,0.0000052304677,0.00028799335,0.00018730805,0.0000063934654,0.00035329207,0.95829296,0.02601014,0.0006397942,0.0009777722,0.013013782],"study_design_scores_gemma":[0.0012880679,0.0013821012,0.000044539018,0.0010897222,0.00008013,0.000054837914,0.00014609106,0.96108454,0.034122285,0.000052744876,0.00015591462,0.0004990368],"about_ca_topic_score_codex":0.000021338794,"about_ca_topic_score_gemma":0.0000020589414,"teacher_disagreement_score":0.9886252,"about_ca_system_score_codex":0.00024382235,"about_ca_system_score_gemma":0.00008280521,"threshold_uncertainty_score":0.9997719},"labels":[],"label_agreement":null},{"id":"W2118230018","doi":"10.1109/tcad.2010.2041839","title":"Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Modulo; Computer science; Bit (key); Arithmetic; Parallel computing; Computer hardware; Programming language; Theoretical computer science; Mathematics; Discrete mathematics; Computer security","score_opus":0.06306565625064503,"score_gpt":0.28423230625495444,"score_spread":0.2211666500043094,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118230018","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019055054,0.00010462855,0.9716418,0.000023641147,0.0052930126,0.0032426522,0.00010213241,0.0005239173,0.000013182665],"genre_scores_gemma":[0.83501446,0.0000031623601,0.16445135,0.000039435752,0.00015029644,0.00020385394,0.000012551887,0.00005422753,0.00007069125],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99628276,0.0004942194,0.0011570822,0.0010678688,0.0004417994,0.00055629265],"domain_scores_gemma":[0.9954719,0.0013861507,0.0005967858,0.0009655658,0.0013781679,0.00020143743],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0033694936,0.00048447572,0.00074813515,0.00084678375,0.0008250137,0.0009933695,0.0010178534,0.0003609144,0.0000024639085],"category_scores_gemma":[0.00004439125,0.00043613618,0.00024447404,0.00085886073,0.00019914849,0.00068111287,0.000007995155,0.00041202668,0.000002557832],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009359778,0.0004428481,0.0000181564,0.0008120737,0.00035085206,0.0000048335805,0.0023444642,0.07510553,0.6775854,0.03611265,0.0007544729,0.20637508],"study_design_scores_gemma":[0.00071043946,0.0005640613,0.000006283549,0.00050315977,0.000050751907,0.00007952565,0.00013132997,0.863775,0.1318875,0.0016557196,0.00020562587,0.00043058005],"about_ca_topic_score_codex":0.00008410638,"about_ca_topic_score_gemma":0.000011489473,"teacher_disagreement_score":0.8159594,"about_ca_system_score_codex":0.0001418696,"about_ca_system_score_gemma":0.0004095956,"threshold_uncertainty_score":0.999809},"labels":[],"label_agreement":null},{"id":"W2118890464","doi":"10.1109/43.892852","title":"Fast and efficient parametric modeling of contact-to-substrate coupling","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Substrate coupling; Computer science; Parametric model; Parametric statistics; Coupling (piping); Backplane; Speedup; Microstrip; Substrate (aquarium); Electronic engineering; Layer (electronics); Parallel computing; Computer hardware; Materials science; Mechanical engineering; Engineering","score_opus":0.021312560546703597,"score_gpt":0.20986690074111852,"score_spread":0.18855434019441492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118890464","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49669203,0.0003399411,0.5024257,0.0000018031946,0.00014336503,0.00028073534,0.000016993334,0.000056899626,0.000042574495],"genre_scores_gemma":[0.9990353,0.00018192358,0.0007031571,0.0000037428283,0.000015256817,0.000020818095,0.0000018950864,0.000023377102,0.000014556397],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985934,0.00007153315,0.0006140172,0.0002864404,0.00020154694,0.0002330866],"domain_scores_gemma":[0.99922204,0.00024648604,0.000051327977,0.00022087398,0.00012378224,0.00013548559],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028637398,0.00023554823,0.00048018794,0.00027905937,0.0000897244,0.000048761314,0.000108406064,0.000119170945,0.000024073552],"category_scores_gemma":[0.0000026969797,0.0002106487,0.000057042853,0.00048466297,0.00003212608,0.00005578165,7.6060184e-7,0.00023164248,0.000002943515],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004363461,0.00008346574,0.0000040215223,0.00016143495,0.000055636257,0.0000019741183,0.00026111206,0.92311126,0.041804902,0.000019541256,0.0000062801623,0.034446735],"study_design_scores_gemma":[0.00047749912,0.000667153,0.00004489701,0.0005938432,0.000037304533,0.000022036666,0.00010693867,0.97853816,0.019312661,0.000009910673,0.0000028883305,0.00018673159],"about_ca_topic_score_codex":0.0001780387,"about_ca_topic_score_gemma":0.0000041119147,"teacher_disagreement_score":0.50234324,"about_ca_system_score_codex":0.000041203486,"about_ca_system_score_gemma":0.00003045852,"threshold_uncertainty_score":0.85900044},"labels":[],"label_agreement":null},{"id":"W2118952760","doi":"10.1109/tcad.2008.2006091","title":"Automated Scan Chain Division for Reducing Shift and Capture Power During Broadside At-Speed Test","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Scan chain; Automatic test pattern generation; Fault coverage; Division (mathematics); Broadside; Power (physics); Computer science; SIGNAL (programming language); Fault (geology); Algorithm; Real-time computing; Engineering; Electronic circuit; Integrated circuit; Electrical engineering; Arithmetic; Mathematics","score_opus":0.02896202890509353,"score_gpt":0.2295475162427321,"score_spread":0.20058548733763856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118952760","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24254745,0.00028645204,0.755333,0.00004119417,0.0005635665,0.0006254947,0.000037213173,0.00052787777,0.000037749407],"genre_scores_gemma":[0.99793166,0.000040146944,0.0017221643,0.000040007777,0.000045189394,0.00003307807,0.0000046569185,0.000038762362,0.00014436217],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973481,0.00020726975,0.00077645044,0.00082033477,0.00034865746,0.0004991848],"domain_scores_gemma":[0.99785256,0.00083680206,0.00031431916,0.00046855508,0.00028197773,0.00024579332],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00051279535,0.00042208517,0.00064386614,0.00045122879,0.0008363044,0.00020458637,0.00040618115,0.00019057997,0.0000029662067],"category_scores_gemma":[0.00003485103,0.00036964566,0.00012552126,0.00058513763,0.00013082412,0.00038729838,0.000009226487,0.00029702426,0.000003079677],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004238405,0.0011378783,0.0014287288,0.0010640074,0.0005904422,0.00039936329,0.01457349,0.43471906,0.45553502,0.00081088365,0.0009526919,0.088746026],"study_design_scores_gemma":[0.0013514269,0.000704826,0.002092092,0.0010285117,0.000028286437,0.0009123622,0.000112656984,0.977538,0.015700383,0.000028600325,0.00001538647,0.00048748648],"about_ca_topic_score_codex":0.00045042066,"about_ca_topic_score_gemma":0.000010389101,"teacher_disagreement_score":0.7553842,"about_ca_system_score_codex":0.00015061995,"about_ca_system_score_gemma":0.0001393566,"threshold_uncertainty_score":0.99987555},"labels":[],"label_agreement":null},{"id":"W2119581103","doi":"10.1109/tcad.2009.2016546","title":"Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada); University of Toronto","funders":"","keywords":"Estimator; Chip; Autocorrelation; Computer science; Leakage (economics); Mathematics; Statistics; Telecommunications","score_opus":0.03969273568825802,"score_gpt":0.2360475379050289,"score_spread":0.19635480221677087,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119581103","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03059149,0.00042104753,0.9650183,0.000011477355,0.002232936,0.0012004755,0.00005156892,0.00044457527,0.000028132368],"genre_scores_gemma":[0.9860286,0.000088096574,0.0136116035,0.00001704842,0.000058732516,0.00009940953,0.000015748392,0.000049254293,0.000031513726],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981614,0.00007943006,0.00083415944,0.00034876898,0.00025846838,0.00031777282],"domain_scores_gemma":[0.99894035,0.00025101932,0.00017324272,0.0002810183,0.00023012242,0.00012422001],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00042330456,0.00037972533,0.00050696795,0.00041176568,0.00018316096,0.00012755718,0.00014341269,0.00018976784,0.0000026874552],"category_scores_gemma":[0.000007964633,0.00035550003,0.000102317535,0.0002517855,0.000045013825,0.000395597,5.887e-7,0.0003411219,0.0000073686624],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050784107,0.00006981249,0.0000012009568,0.00019343567,0.00007177364,0.0000015834768,0.0007324894,0.91640717,0.0117282495,0.00020529685,0.00016647526,0.070371754],"study_design_scores_gemma":[0.00092206907,0.0006274402,0.000010441662,0.0006421946,0.00007936224,0.0000385116,0.000052519066,0.985872,0.011168672,0.00021977148,0.000015423346,0.00035163283],"about_ca_topic_score_codex":0.000011407421,"about_ca_topic_score_gemma":0.0000032512808,"teacher_disagreement_score":0.9554371,"about_ca_system_score_codex":0.00016824229,"about_ca_system_score_gemma":0.000089567075,"threshold_uncertainty_score":0.9998897},"labels":[],"label_agreement":null},{"id":"W2121209755","doi":"10.1109/tcad.2010.2061553","title":"Advanced Variance Reduction and Sampling Techniques for Efficient Statistical Timing Analysis","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Probabilistic and Robust Engineering Design","field":"Decision Sciences","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"IGNIS Innovation (Canada)","funders":"","keywords":"Control variates; Variance reduction; Quantile; Monte Carlo method; Random variate; Computer science; Reduction (mathematics); Statistics; Sampling (signal processing); Variance (accounting); Algorithm; Importance sampling; Mathematics; Markov chain Monte Carlo; Random variable; Hybrid Monte Carlo","score_opus":0.08450524157312866,"score_gpt":0.32439264676199175,"score_spread":0.2398874051888631,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121209755","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008417273,0.000062987725,0.9894007,0.000018993947,0.0011261433,0.0007372068,0.000116132454,0.00010626855,0.000014325788],"genre_scores_gemma":[0.82536715,0.000011781372,0.1744189,0.00000602857,0.00004755793,0.00007796682,0.0000035491225,0.000014772062,0.00005227528],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977261,0.00017361963,0.0008321435,0.0006127709,0.00041635288,0.00023900748],"domain_scores_gemma":[0.99646974,0.0022334768,0.00023761431,0.0003753151,0.0005427847,0.00014106942],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020851137,0.00023167956,0.00060063327,0.00064008567,0.00024175494,0.0002180091,0.00021922271,0.00017129908,0.00001089634],"category_scores_gemma":[0.00016921622,0.00017430028,0.00010106556,0.0008590323,0.00014730402,0.00011289412,0.0000020299917,0.00028668664,0.0000013339188],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053491385,0.00009254721,0.0000030486544,0.00004069103,0.00016075042,0.0000013572835,0.00019407771,0.799767,0.03941937,0.0033725842,0.000039901908,0.15685517],"study_design_scores_gemma":[0.00029274204,0.00034363635,0.00004484513,0.00009831758,0.00018387118,0.00004599559,0.00016165104,0.99078643,0.007019431,0.0006842595,0.00012451732,0.00021428445],"about_ca_topic_score_codex":0.000051543553,"about_ca_topic_score_gemma":0.0000018795058,"teacher_disagreement_score":0.8169499,"about_ca_system_score_codex":0.00003802549,"about_ca_system_score_gemma":0.00007839902,"threshold_uncertainty_score":0.7107759},"labels":[],"label_agreement":null},{"id":"W2121845874","doi":"10.1109/tcad.2008.923635","title":"A Linear-Time Approach for Static Timing Analysis Covering All Process Corners","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Process (computing); Process corners; Computer science; Network analysis; Static analysis; Delay calculation; Algorithm; Control theory (sociology); Engineering; Propagation delay; Embedded system; Electrical engineering; Artificial intelligence","score_opus":0.04499501525916132,"score_gpt":0.23578543633198518,"score_spread":0.19079042107282385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121845874","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06938383,0.00011958871,0.9285807,0.0000023096752,0.0003911029,0.0010047501,0.00009574688,0.00035247413,0.000069513495],"genre_scores_gemma":[0.98755616,0.00007974942,0.011859425,0.000019659987,0.000049721722,0.0002227001,0.000034019424,0.00007599632,0.00010256382],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979424,0.000101459955,0.0007715952,0.00043956647,0.0003171456,0.00042785532],"domain_scores_gemma":[0.9988095,0.00029680657,0.00014887245,0.00032371754,0.0002615687,0.00015951852],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003829125,0.0004163729,0.00084714004,0.0007273041,0.00018137235,0.00007106637,0.00024316087,0.00018644663,0.00000934249],"category_scores_gemma":[0.000004706299,0.0003773808,0.00019261483,0.0010510058,0.00008127235,0.00028687753,9.090596e-7,0.00027866894,0.0000070685587],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000038044192,0.0001059376,0.000012894745,0.00044319095,0.001340431,0.0000069481243,0.0011759474,0.98581254,0.00824203,0.0000051054863,0.00016589409,0.0026510328],"study_design_scores_gemma":[0.0008002382,0.00036861165,0.000012636626,0.0001575749,0.00041852935,0.00006469522,0.00016642014,0.9858489,0.011737591,0.0000032069236,0.00002774463,0.00039383437],"about_ca_topic_score_codex":0.00006425494,"about_ca_topic_score_gemma":0.0000011476869,"teacher_disagreement_score":0.91817236,"about_ca_system_score_codex":0.00015210123,"about_ca_system_score_gemma":0.000090064364,"threshold_uncertainty_score":0.9998678},"labels":[],"label_agreement":null},{"id":"W2122035961","doi":"10.1109/tcad.2006.882595","title":"Dual-Threshold CAD Framework for Subthreshold Leakage Power Aware FPGAs","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Computer science; Subthreshold conduction; Dual (grammatical number); CAD; Embedded system; Leakage (economics); Computer architecture; Transistor; Engineering; Electrical engineering; Voltage","score_opus":0.028174232161904938,"score_gpt":0.23851146466711085,"score_spread":0.21033723250520592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122035961","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05045468,0.00055123284,0.94234765,0.000014099139,0.0043008127,0.0013916973,0.00016002281,0.0005963941,0.0001833949],"genre_scores_gemma":[0.9948066,0.00010909798,0.0044408916,0.00005538905,0.00018688073,0.000119642886,0.000011547393,0.00014566255,0.00012429428],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970776,0.00007467622,0.0010935189,0.00055954116,0.00043594217,0.0007587593],"domain_scores_gemma":[0.99790406,0.0007139944,0.000163818,0.0006092519,0.00033114405,0.00027771245],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00097155734,0.00060749194,0.0008153457,0.00066842046,0.00024080758,0.00016721673,0.00031754482,0.00055667985,0.000031118412],"category_scores_gemma":[0.000007969026,0.0005545317,0.00021177683,0.000698036,0.0001165064,0.00033095822,0.0000019108345,0.00071767665,0.000024087158],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019655096,0.00032706835,0.000045285888,0.0007328799,0.00071142166,0.00008118109,0.0014892188,0.93516827,0.034775287,0.0028090426,0.0030936939,0.020570073],"study_design_scores_gemma":[0.002389486,0.0019476434,0.00012383936,0.0019758896,0.00018946695,0.00024757255,0.0007875822,0.8454676,0.1437224,0.0003640711,0.0013228311,0.0014615665],"about_ca_topic_score_codex":0.00005977398,"about_ca_topic_score_gemma":0.000012406936,"teacher_disagreement_score":0.9443519,"about_ca_system_score_codex":0.00021684263,"about_ca_system_score_gemma":0.000083417144,"threshold_uncertainty_score":0.9996906},"labels":[],"label_agreement":null},{"id":"W2123198997","doi":"10.1109/tcad.2009.2023198","title":"Real-Time Lossless Compression for Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Lossless compression; Computer science; Lossy compression; Observability; Background debug mode interface; Embedded system; Metric (unit); Data compression; Computer engineering; Algorithm; Programming language; Engineering; Operating system; Mathematics","score_opus":0.0366892651194447,"score_gpt":0.25155631622908436,"score_spread":0.21486705110963966,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123198997","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013599067,0.00012347643,0.9840364,0.000062903615,0.0007529314,0.0008201345,0.000031491745,0.00038803255,0.00018555802],"genre_scores_gemma":[0.9949256,0.00005136493,0.00463788,0.0000857268,0.000088891495,0.000040350737,0.000005887949,0.000022011425,0.00014225021],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975118,0.00028147086,0.0007665705,0.0006744021,0.00032912436,0.00043660178],"domain_scores_gemma":[0.99783754,0.0007132055,0.0002987167,0.000544962,0.00040429214,0.0002012665],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00058736745,0.00037015928,0.0006594797,0.00036051372,0.00034329735,0.00028524318,0.00063417235,0.00019965664,0.0000038267535],"category_scores_gemma":[0.000010340609,0.00031283786,0.00016397881,0.00051493186,0.00006199564,0.00039035134,0.0000025476963,0.00024024468,0.000009385302],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013469677,0.00045271282,0.00000951219,0.00012971753,0.00010585343,0.00002067083,0.00055248477,0.09727875,0.2416706,0.0024078984,0.0006050961,0.65675324],"study_design_scores_gemma":[0.0009577359,0.0013443452,0.00008231021,0.0007729263,0.000034433848,0.00011001709,0.0000422215,0.9742202,0.0215975,0.00040148877,0.000052564003,0.00038422088],"about_ca_topic_score_codex":0.00014193231,"about_ca_topic_score_gemma":0.000001232585,"teacher_disagreement_score":0.9813266,"about_ca_system_score_codex":0.000077863144,"about_ca_system_score_gemma":0.000135861,"threshold_uncertainty_score":0.99993235},"labels":[],"label_agreement":null},{"id":"W2123766056","doi":"10.1109/tcad.2002.805727","title":"A simplified model for the effect of interfinger metal on maximum temperature rise in a multifinger bipolar transistor","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Common emitter; Bipolar junction transistor; Materials science; Substrate (aquarium); Optoelectronics; Interconnection; Representation (politics); Thermal; Transistor; Reduction (mathematics); Computer science; Thermodynamics; Electrical engineering; Physics; Voltage","score_opus":0.026939785143039307,"score_gpt":0.23499218104106273,"score_spread":0.20805239589802343,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123766056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08184559,0.0018843773,0.9134992,0.0000032231355,0.0010765096,0.0014769151,0.00012713975,0.00006830407,0.000018736737],"genre_scores_gemma":[0.99897075,0.000117790216,0.00048367176,0.000015418125,0.00002303309,0.00027196197,0.0000029408618,0.00006285005,0.000051584313],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99812293,0.0002682773,0.00071958196,0.00036114117,0.0002195452,0.00030855075],"domain_scores_gemma":[0.9984342,0.00089775416,0.00012391595,0.000358833,0.00011251179,0.000072782845],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006794229,0.00040639573,0.0007050114,0.00031025283,0.00009785266,0.00004586764,0.0002152441,0.00021458727,0.0000068291192],"category_scores_gemma":[0.000011883218,0.00028137278,0.00018473585,0.00032592413,0.00007368839,0.00012701208,4.8527835e-7,0.0004141621,0.0000011269557],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010709126,0.00008202833,0.000004643788,0.0003362521,0.00027623278,0.0000021024016,0.0006004231,0.8291756,0.15052123,0.0000836543,0.000046861485,0.018763907],"study_design_scores_gemma":[0.0016424758,0.0008603379,0.0000030189499,0.0005125019,0.00013023664,0.000014641663,0.00013754072,0.866886,0.1293111,0.000029753737,0.00019761852,0.00027474362],"about_ca_topic_score_codex":0.00003855319,"about_ca_topic_score_gemma":0.0000098926685,"teacher_disagreement_score":0.91712517,"about_ca_system_score_codex":0.00010940698,"about_ca_system_score_gemma":0.000037705333,"threshold_uncertainty_score":0.9999638},"labels":[],"label_agreement":null},{"id":"W2125125126","doi":"10.1109/tcad.2007.911334","title":"Quantum Circuit Simplification and Level Compaction","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":257,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; University of New Brunswick; University of Waterloo","funders":"","keywords":"Toffoli gate; Quantum gate; Quantum circuit; Computer science; Quantum algorithm; Electronic circuit; Quantum computer; Heuristic; Quantum; Heuristics; Controlled NOT gate; Algorithm; Quantum Fourier transform; Quantum error correction; Theoretical computer science; Topology (electrical circuits); Mathematics; Physics; Quantum mechanics","score_opus":0.07469204808052234,"score_gpt":0.24353887815716968,"score_spread":0.16884683007664736,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125125126","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0757736,0.00024746652,0.9219114,0.0000736836,0.0011973561,0.00047477699,0.000032882133,0.00025765397,0.000031150736],"genre_scores_gemma":[0.9935659,0.00013953203,0.0060324324,0.00006683385,0.000085492975,0.000022849825,0.0000039958504,0.000025324156,0.00005761455],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99747354,0.0003671115,0.0006938385,0.0007015792,0.0004034561,0.00036049137],"domain_scores_gemma":[0.9982039,0.0004529375,0.00029824732,0.0005385417,0.0002958575,0.00021054456],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00048117625,0.00037325767,0.0005566324,0.00045806717,0.0005338866,0.0001948324,0.00041887639,0.00019098962,0.0000026541518],"category_scores_gemma":[0.0000074122263,0.00032149465,0.00009867267,0.0006220472,0.00017024916,0.00031993721,0.0000054546426,0.00044668597,0.000007179349],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049679213,0.0006470884,0.00007604151,0.0002478238,0.0003256846,0.000068186935,0.004079896,0.49380887,0.030633237,0.010125541,0.00059679605,0.45934117],"study_design_scores_gemma":[0.0006411405,0.00067382684,0.00083476194,0.00023820417,0.00002042163,0.00092868163,0.00007571053,0.99247545,0.0032616297,0.00037962012,0.000120066376,0.00035046297],"about_ca_topic_score_codex":0.0003362738,"about_ca_topic_score_gemma":0.0000025041913,"teacher_disagreement_score":0.9177923,"about_ca_system_score_codex":0.000069177244,"about_ca_system_score_gemma":0.0001446602,"threshold_uncertainty_score":0.9999237},"labels":[],"label_agreement":null},{"id":"W2125630634","doi":"10.1109/tcad.2006.883926","title":"Generalized Power-Delay Metrics in Deep Submicron CMOS Designs","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"CMOS; Metric (unit); Set (abstract data type); Computer science; Power (physics); Product (mathematics); Algorithm; Electrical engineering; Mathematics; Engineering; Physics; Programming language","score_opus":0.029103809409067597,"score_gpt":0.22690948213104978,"score_spread":0.19780567272198218,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125630634","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15580977,0.00094037375,0.8397318,0.000004074,0.002138027,0.0008622889,0.000025843829,0.00033307855,0.00015471519],"genre_scores_gemma":[0.9941931,0.00030038753,0.005192238,0.000031787353,0.000060521652,0.00005506374,0.000006528638,0.00010302949,0.000057393387],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99682313,0.00024777203,0.0012734968,0.00049918785,0.00044375952,0.0007126787],"domain_scores_gemma":[0.9983794,0.0005122557,0.00015956044,0.00047102396,0.00024126892,0.00023648102],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014284839,0.0005553366,0.000835959,0.0016218147,0.00012224315,0.00012788424,0.0003589546,0.00040698465,0.000028433578],"category_scores_gemma":[0.000007832835,0.00051499676,0.00013910279,0.0018018568,0.000086827735,0.00033489376,0.0000018013076,0.00061180786,0.00002587292],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000987091,0.00023559085,0.000076451295,0.00019996017,0.000259703,0.000100373414,0.0010087783,0.8563114,0.098553926,0.00019671059,0.0002951291,0.04266329],"study_design_scores_gemma":[0.0023587935,0.00082165055,0.00019888909,0.00044771688,0.00007378105,0.00018807841,0.0002902551,0.8730885,0.12142482,0.000025572188,0.0002772808,0.0008046928],"about_ca_topic_score_codex":0.00025720903,"about_ca_topic_score_gemma":0.00004456414,"teacher_disagreement_score":0.83838326,"about_ca_system_score_codex":0.00041769067,"about_ca_system_score_gemma":0.00008388417,"threshold_uncertainty_score":0.99973017},"labels":[],"label_agreement":null},{"id":"W2130056453","doi":"10.1109/43.838996","title":"Time-domain thermal noise simulation of switched capacitor circuits and delta-sigma modulators","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Waveform; Time domain; Noise (video); Electronic engineering; Computer science; Delta-sigma modulation; Electronic circuit; Algorithm; Computation; Dither; White noise; Noise generator; Control theory (sociology); Noise shaping; Engineering; Electrical engineering; Telecommunications","score_opus":0.0178501335143002,"score_gpt":0.2029002222483071,"score_spread":0.18505008873400688,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130056453","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31078932,0.00035575754,0.68767065,0.0000011778253,0.00030703325,0.0004972957,0.00008175624,0.00015758077,0.0001394022],"genre_scores_gemma":[0.9994853,0.000079825746,0.00010791314,0.000012958875,0.00008482043,0.000036856774,0.000010508351,0.00007229659,0.00010951502],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976657,0.00029624082,0.0008990313,0.00042513703,0.00034291195,0.0003709592],"domain_scores_gemma":[0.9986916,0.00040429286,0.00015023442,0.00033619461,0.00021066095,0.00020701779],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00046718595,0.0004543083,0.0007944881,0.00037390186,0.0001444723,0.00006699162,0.00018307884,0.00031341723,0.00008399928],"category_scores_gemma":[0.0000041065728,0.00041753732,0.00014032426,0.00042988165,0.00015980366,0.00024602827,8.3021877e-7,0.00032585976,0.000013858303],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030254712,0.00008584852,0.000008692527,0.00015514443,0.0002486242,0.000007775191,0.00073999184,0.8198167,0.09859207,0.00007971075,0.000044446067,0.08019072],"study_design_scores_gemma":[0.001089782,0.00050802215,0.0000849899,0.00043189083,0.00011770812,0.00005134429,0.00019920077,0.9811204,0.015775388,0.00011884636,0.00005188719,0.00045053771],"about_ca_topic_score_codex":0.00014054394,"about_ca_topic_score_gemma":0.0000030533356,"teacher_disagreement_score":0.68869597,"about_ca_system_score_codex":0.00009137466,"about_ca_system_score_gemma":0.000063481784,"threshold_uncertainty_score":0.9998276},"labels":[],"label_agreement":null},{"id":"W2130070545","doi":"10.1109/tcad.2004.836735","title":"Reversible Cascades With Minimal Garbage","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":214,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Victoria","funders":"","keywords":"Garbage; Heuristics; Benchmark (surveying); Computer science; Function (biology); Garbage collection; Parallel computing; Algorithm; Programming language","score_opus":0.02111487469034606,"score_gpt":0.21679834585296465,"score_spread":0.19568347116261858,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130070545","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042167243,0.0001987885,0.9559846,0.000101495134,0.00077228475,0.00043766433,0.000017940016,0.00024960787,0.000070391434],"genre_scores_gemma":[0.95063555,0.000027233442,0.049072064,0.00007654059,0.000064828244,0.000018893494,0.0000012943179,0.00002482327,0.00007877708],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978495,0.00019784803,0.0005025555,0.0006464408,0.00040612163,0.00039753102],"domain_scores_gemma":[0.9986145,0.00023951913,0.00020685166,0.0005238839,0.00022812598,0.000187124],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00038350705,0.00036523188,0.0005094605,0.00037851714,0.0002827362,0.00025934618,0.0005710452,0.0001471424,0.000002955992],"category_scores_gemma":[0.0000029782323,0.00027019475,0.00010145176,0.0007433715,0.00012652627,0.00025932371,0.000004918604,0.00041714974,0.0000076864235],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039773495,0.00027002662,0.0000054386987,0.0001043727,0.00017488824,0.00011552252,0.001262837,0.93499607,0.004832025,0.0020432372,0.0000923536,0.056063477],"study_design_scores_gemma":[0.0018197709,0.002808477,0.00005878082,0.0011264032,0.00004272702,0.00096439297,0.00016116665,0.9687393,0.023330858,0.00024322396,0.00015826164,0.00054666627],"about_ca_topic_score_codex":0.00036094815,"about_ca_topic_score_gemma":0.000006875265,"teacher_disagreement_score":0.9084683,"about_ca_system_score_codex":0.000082955645,"about_ca_system_score_gemma":0.00023917817,"threshold_uncertainty_score":0.999975},"labels":[],"label_agreement":null},{"id":"W2135733515","doi":"10.1109/tcad.2010.2096593","title":"Fast Vectorless Power Grid Verification Under an RLC Model","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"RLC circuit; Computer science; Grid; Scalability; Process (computing); Power (physics); Node (physics); Power grid; Voltage; Electronic engineering; Electrical engineering; Engineering; Mathematics; Programming language; Capacitor","score_opus":0.049932091409427865,"score_gpt":0.21319882404320328,"score_spread":0.16326673263377542,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135733515","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07963597,0.00011098072,0.9166206,0.0000024548851,0.002182822,0.0005297142,0.000070188915,0.000446663,0.00040061396],"genre_scores_gemma":[0.9970693,0.00007991202,0.0025428217,0.00002081089,0.00005628108,0.00007959963,0.000010625321,0.00008375528,0.00005692082],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981307,0.00014879054,0.0006568216,0.00041923052,0.00028806805,0.0003564319],"domain_scores_gemma":[0.99886256,0.00006665441,0.00011149058,0.00053837005,0.00023232485,0.00018860315],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00032207696,0.0004023731,0.00047993555,0.00041607142,0.0001350233,0.0000939798,0.00030194994,0.0002493912,0.000030396926],"category_scores_gemma":[0.0000010392296,0.0003649666,0.00008448916,0.00040271968,0.00008239962,0.0005181484,9.791003e-7,0.00035255408,0.000027613416],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003785675,0.00019565827,0.0000052728055,0.00009662969,0.00016066288,0.000004435571,0.0015457306,0.9488213,0.04089686,0.0005413351,0.00018059104,0.0075136367],"study_design_scores_gemma":[0.0005340113,0.0004867424,0.000108603046,0.00021050459,0.000051001938,0.00003895335,0.00029208875,0.95612764,0.041672487,0.00004988229,0.000022104561,0.00040599602],"about_ca_topic_score_codex":0.00013007446,"about_ca_topic_score_gemma":0.0000076269675,"teacher_disagreement_score":0.9174333,"about_ca_system_score_codex":0.00014523447,"about_ca_system_score_gemma":0.00007980797,"threshold_uncertainty_score":0.99988025},"labels":[],"label_agreement":null},{"id":"W2135797273","doi":"10.1109/tcad.2010.2044672","title":"Computation of Intermodulation Distortion in RF Circuits Using Single-Tone Moments Analysis","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Intermodulation; Computation; Harmonic balance; Nonlinear system; Distortion (music); Computer science; Nonlinear distortion; Set (abstract data type); Third order; Algorithm; Volterra series; Tone (literature); Control theory (sociology); Mathematical optimization; Mathematics; Telecommunications; Control (management)","score_opus":0.029423847523829857,"score_gpt":0.24766805944397685,"score_spread":0.21824421192014698,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135797273","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49714932,0.000048839764,0.5020742,0.0000010923129,0.00043582518,0.00022414987,0.0000135406535,0.000041165997,0.00001189352],"genre_scores_gemma":[0.9992947,0.000012225376,0.00061490573,0.0000018261989,0.000020688647,0.000013392198,0.000016561158,0.000020937203,0.0000047366425],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99828,0.00016105408,0.00083623576,0.0002863549,0.00024683887,0.00018950798],"domain_scores_gemma":[0.99917865,0.00015669689,0.00018273924,0.00022897667,0.00018255618,0.000070370836],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034040862,0.000223191,0.0005330416,0.0008648821,0.000059918893,0.000038339225,0.00010629736,0.000172869,0.000011191483],"category_scores_gemma":[0.0000055349847,0.00022113504,0.00010499376,0.0009601945,0.00006239934,0.00018071267,0.0000011769692,0.00030524557,5.965391e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012850843,0.00015059317,0.00015244806,0.00010218405,0.00012122136,0.0000010903559,0.00029289658,0.58230567,0.38542616,0.0000064883225,0.0000014022197,0.031426977],"study_design_scores_gemma":[0.00050848664,0.00034391563,0.0025449046,0.00031851817,0.00014132894,0.0000099231165,0.00005153909,0.93025976,0.06560557,0.00004143871,7.817852e-7,0.00017384009],"about_ca_topic_score_codex":0.0003479599,"about_ca_topic_score_gemma":0.00009875858,"teacher_disagreement_score":0.5021454,"about_ca_system_score_codex":0.00012533322,"about_ca_system_score_gemma":0.00003000559,"threshold_uncertainty_score":0.9017625},"labels":[],"label_agreement":null},{"id":"W2135880741","doi":"10.1109/tcad.2008.2006096","title":"A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Spice; Monte Carlo method; CMOS; Voltage; Electronic engineering; Computer science; Engineering; Electrical engineering; Mathematics; Statistics","score_opus":0.03452650148708319,"score_gpt":0.22233013453942596,"score_spread":0.18780363305234277,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135880741","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008397865,0.00009441467,0.9876167,0.0000063865446,0.0016855941,0.0014747153,0.00024085955,0.0004530126,0.000030447225],"genre_scores_gemma":[0.89502996,0.000069481444,0.10434693,0.000021180944,0.000078574725,0.00029825175,0.000023366096,0.00008207365,0.000050196377],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99755245,0.00018156115,0.0010158338,0.0004445012,0.00037370657,0.0004319472],"domain_scores_gemma":[0.9980223,0.0007918675,0.00019617444,0.00033364404,0.00049955165,0.00015646509],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00069978926,0.00042600883,0.00059888314,0.0004825448,0.00039687095,0.0000993959,0.0001990184,0.0002688592,0.000007856469],"category_scores_gemma":[0.000020951376,0.00039914213,0.00009221628,0.0004612036,0.000080503334,0.00045468163,0.0000013316,0.00035099464,0.000009264707],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000060299768,0.00012586902,0.0000044277604,0.00014409251,0.00025545873,0.000008412413,0.0015204906,0.98094124,0.012671441,0.0010644168,0.00034105757,0.0028628134],"study_design_scores_gemma":[0.0011651476,0.00044553657,0.00003258475,0.00020866435,0.00011922616,0.00009445867,0.0000564508,0.9911877,0.0061344793,0.00013472275,0.000025064208,0.00039596582],"about_ca_topic_score_codex":0.00008753552,"about_ca_topic_score_gemma":0.0000033553167,"teacher_disagreement_score":0.8866321,"about_ca_system_score_codex":0.00022317526,"about_ca_system_score_gemma":0.00024205018,"threshold_uncertainty_score":0.99984604},"labels":[],"label_agreement":null},{"id":"W2136544943","doi":"10.1109/tcad.2004.836722","title":"Compact, Netlist-Based Representation of Thermal Transient Coupling Using Controlled Sources","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Silicon Carbide Semiconductor Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); Carleton University","funders":"","keywords":"Netlist; Transient (computer programming); Representation (politics); Coupling (piping); Thermal; Topology (electrical circuits); Computer science; Trench; Electronic circuit simulation; Electronic engineering; Materials science; Physics; Electronic circuit; Electrical engineering; Engineering; Computer hardware","score_opus":0.04664765291323015,"score_gpt":0.2448781320113917,"score_spread":0.19823047909816155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136544943","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4918228,0.0002978866,0.5067582,0.000004617265,0.00041944633,0.00044739927,0.000022791844,0.00021592599,0.000010876195],"genre_scores_gemma":[0.9992517,0.000029663588,0.00061399076,0.000007630924,0.000025381436,0.000022210215,0.0000035196324,0.0000433735,0.0000025343095],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983021,0.00008411658,0.00082398864,0.00027656206,0.00026765192,0.00024555012],"domain_scores_gemma":[0.9988656,0.00033909583,0.00020312767,0.0003118586,0.00021136297,0.00006895409],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002460306,0.0003045046,0.00082505407,0.00045650126,0.000078129124,0.000058591755,0.00018720627,0.00020137073,0.000005641685],"category_scores_gemma":[0.000007892396,0.0002672246,0.00016982034,0.00044921876,0.00014774193,0.00013575806,5.2794036e-7,0.00027302565,8.3330434e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046998342,0.000047252524,0.000013520203,0.00007595507,0.00013687763,0.000002832643,0.00017879624,0.56161207,0.43695214,0.000021898399,0.0000028695642,0.00090879947],"study_design_scores_gemma":[0.0023738814,0.00019323154,0.000028938994,0.0003722482,0.00007024387,0.00001542567,0.0003852758,0.6257967,0.37060255,0.000008751866,8.634802e-7,0.00015193383],"about_ca_topic_score_codex":0.0005676606,"about_ca_topic_score_gemma":0.0000060182774,"teacher_disagreement_score":0.5074289,"about_ca_system_score_codex":0.00014633856,"about_ca_system_score_gemma":0.000087196335,"threshold_uncertainty_score":0.999978},"labels":[],"label_agreement":null},{"id":"W2137437152","doi":"10.1109/tcad.2010.2043587","title":"Energy Optimization for Many-Core Platforms: Communication and PVT Aware Voltage-Island Formation and Voltage Selection Algorithm","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Selection (genetic algorithm); Core (optical fiber); Voltage; Computer science; Energy (signal processing); Algorithm; Electrical engineering; Telecommunications; Engineering; Mathematics; Artificial intelligence; Statistics","score_opus":0.024776539198103742,"score_gpt":0.22823246854126591,"score_spread":0.20345592934316217,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137437152","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003802409,0.00015931057,0.99374425,0.000021616997,0.0012646456,0.00078083,0.000051333172,0.00015150731,0.000024077452],"genre_scores_gemma":[0.9806087,0.0002116569,0.018693913,0.000046205154,0.00010291853,0.0001659486,0.000037329322,0.000026885624,0.00010642882],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99822956,0.000100584955,0.00072198524,0.00046412958,0.00022118846,0.0002625332],"domain_scores_gemma":[0.9982107,0.00037558412,0.00037366315,0.00036560558,0.0005446549,0.00012974472],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00069278834,0.00030669867,0.00043567677,0.0004086309,0.00051831815,0.0004392057,0.00026093193,0.00029878618,0.0000042757997],"category_scores_gemma":[0.0000061071837,0.00026611512,0.00006919456,0.00037218898,0.000081681705,0.0009827333,0.0000064640694,0.00031354564,5.691922e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000093512506,0.0002528073,0.00003073198,0.0004098366,0.00026137152,0.0000034701404,0.0020198815,0.3235478,0.010549578,0.020266976,0.0010579417,0.6415061],"study_design_scores_gemma":[0.00093606184,0.0006099405,0.00001225445,0.00026419273,0.000030950643,0.00028747707,0.00020420752,0.9939836,0.0026324575,0.00040236584,0.00036201335,0.00027446813],"about_ca_topic_score_codex":0.0004053163,"about_ca_topic_score_gemma":0.00013669433,"teacher_disagreement_score":0.9768063,"about_ca_system_score_codex":0.000058992453,"about_ca_system_score_gemma":0.000057141235,"threshold_uncertainty_score":0.9999791},"labels":[],"label_agreement":null},{"id":"W2139061105","doi":"10.1109/tcad.2013.2293067","title":"Variation-Aware Geometric Programming Models for the Clock Network Buffer Sizing Problem","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Scheduling and Optimization Algorithms","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Compute Canada; CMC Microsystems","keywords":"Geometric programming; Skew; Mathematical optimization; Sizing; Computer science; Reduction (mathematics); Robustness (evolution); Heuristic; Clock network; Clock skew; Mathematics; Jitter","score_opus":0.0290336320966531,"score_gpt":0.21287268830427608,"score_spread":0.18383905620762298,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139061105","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000185349,0.00059585844,0.99614704,0.000019217241,0.0015506592,0.001121934,0.000019406774,0.0003324109,0.000028128838],"genre_scores_gemma":[0.9199236,0.000102184276,0.0793219,0.000029295177,0.00022514044,0.00028639933,0.00000772208,0.000057736717,0.00004601375],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99850935,0.00012815472,0.0005587101,0.00027433003,0.00021231352,0.0003171661],"domain_scores_gemma":[0.99818176,0.0010175518,0.00011810707,0.00025089225,0.00032691157,0.00010478781],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007389157,0.0002604998,0.0003683685,0.00024724548,0.00029536136,0.00020221491,0.00018817301,0.00016572594,0.000003881542],"category_scores_gemma":[0.000010009682,0.0001954777,0.0000995047,0.0007850034,0.0000306688,0.00014577503,9.512659e-7,0.00024371584,0.000001885822],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000079206975,0.000031156862,0.000001110853,0.000109424516,0.00016062154,2.2362867e-7,0.00021709893,0.89339495,0.000050006944,0.00038718228,0.00006760232,0.10557269],"study_design_scores_gemma":[0.0005226615,0.00022017604,0.000004906066,0.00026043778,0.00008098866,0.000013165863,0.00009584193,0.9980553,0.00021979977,0.00010921875,0.00019920328,0.0002183006],"about_ca_topic_score_codex":0.00007173292,"about_ca_topic_score_gemma":0.000002678145,"teacher_disagreement_score":0.9197383,"about_ca_system_score_codex":0.000062544146,"about_ca_system_score_gemma":0.0000429742,"threshold_uncertainty_score":0.79713494},"labels":[],"label_agreement":null},{"id":"W2141261568","doi":"10.1109/tcad.2008.2009158","title":"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":130,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; Computer science; TRACE (psycholinguistics); State (computer science); Background debug mode interface; Embedded system; Software bug; Computer engineering; Algorithm; Software; Programming language; Mathematics","score_opus":0.07637195429485057,"score_gpt":0.2836938625974128,"score_spread":0.20732190830256225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141261568","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012237992,0.00024352688,0.98562217,0.00007583208,0.00038415095,0.0012195754,0.000082512204,0.00012932587,0.0000049196183],"genre_scores_gemma":[0.9873278,0.00004126692,0.012363523,0.000058724723,0.00007170118,0.00007361759,0.000026774347,0.000014738518,0.00002182441],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979784,0.00020354522,0.000649002,0.00067159336,0.00019649568,0.00030094988],"domain_scores_gemma":[0.9985164,0.00052716373,0.00023299406,0.00031987243,0.0003061559,0.00009743088],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010161372,0.00024569174,0.0004003222,0.00041197773,0.00023637699,0.00027714315,0.0003426988,0.00013514943,5.794813e-7],"category_scores_gemma":[0.000012506802,0.00023197425,0.000050055514,0.00047738696,0.000034086006,0.0008262506,0.0000021326523,0.0001734967,4.1071627e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002161096,0.00020281604,0.000022196738,0.00010374725,0.000041323365,0.0000024742333,0.0004849733,0.07233337,0.03239277,0.00051540666,0.00011928356,0.89376],"study_design_scores_gemma":[0.0011388755,0.0015458722,0.00016689778,0.00031733152,0.000024281238,0.000065891705,0.00004971261,0.9895666,0.0061294064,0.00072479027,0.00003429302,0.00023601655],"about_ca_topic_score_codex":0.00019132599,"about_ca_topic_score_gemma":0.0000306654,"teacher_disagreement_score":0.97508985,"about_ca_system_score_codex":0.000087910455,"about_ca_system_score_gemma":0.00013221514,"threshold_uncertainty_score":0.9459635},"labels":[],"label_agreement":null},{"id":"W2141988600","doi":"10.1109/tcad.2015.2440316","title":"Robust Optimization of Multiple Timing Constraints","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Texas Instruments; Semiconductor Research Corporation","keywords":"Static timing analysis; Computer science; Field-programmable gate array; Electronic circuit; Clock skew; Digital clock manager; Extension (predicate logic); Clock network; Design flow; Computer engineering; Electronic engineering; Clock signal; Computer hardware; Embedded system; Engineering; Electrical engineering","score_opus":0.0778516902545223,"score_gpt":0.22629956962115338,"score_spread":0.1484478793666311,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141988600","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0030475243,0.00019642015,0.9949496,0.0000024175893,0.00068361283,0.00048526944,0.000057352067,0.00033141678,0.00024642723],"genre_scores_gemma":[0.97726583,0.00007092011,0.022536624,0.0000056730137,0.000027958527,0.000031180374,0.000006604501,0.000035771456,0.000019408877],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986889,0.0001272224,0.0005857891,0.00020421056,0.0002076094,0.00018629333],"domain_scores_gemma":[0.99906045,0.00018235536,0.00011496883,0.00021014146,0.00030727687,0.00012478972],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037100157,0.00022933957,0.00044069602,0.00031183302,0.000044530843,0.000041997075,0.00013508434,0.00018012739,0.00001034822],"category_scores_gemma":[0.000008159916,0.00021161605,0.00006496349,0.00029346542,0.00010126554,0.00015259304,7.675481e-7,0.0001883572,0.0000021125388],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012481474,0.00006111802,0.000008144744,0.00010978065,0.00009122512,0.0000037244401,0.00030037446,0.9632809,0.00946013,0.00003822685,0.00024863752,0.026385235],"study_design_scores_gemma":[0.0005682894,0.00033197532,0.000002869575,0.000398046,0.000033412845,0.000046379548,0.00024082242,0.9522366,0.045924712,0.000011664712,0.000015920234,0.00018933893],"about_ca_topic_score_codex":0.0000876644,"about_ca_topic_score_gemma":0.0000017185213,"teacher_disagreement_score":0.9742183,"about_ca_system_score_codex":0.00007387528,"about_ca_system_score_gemma":0.00006280581,"threshold_uncertainty_score":0.8629452},"labels":[],"label_agreement":null},{"id":"W2143096499","doi":"10.1109/43.905677","title":"Delay and current estimation in a CMOS inverter with an RC load","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Inverter; Capacitance; CMOS; Transistor; Voltage; Electronic engineering; Control theory (sociology); Electrical engineering; Mathematics; Computer science; Physics; Engineering","score_opus":0.022780986716321214,"score_gpt":0.2194090058420123,"score_spread":0.1966280191256911,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143096499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27344772,0.0003274864,0.7251093,0.0000035691376,0.0004584249,0.00046657602,0.000010372429,0.00014436955,0.000032176045],"genre_scores_gemma":[0.99801415,0.00028018065,0.0015284366,0.000011726123,0.000025736757,0.00007919213,0.0000046144132,0.00004175255,0.000014220604],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849516,0.00012991458,0.0005074247,0.00032355072,0.00026496325,0.0002789665],"domain_scores_gemma":[0.99929893,0.00009648098,0.0000719017,0.00025304715,0.00014236875,0.00013727378],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031153855,0.00031689607,0.00041946227,0.00040334158,0.00007274559,0.000110174995,0.00012273468,0.00013302747,0.0000069922075],"category_scores_gemma":[0.000001496791,0.00025684555,0.000028823413,0.0004885418,0.000063544016,0.00048738508,7.189729e-7,0.00032485285,0.000006041441],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007106189,0.00014838291,0.00015595944,0.00019217591,0.00008122787,0.00002417824,0.00092295813,0.83408433,0.002961643,0.00003129686,0.000067319575,0.16125946],"study_design_scores_gemma":[0.0011312709,0.00075003196,0.00022757264,0.0007359984,0.000034638244,0.00020934388,0.00008705861,0.9943124,0.0021225389,0.000014967346,0.00007044817,0.00030371017],"about_ca_topic_score_codex":0.00023854192,"about_ca_topic_score_gemma":0.00007052718,"teacher_disagreement_score":0.7245664,"about_ca_system_score_codex":0.00015491372,"about_ca_system_score_gemma":0.00007694858,"threshold_uncertainty_score":0.9999884},"labels":[],"label_agreement":null},{"id":"W2143434775","doi":"10.1109/tcad.2005.852034","title":"Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; Royal Military College of Canada; Concordia University","funders":"","keywords":"Skew; Topology (electrical circuits); Embedding; Algorithm; Computer science; Merge (version control); Clock skew; Mathematics; Parallel computing; Clock signal; Combinatorics","score_opus":0.04773578789033503,"score_gpt":0.25578532864509124,"score_spread":0.2080495407547562,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143434775","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0047871727,0.0007860438,0.9926585,0.000099977515,0.00057129306,0.00083028263,0.000026594173,0.00018719089,0.000052928215],"genre_scores_gemma":[0.98749,0.00006275019,0.012031721,0.00010043222,0.0001131338,0.00009377296,0.000003890209,0.000022329554,0.00008197719],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978186,0.0002466945,0.00065717794,0.0006590721,0.00023398266,0.00038445927],"domain_scores_gemma":[0.9978538,0.0010111273,0.00025647297,0.000353515,0.00035213935,0.0001729017],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040344748,0.00032698465,0.000517438,0.00029620912,0.00034081555,0.00016319063,0.0003426151,0.0001929686,0.0000016666522],"category_scores_gemma":[0.000013645177,0.0002929297,0.000093728704,0.00033146216,0.00015468725,0.00030811984,0.0000040580703,0.00024922646,0.0000030639699],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000101274745,0.00015082913,0.0000017971647,0.00005860956,0.00009639485,0.000010348498,0.00069824304,0.21319921,0.0030442786,0.006998244,0.000036596735,0.7756953],"study_design_scores_gemma":[0.0008869216,0.0012466979,0.000013907554,0.00028789233,0.00004810473,0.00027900323,0.00030957727,0.9940203,0.0021713544,0.00031727558,0.00012781248,0.00029117346],"about_ca_topic_score_codex":0.00023829819,"about_ca_topic_score_gemma":0.00003537268,"teacher_disagreement_score":0.9827028,"about_ca_system_score_codex":0.00016128371,"about_ca_system_score_gemma":0.00015341488,"threshold_uncertainty_score":0.99995226},"labels":[],"label_agreement":null},{"id":"W2144057305","doi":"10.1109/tcad.2008.2003291","title":"Early Analysis and Budgeting of Margins and Corners Using Two-Sided Analytical Yield Models","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Process (computing); Path (computing); Chip; Reliability engineering; Engineering; Embedded system; Telecommunications","score_opus":0.05201938884239618,"score_gpt":0.22387667473020964,"score_spread":0.17185728588781346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144057305","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46168476,0.00020010181,0.5376438,0.0000014801743,0.00015803619,0.00019444838,0.000022458005,0.00006269724,0.000032220596],"genre_scores_gemma":[0.99673706,0.0002609419,0.0028958677,0.0000073192105,0.000026447782,0.000010978392,0.0000022767965,0.000039896127,0.000019223795],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981184,0.00013034984,0.0007798599,0.00037837334,0.00028154155,0.00031149236],"domain_scores_gemma":[0.99879026,0.00042382386,0.00014325198,0.00027402432,0.00019541878,0.0001731889],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003690025,0.00034423772,0.0008646794,0.0008883801,0.00015050487,0.00006632311,0.00012488778,0.00017803615,0.0000053300146],"category_scores_gemma":[0.0000057848356,0.0003132621,0.000115655326,0.0010005889,0.00016804475,0.000316465,0.0000022844677,0.00030267943,6.671633e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029214527,0.00004944938,0.00038402365,0.00014476766,0.0009564369,0.00001735718,0.00090074353,0.9687141,0.02591655,0.00007220032,0.00001671487,0.0027984167],"study_design_scores_gemma":[0.00062666606,0.0002478068,0.0006062286,0.00034497152,0.0004360489,0.00010815547,0.00016240122,0.9885664,0.0085941,0.000012439399,0.0000010409575,0.00029371367],"about_ca_topic_score_codex":0.0009116572,"about_ca_topic_score_gemma":0.00001220356,"teacher_disagreement_score":0.5350523,"about_ca_system_score_codex":0.000071835886,"about_ca_system_score_gemma":0.000054644657,"threshold_uncertainty_score":0.99993193},"labels":[],"label_agreement":null},{"id":"W2147083788","doi":"10.1109/tcad.2008.2009166","title":"Deviation-Based LFSR Reseeding for Test-Data Compression","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Metric (unit); Benchmark (surveying); Algorithm; Computer science; Cube (algebra); Mathematics; Data mining; Engineering; Combinatorics","score_opus":0.09581163215904408,"score_gpt":0.2845699873334522,"score_spread":0.1887583551744081,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147083788","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010534928,0.0002032511,0.9965473,0.0001552291,0.00080603006,0.000786028,0.00009185272,0.00029685887,0.00005998794],"genre_scores_gemma":[0.98601735,0.00001585712,0.013579662,0.00017686561,0.00010413311,0.000031821048,0.000020199746,0.000018741319,0.000035398327],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99748766,0.0002064101,0.000767995,0.0007624119,0.00038764288,0.000387854],"domain_scores_gemma":[0.99624807,0.0018986738,0.00033089786,0.00086562283,0.00048847415,0.0001682601],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009697129,0.0003196462,0.0005166624,0.00041837385,0.00041200625,0.0003575267,0.0011083732,0.00016636749,0.0000020932937],"category_scores_gemma":[0.00006856347,0.00027406524,0.00009743622,0.0006670497,0.000048995178,0.0005485372,0.0000043640835,0.00026882312,0.0000033742813],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009080638,0.00054344523,0.000071767055,0.0001798045,0.000077538985,0.00001406724,0.0002934673,0.2930246,0.042741284,0.0012649741,0.0010269684,0.660753],"study_design_scores_gemma":[0.0008614485,0.0009874512,0.00009503654,0.00087132875,0.00003123111,0.000034976307,0.00003720108,0.98970085,0.0067726956,0.00020525443,0.00010707404,0.00029545254],"about_ca_topic_score_codex":0.000092743045,"about_ca_topic_score_gemma":0.0000024566943,"teacher_disagreement_score":0.98496383,"about_ca_system_score_codex":0.00007319546,"about_ca_system_score_gemma":0.00022542743,"threshold_uncertainty_score":0.99997115},"labels":[],"label_agreement":null},{"id":"W2150435291","doi":"10.1109/tcad.2009.2026354","title":"Closed-Form Delay and Crosstalk Models for $RLC$ On-Chip Interconnects Using a Matrix Rational Approximation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Spice; RLC circuit; Overshoot (microwave communication); Crosstalk; Interconnection; Approximation error; Elmore delay; Algorithm; Mathematics; Computer science; Electronic engineering; Voltage; Telecommunications; Engineering; Electrical engineering; Delay calculation","score_opus":0.03620615573929071,"score_gpt":0.24867345453028222,"score_spread":0.21246729879099152,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150435291","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38141572,0.00016468765,0.61736673,0.000008836655,0.00025396037,0.00062863866,0.000044148797,0.00009060393,0.000026691858],"genre_scores_gemma":[0.99441105,0.00003628815,0.0053862045,0.00001974118,0.000048367456,0.00004130469,0.000012794148,0.000023989687,0.00002024331],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99863344,0.000092653405,0.00053941953,0.00031168375,0.00018522,0.00023758912],"domain_scores_gemma":[0.9991329,0.00033441532,0.00008732887,0.00019174126,0.00015827728,0.00009533905],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029111994,0.00027335255,0.00039232644,0.00026743344,0.00017787222,0.0001252617,0.000094763665,0.00016333973,0.000004519863],"category_scores_gemma":[0.000004692833,0.00024251228,0.00007906143,0.00018409315,0.000041013664,0.00025633865,7.338369e-7,0.00021555058,6.350026e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000119156415,0.00012399793,8.604418e-7,0.00019937978,0.00006477776,0.0000017681797,0.0005701941,0.8745497,0.08618903,0.0009848508,0.00004181834,0.037154477],"study_design_scores_gemma":[0.0009198966,0.0013020671,0.000021061122,0.0005118618,0.000039374125,0.000052887153,0.000069575806,0.9684483,0.02686033,0.0015389589,0.0000067579444,0.00022895171],"about_ca_topic_score_codex":0.00004412108,"about_ca_topic_score_gemma":0.00000613833,"teacher_disagreement_score":0.6129953,"about_ca_system_score_codex":0.00009569883,"about_ca_system_score_gemma":0.000049228292,"threshold_uncertainty_score":0.9889364},"labels":[],"label_agreement":null},{"id":"W2150787480","doi":"10.1109/tcad.2006.882119","title":"Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":127,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Heuristics; Lookup table; Computer science; Heuristic; Field-programmable gate array; Minification; Enhanced Data Rates for GSM Evolution; Parallel computing; Node (physics); Algorithm; Computer hardware; Artificial intelligence","score_opus":0.026212895875709748,"score_gpt":0.20879863204576316,"score_spread":0.18258573617005341,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150787480","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005772795,0.00026067303,0.99186504,0.000014126941,0.00049544947,0.00090833195,0.00007727401,0.00054085965,0.000065424916],"genre_scores_gemma":[0.98710096,0.000037474292,0.012513743,0.000010884957,0.000035031626,0.00021534514,0.000017020662,0.00004456186,0.000025005866],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99863636,0.00006685512,0.0006484041,0.0002638648,0.00012320642,0.00026128607],"domain_scores_gemma":[0.99923885,0.00023740923,0.000094890354,0.00021116907,0.00017679369,0.000040917654],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00022006656,0.0002595807,0.00044119815,0.00092238263,0.00006951434,0.000052641142,0.00013881618,0.0002948918,0.0000026390255],"category_scores_gemma":[0.0000049909645,0.0002539835,0.00006568387,0.0006295838,0.000053584386,0.000074955395,4.7994405e-7,0.000211661,9.682038e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015883139,0.00012425914,0.000031881904,0.00027576866,0.00004145557,0.0000074317813,0.000052428146,0.9370815,0.028161649,0.00026367544,0.00057316024,0.03337087],"study_design_scores_gemma":[0.00068363844,0.0002803442,0.000020881072,0.0005197821,0.000021441976,0.000017242579,0.00006647057,0.93511564,0.062595636,0.00023436516,0.0001967981,0.0002477846],"about_ca_topic_score_codex":0.00008566275,"about_ca_topic_score_gemma":0.000011292245,"teacher_disagreement_score":0.9813281,"about_ca_system_score_codex":0.00011692328,"about_ca_system_score_gemma":0.000047023066,"threshold_uncertainty_score":0.99999124},"labels":[],"label_agreement":null},{"id":"W2151337961","doi":"10.1109/43.924826","title":"Low-power system-level design of VLSI packet switching fabrics","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Network packet; Computer science; Dissipation; Design space exploration; Power (physics); Embedded system; Computer network","score_opus":0.049613209952123476,"score_gpt":0.23473861444885805,"score_spread":0.18512540449673456,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151337961","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006696345,0.0002556626,0.98656094,0.000025047384,0.00476573,0.0011213677,0.000033784025,0.00030095523,0.0002401428],"genre_scores_gemma":[0.9929859,0.000082248334,0.0064230547,0.00004902663,0.00011339266,0.000076111595,0.000002048166,0.00004761118,0.00022057866],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99513656,0.0010948075,0.0016912083,0.0008253512,0.0006852233,0.0005668451],"domain_scores_gemma":[0.9963878,0.00085013825,0.00073355064,0.00092185393,0.0008625304,0.00024413962],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0017671462,0.00055621186,0.0011338507,0.0007207503,0.0003173527,0.00034313486,0.00088917575,0.00035731803,0.000010854602],"category_scores_gemma":[0.00001248476,0.00046661426,0.00024833455,0.0011927448,0.000084648316,0.0005603228,0.00000829254,0.00048741524,0.000017573262],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014738964,0.0006684073,0.00002900361,0.00061229186,0.0006505922,0.0001244262,0.002573846,0.8884587,0.028229987,0.010186392,0.0011503084,0.067168646],"study_design_scores_gemma":[0.0010000796,0.0012666197,0.000021165612,0.0020866683,0.000046357596,0.00076843397,0.0006949041,0.9847641,0.008660747,0.00005751556,0.0001303792,0.00050306],"about_ca_topic_score_codex":0.00043305254,"about_ca_topic_score_gemma":0.0000072231564,"teacher_disagreement_score":0.98628956,"about_ca_system_score_codex":0.00021364495,"about_ca_system_score_gemma":0.00021530806,"threshold_uncertainty_score":0.99977857},"labels":[],"label_agreement":null},{"id":"W2151638498","doi":"10.1109/tcad.2010.2043593","title":"IR-Drop Management in FPGAs","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power network design; Field-programmable gate array; Routing (electronic design automation); Computer science; Voltage drop; Reduction (mathematics); Grid; CAD; Drop (telecommunication); Voltage; Electronic engineering; Embedded system; Electrical engineering; Engineering; Mathematics; Telecommunications","score_opus":0.016445714912362734,"score_gpt":0.20627998369265685,"score_spread":0.1898342687802941,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151638498","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.104973026,0.000115902265,0.88999265,0.0000075648763,0.0032187393,0.0007192721,0.000020950176,0.00028890857,0.00066301285],"genre_scores_gemma":[0.99708396,0.00016607535,0.0023650245,0.000017482636,0.00006104106,0.00010775169,0.0000033497167,0.000059026108,0.00013630255],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99819744,0.0000987765,0.0006857008,0.00035615705,0.00027927253,0.0003826819],"domain_scores_gemma":[0.9991449,0.00012997045,0.00007403861,0.00042639472,0.000095078765,0.00012961343],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00043123678,0.00035763995,0.0004823759,0.0006727022,0.00007987377,0.000100920086,0.00027652612,0.00022320093,0.000030117179],"category_scores_gemma":[0.0000013639888,0.00032343742,0.00007493239,0.00060328346,0.000069247464,0.000230658,0.0000013981323,0.0006202676,0.000037916165],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028773493,0.0002064777,0.000027015576,0.00037395488,0.00027691873,0.00006188191,0.0005344875,0.81756735,0.065536514,0.00049143884,0.0006615596,0.114233606],"study_design_scores_gemma":[0.0011930326,0.00029077943,0.00017450518,0.00041603096,0.000047121757,0.000081151105,0.00015588643,0.97005564,0.026438126,0.000038270347,0.0006588571,0.00045057278],"about_ca_topic_score_codex":0.00011518412,"about_ca_topic_score_gemma":0.000024567333,"teacher_disagreement_score":0.89211094,"about_ca_system_score_codex":0.000096572214,"about_ca_system_score_gemma":0.000032592092,"threshold_uncertainty_score":0.99992174},"labels":[],"label_agreement":null},{"id":"W2151884108","doi":"10.1109/tcad.2010.2049150","title":"Validating Assertion Language Rewrite Rules and Semantics With Automated Theorem Provers","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; McGill University","funders":"Buddhist Tzu Chi Medical Foundation; École de technologie supérieure","keywords":"Assertion; Programming language; Computer science; Mathematical proof; Correctness; Semantics (computer science); Automated theorem proving; Syntax; Notation; Operational semantics; Artificial intelligence; Mathematics; Arithmetic","score_opus":0.02350517213242489,"score_gpt":0.2601432923140669,"score_spread":0.23663812018164201,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151884108","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20118709,0.000025776304,0.79720545,0.00001894916,0.0006239628,0.00046530282,0.000012387753,0.0004105418,0.000050558392],"genre_scores_gemma":[0.80241615,0.0000114586355,0.19746235,0.000019132487,0.000023983768,0.000027478487,0.0000029064756,0.000017774302,0.000018761739],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981872,0.00037141732,0.0004683739,0.00044575345,0.00029503647,0.0002322489],"domain_scores_gemma":[0.9985572,0.00029297828,0.0002851829,0.00048387086,0.00027473865,0.000106040774],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009851365,0.00025077074,0.00033551673,0.0002732555,0.00020272966,0.0003239604,0.0003203514,0.0001643585,0.0000017618939],"category_scores_gemma":[0.000018665789,0.00019185824,0.00003793923,0.00041000353,0.00012362814,0.0005344574,0.0000035320465,0.00038373028,0.0000026523048],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000117750984,0.00044564027,0.00012121049,0.0005997931,0.00035306302,0.00004423978,0.0061773425,0.043553974,0.57695013,0.06488535,0.0000706329,0.30668083],"study_design_scores_gemma":[0.00043321328,0.0005032179,0.00018310544,0.0003086332,0.000028130295,0.0002107762,0.00025181044,0.9290289,0.06873433,0.000079004094,0.000013854562,0.00022498374],"about_ca_topic_score_codex":0.00015819688,"about_ca_topic_score_gemma":0.000008554744,"teacher_disagreement_score":0.885475,"about_ca_system_score_codex":0.00003533515,"about_ca_system_score_gemma":0.00008372551,"threshold_uncertainty_score":0.7823752},"labels":[],"label_agreement":null},{"id":"W2153245554","doi":"10.1109/tcad.2005.852040","title":"Calligrapher: a new layout-migration engine for hard intellectual property libraries","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Datapath; Standard cell; Metric (unit); Solver; Process (computing); Constraint (computer-aided design); Page layout; Computer engineering; Parallel computing; Integrated circuit; Programming language; Mathematics; Operating system; Engineering","score_opus":0.039085538524315996,"score_gpt":0.21243984616758857,"score_spread":0.1733543076432726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153245554","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0034461997,0.000742056,0.99314034,0.00004550489,0.00056295237,0.0011307411,0.00006907647,0.00078902935,0.000074091426],"genre_scores_gemma":[0.9750623,0.00032495317,0.023423065,0.000043107408,0.00020520935,0.00026165374,0.000014170623,0.0000722304,0.000593318],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985225,0.00008662375,0.0006138753,0.00030776858,0.00018030505,0.0002889054],"domain_scores_gemma":[0.99906933,0.0003059927,0.00007265201,0.00024323925,0.00015930342,0.00014948646],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002342102,0.00034828772,0.000489709,0.00036845997,0.0001084515,0.00016744439,0.00018506314,0.00023331735,0.000026486789],"category_scores_gemma":[0.000008915417,0.00025674579,0.00013216282,0.00036592953,0.000052566913,0.00033297695,8.1871195e-7,0.0002575913,0.00000695754],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008039116,0.00013587726,0.0000027961255,0.0002498687,0.000317905,0.0000025205402,0.0026563678,0.5081458,0.03152004,0.00021770889,0.021837134,0.4348336],"study_design_scores_gemma":[0.00054547476,0.0007817448,0.0000027506899,0.00033274398,0.00005639551,0.000038152735,0.00012316422,0.88182724,0.10952602,0.000048592457,0.0063816123,0.0003361208],"about_ca_topic_score_codex":0.0001491789,"about_ca_topic_score_gemma":0.000026145395,"teacher_disagreement_score":0.9716161,"about_ca_system_score_codex":0.00007183275,"about_ca_system_score_gemma":0.00009407892,"threshold_uncertainty_score":0.9999885},"labels":[],"label_agreement":null},{"id":"W2155470237","doi":"10.1109/tcad.2008.927673","title":"Input Vector Reordering for Leakage Power Reduction in FPGAs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Subthreshold conduction; Leakage (economics); Field-programmable gate array; Multiplexer; CMOS; Computer science; Electronic engineering; Transistor; Embedded system; Voltage; Electrical engineering; Engineering; Multiplexing","score_opus":0.028882713934343548,"score_gpt":0.21100763370011014,"score_spread":0.18212491976576659,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155470237","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19441785,0.0002687257,0.8016987,0.000008277704,0.0023574932,0.0008647267,0.000028425275,0.0002750547,0.000080795166],"genre_scores_gemma":[0.99739677,0.00021437142,0.0019416263,0.000008886529,0.000081785765,0.0001783612,0.0000051681577,0.00007756847,0.00009543619],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981275,0.00011462727,0.0007542153,0.00038236825,0.00022802383,0.0003932354],"domain_scores_gemma":[0.99912554,0.00018421141,0.00009872476,0.00031829014,0.00016595295,0.00010730068],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00038011672,0.00036047903,0.00056478375,0.0006231222,0.0001511745,0.000054096072,0.00018115205,0.00023074436,0.000010634168],"category_scores_gemma":[0.0000052373866,0.0003459573,0.00010185957,0.00058252935,0.00007866668,0.0003364139,9.2742164e-7,0.0003631596,0.000009323015],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006362858,0.0001258579,0.000011231532,0.00023825337,0.00013047122,0.000016913214,0.001404324,0.9062795,0.081579626,0.00007203295,0.00055876817,0.009519364],"study_design_scores_gemma":[0.0018978488,0.0010059706,0.00015729638,0.0007819755,0.000037411508,0.00037471007,0.00028939714,0.89779407,0.09660214,0.00002189743,0.00042234326,0.0006149469],"about_ca_topic_score_codex":0.000108297514,"about_ca_topic_score_gemma":0.0000060159045,"teacher_disagreement_score":0.80297893,"about_ca_system_score_codex":0.00022055516,"about_ca_system_score_gemma":0.00007843311,"threshold_uncertainty_score":0.99989927},"labels":[],"label_agreement":null},{"id":"W2155893249","doi":"10.1109/43.905679","title":"A 3D thermal simulation tool for integrated devices-Atar","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Thermal properties of materials","field":"Materials Science","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta; Carleton University","funders":"","keywords":"Computer science; Transient (computer programming); Solver; Simulation; Capacitance; Nonlinear system; Transistor; Thermal resistance; Semiconductor device; Electronic engineering; Heat transfer; Materials science; Electrical engineering; Mechanics; Engineering; Voltage; Physics","score_opus":0.05184015379281584,"score_gpt":0.25678599396749346,"score_spread":0.20494584017467762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155893249","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41698545,0.00008966784,0.5804585,0.00001304602,0.0011760431,0.0009634965,0.00014393024,0.00014859717,0.000021224418],"genre_scores_gemma":[0.99622405,0.000019366158,0.0031200862,0.00008739148,0.00013796825,0.00016302976,0.00001509728,0.000058349542,0.00017468634],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971646,0.0005305684,0.0009912754,0.0005568616,0.0003262755,0.00043039644],"domain_scores_gemma":[0.99797124,0.0006065682,0.00035288086,0.00041712998,0.0005375633,0.000114628856],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010675266,0.00041118328,0.0006916606,0.00022193338,0.00026392867,0.00030510264,0.0003643137,0.00023444787,0.00026380215],"category_scores_gemma":[0.000023610899,0.00031194644,0.00011915383,0.00022116299,0.00012292531,0.00045117893,0.0000029457572,0.00016624162,0.00006658727],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041138745,0.00013603616,0.0000058861983,0.00010878792,0.00006135274,0.0000051855013,0.00021823542,0.469685,0.5050125,0.000026937141,0.000045296303,0.024283415],"study_design_scores_gemma":[0.0021310924,0.0016337696,0.00007475496,0.0008587206,0.00013502616,0.00007963334,0.00025598638,0.7536734,0.23916651,0.000020518126,0.0012809569,0.0006896708],"about_ca_topic_score_codex":0.00047746053,"about_ca_topic_score_gemma":0.0000068233653,"teacher_disagreement_score":0.57923853,"about_ca_system_score_codex":0.0001175582,"about_ca_system_score_gemma":0.00013217551,"threshold_uncertainty_score":0.99993324},"labels":[],"label_agreement":null},{"id":"W2156662737","doi":"10.1109/tcad.2010.2090065","title":"Transient Simulation of Distributed Networks Using Delay Extraction Based Numerical Convolution","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Lightning and Electromagnetic Phenomena","field":"Physics and Astronomy","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Convolution (computer science); Transient (computer programming); Frequency domain; Computer science; Algorithm; Time domain; Nonlinear system; Fourier transform; Fast Fourier transform; Overlap–add method; Piecewise linear function; Piecewise; Computer simulation; Inverse; Mathematics; Mathematical analysis; Fourier analysis; Simulation; Geometry; Physics; Artificial intelligence","score_opus":0.04357824447982828,"score_gpt":0.24258265198486662,"score_spread":0.19900440750503834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156662737","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10764012,0.000046575627,0.8913411,0.0000019674699,0.00046129143,0.00035558105,0.00006471007,0.000039727318,0.000048921574],"genre_scores_gemma":[0.99835324,0.0000021741052,0.0015104951,0.000004852388,0.000057123085,0.00001842749,0.000026475462,0.000019689429,0.0000075352145],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984405,0.0002524746,0.0006137421,0.0002775499,0.00017932958,0.00023638492],"domain_scores_gemma":[0.9989823,0.0001947048,0.00029457765,0.0001860281,0.0002467084,0.00009569333],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023628084,0.00022456594,0.00040034094,0.00016406203,0.00012822627,0.000027175118,0.00008964982,0.00010043475,0.00004100735],"category_scores_gemma":[9.839199e-7,0.00019999099,0.00010819362,0.00034104052,0.00006283102,0.0001263775,5.227478e-7,0.00021064944,9.090933e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010249715,0.00037921412,0.00008702368,0.000027694801,0.00013155787,0.0000010142729,0.00023979234,0.9765517,0.01081998,0.00017572379,0.000008313553,0.011475475],"study_design_scores_gemma":[0.000726972,0.0007399013,0.00019506345,0.00018614432,0.00012040497,0.0000053685003,0.000110198074,0.9880389,0.009639179,0.000044862096,0.000009568543,0.00018343751],"about_ca_topic_score_codex":0.0007750258,"about_ca_topic_score_gemma":5.96041e-7,"teacher_disagreement_score":0.8907131,"about_ca_system_score_codex":0.00006274457,"about_ca_system_score_gemma":0.0000856461,"threshold_uncertainty_score":0.8155396},"labels":[],"label_agreement":null},{"id":"W2157235056","doi":"10.1109/tcad.2005.857314","title":"An approach for the formal verification of DSP designs using Theorem proving","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"HOL; Computer science; Netlist; Digital signal processing; Formal verification; Automated theorem proving; Formal equivalence checking; Intelligent verification; Abstraction; Theoretical computer science; Programming language; Computer engineering; Embedded system; Computer hardware; Software development; Software","score_opus":0.06329172596101273,"score_gpt":0.26652986512947074,"score_spread":0.203238139168458,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157235056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003387902,0.00021413536,0.99324644,0.0000066667417,0.00045021655,0.00236016,0.000032790198,0.00024752095,0.00005419447],"genre_scores_gemma":[0.85424864,0.000008816181,0.14540379,0.000010472528,0.000068249494,0.0002082747,0.000004640606,0.000030071478,0.000017064729],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970396,0.00063040457,0.001017728,0.0005537624,0.00038994726,0.00036851355],"domain_scores_gemma":[0.9972185,0.00065771386,0.0005859108,0.00088252017,0.000580788,0.00007455738],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019936366,0.00033065892,0.0005441815,0.00037049595,0.00035724035,0.00025121568,0.000914166,0.00020997046,6.669767e-7],"category_scores_gemma":[0.000006337471,0.00023814247,0.00014959958,0.0005902315,0.00014505963,0.000775071,0.000003466073,0.00021753927,3.2154998e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006914941,0.00052738504,0.000013599341,0.0003961966,0.00015617881,0.0000017786618,0.0009656578,0.6221711,0.28283808,0.035190254,0.000075587275,0.05759505],"study_design_scores_gemma":[0.00037752942,0.00068407314,0.00001405112,0.00019610883,0.00004831805,0.00007192193,0.00021712773,0.8839117,0.11390379,0.00034381036,0.0000078501425,0.00022366326],"about_ca_topic_score_codex":0.00077963644,"about_ca_topic_score_gemma":0.0000035509424,"teacher_disagreement_score":0.8508607,"about_ca_system_score_codex":0.00011160772,"about_ca_system_score_gemma":0.00020081793,"threshold_uncertainty_score":0.9711168},"labels":[],"label_agreement":null},{"id":"W2157855196","doi":"10.1109/tcad.2006.887921","title":"Exploration and Customization of FPGA-Based Soft Processors","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Microarchitecture; Personalization; Embedded system; Computer architecture; Set (abstract data type); Implementation; Scheme (mathematics); Processor design; Nios II; Parallel computing","score_opus":0.04017209727223339,"score_gpt":0.2543962330251981,"score_spread":0.2142241357529647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157855196","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003512706,0.0002123444,0.9942993,0.000026503434,0.0005481735,0.0010121854,0.0000120162495,0.00031363626,0.00006315411],"genre_scores_gemma":[0.97248584,0.000039278602,0.027287787,0.00003245493,0.000028939136,0.000055678152,0.0000030151368,0.000025735071,0.000041281935],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973227,0.0003680847,0.0010526517,0.0005262,0.000452713,0.00027765665],"domain_scores_gemma":[0.99762493,0.0005547953,0.00054163364,0.0004625557,0.00068030885,0.00013578631],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001631627,0.00031086843,0.0005700737,0.0007642371,0.00013716728,0.00013697629,0.00037857436,0.00023893677,0.0000016621151],"category_scores_gemma":[0.000016048109,0.0002754928,0.000073480885,0.00087389076,0.00011653169,0.0006713432,0.0000029239634,0.00022002583,0.0000015926648],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022075276,0.0008810025,0.00006709132,0.0017117625,0.00028041576,0.000033731852,0.0044193217,0.39855084,0.13609897,0.0049653472,0.00060949026,0.45216125],"study_design_scores_gemma":[0.00066526706,0.00090096577,0.000017191038,0.0007594478,0.00002686465,0.000045449593,0.00016745251,0.75140196,0.24545851,0.00024600263,0.00003724133,0.00027362173],"about_ca_topic_score_codex":0.00016177367,"about_ca_topic_score_gemma":0.000010495787,"teacher_disagreement_score":0.9689731,"about_ca_system_score_codex":0.00008675132,"about_ca_system_score_gemma":0.00017037787,"threshold_uncertainty_score":0.9999697},"labels":[],"label_agreement":null},{"id":"W2158332635","doi":"10.1109/tcad.2010.2046810","title":"Sensitivity Analysis of Lossy Multiconductor Transmission Lines Based on the Passive Method of Characteristics Macromodel","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Lightning and Electromagnetic Phenomena","field":"Physics and Astronomy","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Lossy compression; Sensitivity (control systems); Computer science; Nonlinear system; Electronic engineering; Electric power transmission; Frequency domain; Transmission (telecommunications); Time domain; Feature (linguistics); Algorithm; Engineering; Telecommunications; Electrical engineering; Artificial intelligence; Physics","score_opus":0.021650165707669738,"score_gpt":0.24525474728007046,"score_spread":0.22360458157240073,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158332635","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30992287,0.000004230755,0.6892986,0.00003287799,0.00020641898,0.00024265143,0.00024862727,0.000012842891,0.00003084235],"genre_scores_gemma":[0.9962759,0.0000026362027,0.0035742319,0.000014750462,0.000048929414,0.00001598175,0.000018165283,0.000017336046,0.000032087544],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99817103,0.00048701023,0.0006235653,0.00029369336,0.00023551524,0.00018917999],"domain_scores_gemma":[0.99760765,0.001177444,0.00038643318,0.0003703585,0.00037246133,0.000085666805],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056109956,0.00025052865,0.00073475885,0.00031552394,0.0001132129,0.000034305496,0.00013823157,0.00009709325,0.000044615346],"category_scores_gemma":[0.0000046987197,0.00016390938,0.00022917773,0.000529876,0.00010472227,0.00004726548,9.1286824e-7,0.00036178823,6.112154e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008702689,0.0006380006,0.000107482585,0.00007546277,0.0011040638,0.0000015960591,0.00067059736,0.13018957,0.8023199,0.0006982024,0.000017667773,0.06409048],"study_design_scores_gemma":[0.00036367628,0.0003908057,0.00025452406,0.00014220798,0.0004960458,0.0000017782439,0.00010340177,0.8026917,0.19537494,0.000036797486,0.000008559307,0.00013559361],"about_ca_topic_score_codex":0.00074273394,"about_ca_topic_score_gemma":0.0000040115638,"teacher_disagreement_score":0.686353,"about_ca_system_score_codex":0.000013281796,"about_ca_system_score_gemma":0.00010369539,"threshold_uncertainty_score":0.668403},"labels":[],"label_agreement":null},{"id":"W2158923166","doi":"10.1109/tcad.2002.807889","title":"Testing asics with multiple identical cores","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Application-specific integrated circuit; Testability; Design for testing; Automatic test pattern generation; Test compression; Volume (thermodynamics); Test (biology); Computer science; Integrated circuit; Test data; Embedded system; Computer hardware; Reliability engineering; Electronic circuit; Engineering; Electrical engineering","score_opus":0.0522484813425532,"score_gpt":0.2319286910252436,"score_spread":0.1796802096826904,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158923166","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019672224,0.00012498512,0.9785393,0.00001086775,0.0006935142,0.00042018888,0.00000946825,0.00026889384,0.00026054075],"genre_scores_gemma":[0.9835739,0.0000072824673,0.016236214,0.00004793218,0.000035104316,0.000030039448,9.599692e-7,0.000026564509,0.000041992054],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99746424,0.00039526375,0.00068380847,0.0006070303,0.00042559367,0.00042408868],"domain_scores_gemma":[0.99726224,0.0013325762,0.00025424128,0.0004704611,0.0004769357,0.00020354423],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006850424,0.00034475993,0.00050881633,0.00029165423,0.0003163075,0.00035075922,0.00043624695,0.0001349764,0.0000030335548],"category_scores_gemma":[0.000069753536,0.00027077913,0.00007555771,0.00095352996,0.00012180854,0.00037484264,0.0000024309415,0.00036429166,0.000008254463],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013224636,0.001068185,0.0034055032,0.00040524092,0.00052016106,0.00030447365,0.0014401712,0.41270083,0.05518473,0.017408755,0.00018937956,0.5073593],"study_design_scores_gemma":[0.0010772886,0.0012087264,0.00034515053,0.00085509167,0.000048332247,0.0007710486,0.00016973529,0.98183787,0.012928878,0.00022813311,0.00004823732,0.0004815229],"about_ca_topic_score_codex":0.00020567188,"about_ca_topic_score_gemma":0.000007881264,"teacher_disagreement_score":0.9639017,"about_ca_system_score_codex":0.00006297306,"about_ca_system_score_gemma":0.00022614471,"threshold_uncertainty_score":0.9999744},"labels":[],"label_agreement":null},{"id":"W2161942462","doi":"10.1109/tcad.2008.915545","title":"Scalable Synthesis and Clustering Techniques Using Decision Diagrams","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Speedup; Binary decision diagram; Computer science; Scalability; Field-programmable gate array; Cluster analysis; Leverage (statistics); Logic synthesis; Electronic design automation; Parallel computing; Reduction (mathematics); Data-flow analysis; Design flow; Theoretical computer science; Algorithm; Data flow diagram; Logic gate; Mathematics; Computer hardware; Embedded system","score_opus":0.03977928161711857,"score_gpt":0.22769522824453112,"score_spread":0.18791594662741254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161942462","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06374064,0.0005112992,0.9340667,0.0000018793667,0.00038211796,0.00053022767,0.000024945135,0.0006628394,0.00007931582],"genre_scores_gemma":[0.9735601,0.0010322303,0.025205579,0.000009330143,0.000044682543,0.00007351626,9.180565e-7,0.000058314963,0.000015313635],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99846685,0.00012429952,0.00057976024,0.00032787156,0.00021945067,0.00028175284],"domain_scores_gemma":[0.9989696,0.00041605823,0.00008212294,0.00027373625,0.00012841243,0.0001300364],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00034092503,0.00033552953,0.00056139706,0.00042818655,0.00021479426,0.00008764896,0.0001481707,0.00024749394,0.000006523777],"category_scores_gemma":[0.0000064290616,0.00029766318,0.00007721531,0.00033641243,0.00010728112,0.00023108485,0.0000022538304,0.0002619859,0.0000017322527],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043923024,0.00014170629,0.00005326689,0.0003940921,0.00022739946,0.000059021164,0.0004569767,0.23992364,0.18146668,0.000036160734,0.00033298176,0.5768641],"study_design_scores_gemma":[0.00017787972,0.00023996182,0.000021140673,0.0010218866,0.000042708678,0.000452408,0.000053453245,0.79750925,0.20007461,0.000035196237,0.00005715344,0.00031434232],"about_ca_topic_score_codex":0.00019616976,"about_ca_topic_score_gemma":0.0000041751928,"teacher_disagreement_score":0.9098195,"about_ca_system_score_codex":0.00009839487,"about_ca_system_score_gemma":0.000032475382,"threshold_uncertainty_score":0.99994755},"labels":[],"label_agreement":null},{"id":"W2162203172","doi":"10.1109/tcad.2007.895791","title":"Test and Measurement of Analog and RF Cores in Mixed-Signal SoC Environment","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Chip; Waveform; Bandwidth (computing); Electronic engineering; Amplifier; CMOS; Sampling (signal processing); System on a chip; Test method; Engineering; Computer science; Electrical engineering; Voltage; Telecommunications; Detector; Embedded system","score_opus":0.042336293711384615,"score_gpt":0.22148011225798325,"score_spread":0.17914381854659864,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162203172","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050875284,0.0009160127,0.94751525,0.000019567147,0.00021594267,0.00035677335,0.000013362278,0.00004252487,0.00004529713],"genre_scores_gemma":[0.9982244,0.00014634714,0.0015510982,0.000023125498,0.000021884436,0.000011149811,7.699832e-7,0.000012587176,0.000008677284],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977985,0.00016555967,0.0007823726,0.0004933987,0.00044692354,0.0003132615],"domain_scores_gemma":[0.99855524,0.0006319741,0.00024781557,0.00025884833,0.00015188513,0.0001542426],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016428251,0.0002659329,0.00050378754,0.00045045678,0.00012128621,0.00009103086,0.00024091806,0.00012615978,0.000002278886],"category_scores_gemma":[0.000012400274,0.00023264356,0.000051904964,0.00035875096,0.00015593095,0.00019638213,0.0000054875327,0.00023850946,8.7530685e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009172716,0.00058153307,0.0024433255,0.00028032556,0.00013991882,0.00006116824,0.0011335136,0.023290826,0.116421945,0.0008729116,0.00003693654,0.8547284],"study_design_scores_gemma":[0.0027924052,0.0030734674,0.019273048,0.0022748725,0.00008113812,0.00044404555,0.0007410107,0.9007795,0.0691599,0.00043146967,0.00007320798,0.0008759524],"about_ca_topic_score_codex":0.00038355956,"about_ca_topic_score_gemma":0.000039825933,"teacher_disagreement_score":0.9473491,"about_ca_system_score_codex":0.000087533124,"about_ca_system_score_gemma":0.00007876955,"threshold_uncertainty_score":0.9486929},"labels":[],"label_agreement":null},{"id":"W2164900024","doi":"10.1109/tcad.2005.852438","title":"PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Princeton University","keywords":"Interconnection; Computer science; Router; Power (physics); Power budget; Spare part; Distributed computing; Distributed power; Computer network; Electric power system; Engineering","score_opus":0.022843212074690724,"score_gpt":0.23711593741676754,"score_spread":0.2142727253420768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164900024","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008939216,0.00018636034,0.98606026,0.000106437044,0.0030135333,0.0013329935,0.000060589762,0.00022212253,0.000078470155],"genre_scores_gemma":[0.9907265,0.000033177497,0.008722252,0.000102510036,0.0001255901,0.00018745277,0.000012215602,0.000034946028,0.000055377383],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9965356,0.00046571737,0.0013447056,0.0007987982,0.0002967115,0.000558468],"domain_scores_gemma":[0.99769855,0.0007498055,0.00038648397,0.0005002013,0.00048233636,0.000182621],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011721627,0.00044630282,0.000776591,0.00053882593,0.00022228851,0.0003673019,0.00051444344,0.00035409167,0.000019772402],"category_scores_gemma":[0.00001941513,0.00040720898,0.00020803305,0.0007508186,0.00012466799,0.00055878615,0.0000064031096,0.00050383224,0.000006373851],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011830919,0.00040854886,0.000040390743,0.00010166248,0.00025502485,0.000014411027,0.0009041097,0.8626362,0.0041814046,0.0084885,0.0005557595,0.12229566],"study_design_scores_gemma":[0.0015098597,0.0008114146,0.00007167123,0.0008552343,0.000016179461,0.00019566892,0.00027532232,0.99505264,0.00047924303,0.00006519794,0.00026132856,0.000406249],"about_ca_topic_score_codex":0.00017383459,"about_ca_topic_score_gemma":0.000086222484,"teacher_disagreement_score":0.98178726,"about_ca_system_score_codex":0.00033524464,"about_ca_system_score_gemma":0.00012634794,"threshold_uncertainty_score":0.999838},"labels":[],"label_agreement":null},{"id":"W2165203480","doi":"10.1109/43.851996","title":"Analytical models for RTL power estimation of combinational and sequential circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Combinational logic; Benchmark (surveying); Sequential logic; Algorithm; Computer science; Quadratic equation; Power (physics); Electronic circuit; Logic gate; Mathematics; Electronic engineering; Engineering; Electrical engineering","score_opus":0.028828533259097282,"score_gpt":0.22903290346106012,"score_spread":0.20020437020196283,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165203480","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09908797,0.00015586147,0.89907867,0.000008029389,0.00053171144,0.000704181,0.00013004463,0.00012372335,0.00017979866],"genre_scores_gemma":[0.9982444,0.0000757742,0.0014517376,0.000010324966,0.000024352887,0.00006575565,0.000015390598,0.0000410957,0.00007115351],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99836266,0.00009041257,0.00071081053,0.000293265,0.00029242545,0.00025041433],"domain_scores_gemma":[0.9990789,0.0002743408,0.000090205474,0.00020808015,0.00023521796,0.00011324278],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035580317,0.000281333,0.0005121992,0.00035478268,0.00009899452,0.00007150248,0.00013289796,0.00019574435,0.0000391835],"category_scores_gemma":[0.000002974816,0.0002647088,0.00008967621,0.00030973688,0.00010526015,0.00036806203,6.758833e-7,0.00018819471,0.0000035925266],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002381515,0.00010674818,0.0000021922908,0.00021581762,0.00019177863,0.0000016729709,0.00030523614,0.9415858,0.0028694237,0.0011379513,0.00015147652,0.05340809],"study_design_scores_gemma":[0.0011648138,0.00053111487,0.000036153026,0.00029810876,0.00007978952,0.00004863562,0.00003637368,0.9907451,0.0065307966,0.00026110548,0.000024508105,0.00024349848],"about_ca_topic_score_codex":0.000035806686,"about_ca_topic_score_gemma":0.000001002897,"teacher_disagreement_score":0.89915645,"about_ca_system_score_codex":0.00008500834,"about_ca_system_score_gemma":0.000069090325,"threshold_uncertainty_score":0.9999805},"labels":[],"label_agreement":null},{"id":"W2166075056","doi":"10.1109/tcad.2005.844092","title":"Context sensitive symbolic pointer analysis","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Pointer analysis; Computer science; Pointer (user interface); Compile time; Binary decision diagram; Theoretical computer science; Compiler; Abstract interpretation; Generality; Algorithm; Programming language; Static analysis; Artificial intelligence","score_opus":0.02657423014802609,"score_gpt":0.24268842373627283,"score_spread":0.21611419358824674,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166075056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0030224365,0.00015253095,0.9951275,0.00013194178,0.00043322737,0.0004070761,0.000024597246,0.00051722187,0.00018345585],"genre_scores_gemma":[0.9679306,0.000059998958,0.03142978,0.000250186,0.000055235712,0.000023850773,0.0000040984805,0.000018372515,0.00022786565],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99752337,0.00048763043,0.00074324064,0.00060982845,0.000320423,0.0003155078],"domain_scores_gemma":[0.99812317,0.0003691872,0.00028059745,0.0005662465,0.0005020795,0.00015872308],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005672964,0.00033190317,0.0006948358,0.0008989703,0.00019498887,0.00026279717,0.00047695593,0.00016609271,0.0000081766875],"category_scores_gemma":[0.000005437441,0.00028747736,0.00022840138,0.0012899919,0.000085097876,0.0003355672,0.000005215099,0.00028752026,0.000016612204],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021610444,0.0002329849,0.000010206063,0.000024089357,0.00083835813,0.000012328184,0.0013236298,0.85193324,0.0009508066,0.0026346892,0.0006581728,0.1413599],"study_design_scores_gemma":[0.00050427427,0.0003482702,0.00003230579,0.0001512735,0.000114416915,0.00006916107,0.00009853496,0.9831233,0.015033983,0.000032932876,0.0001957266,0.00029583494],"about_ca_topic_score_codex":0.00021502413,"about_ca_topic_score_gemma":0.00001174347,"teacher_disagreement_score":0.9649082,"about_ca_system_score_codex":0.000099747755,"about_ca_system_score_gemma":0.00009164802,"threshold_uncertainty_score":0.99995774},"labels":[],"label_agreement":null},{"id":"W2166163625","doi":"10.1109/tcad.2004.829797","title":"Scan Architecture With Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":194,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Engineering and Physical Sciences Research Council","keywords":"Reduction (mathematics); Architecture; Power (physics); Computer science; History; Mathematics; Physics; Geometry","score_opus":0.021146672964793136,"score_gpt":0.21950877927494936,"score_spread":0.19836210631015622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166163625","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03562073,0.00009842531,0.9623052,0.00021287812,0.00047378812,0.0010578635,0.000017643035,0.00016778074,0.00004573182],"genre_scores_gemma":[0.9911919,0.000012298678,0.008502321,0.000076608245,0.00005985792,0.00009557301,0.000005210232,0.000027749253,0.000028452709],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980592,0.00014959768,0.00047947513,0.00066225894,0.0003145279,0.00033494193],"domain_scores_gemma":[0.9987422,0.00021702812,0.00027870396,0.00034077058,0.00025456422,0.00016669762],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00033159312,0.000350588,0.00043489443,0.00038567412,0.0003703769,0.00027036638,0.0002756933,0.00015483354,0.0000012138618],"category_scores_gemma":[0.000005664643,0.00027610644,0.00007347422,0.0005027263,0.00011129484,0.00038448125,0.0000030200422,0.00029407314,5.649613e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000402211,0.00031740667,0.000010476522,0.00019275623,0.0002901692,0.0000131840825,0.0072169043,0.69823706,0.05796641,0.0044968403,0.000026907155,0.23119165],"study_design_scores_gemma":[0.013245922,0.014758405,0.0008389167,0.008653636,0.00038585236,0.003026225,0.0043943413,0.7076844,0.23719613,0.006316366,0.0001980737,0.003301724],"about_ca_topic_score_codex":0.0003589586,"about_ca_topic_score_gemma":0.000015341475,"teacher_disagreement_score":0.9555712,"about_ca_system_score_codex":0.00014566066,"about_ca_system_score_gemma":0.00025112406,"threshold_uncertainty_score":0.9999691},"labels":[],"label_agreement":null},{"id":"W2166386966","doi":"10.1109/tcad.2007.907234","title":"Variability-Aware Bulk-MOS Device Design","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"University of Waterloo; Qualcomm","keywords":"CMOS; Leakage (economics); Transistor; Saturation current; Electronic engineering; Monte Carlo method; Saturation (graph theory); Design flow; Computer science; Materials science; Electrical engineering; Voltage; Engineering; Mathematics","score_opus":0.037113703538487836,"score_gpt":0.21200302100833887,"score_spread":0.17488931746985104,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166386966","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026457151,0.00028128803,0.96881837,0.000008560054,0.0022848991,0.001224432,0.00006120355,0.00072386675,0.00014024075],"genre_scores_gemma":[0.99300396,0.00029333905,0.0061719366,0.000034840145,0.00010940856,0.00016148704,0.0000066382545,0.00010468618,0.000113684495],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969312,0.0005091542,0.0010252757,0.000574487,0.0004061361,0.0005537707],"domain_scores_gemma":[0.99775344,0.00083053554,0.00014442125,0.00064692786,0.00037128569,0.00025338112],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00086236803,0.0005958019,0.0008508824,0.00049286644,0.0003031432,0.00009732557,0.00039913974,0.00036258015,0.000036258767],"category_scores_gemma":[0.000009153142,0.0005368841,0.000144702,0.0008333799,0.00015418876,0.00033007018,0.000001898923,0.00059521245,0.000056141198],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043971777,0.00018839916,0.00002397664,0.00032281256,0.00030888786,0.000045737434,0.0007801944,0.9682746,0.014368913,0.000049534843,0.0008387699,0.014754221],"study_design_scores_gemma":[0.0010105041,0.000676001,0.000051623494,0.0005032129,0.00008563441,0.00039081095,0.00009473779,0.955236,0.041011557,0.000026967737,0.0002802728,0.0006326414],"about_ca_topic_score_codex":0.00014578424,"about_ca_topic_score_gemma":0.0000032501384,"teacher_disagreement_score":0.96654683,"about_ca_system_score_codex":0.0002432172,"about_ca_system_score_gemma":0.00019436103,"threshold_uncertainty_score":0.9997083},"labels":[],"label_agreement":null},{"id":"W2170504575","doi":"10.1109/tcad.2003.818376","title":"Addressing useless test data in core-based system-on-a-chip test","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Test data; Test compression; Benchmark (surveying); Automatic test pattern generation; Test (biology); Scan chain; Partition (number theory); Algorithm; Volume (thermodynamics); Test method; System on a chip; Data structure; Parallel computing; Electronic circuit; Embedded system; Integrated circuit; Mathematics; Engineering; Statistics; Programming language","score_opus":0.14947956746633065,"score_gpt":0.2856432605805939,"score_spread":0.13616369311426327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170504575","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008217948,0.00020952948,0.98891,0.00001938386,0.0011423954,0.00069246674,0.00013720448,0.00032702717,0.00034402416],"genre_scores_gemma":[0.9970007,0.000010860948,0.0027240212,0.00008664238,0.00005232658,0.000044118882,0.000011366024,0.0000412963,0.000028670169],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9960668,0.00056694844,0.0011098246,0.0011149957,0.0005649367,0.0005764606],"domain_scores_gemma":[0.9941653,0.0034039074,0.00040642355,0.0014927797,0.00030198123,0.00022960444],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0016071425,0.00050317583,0.00081132917,0.0007325612,0.000333304,0.00046789416,0.0013202942,0.00023112961,0.0000034542943],"category_scores_gemma":[0.00013760195,0.00044174268,0.0000911004,0.0013739632,0.00011269898,0.00048109196,0.000006415345,0.0005876925,0.000015472402],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016685291,0.0040019643,0.004159637,0.0018538138,0.0002754217,0.00065166934,0.0012208595,0.6651668,0.0418595,0.009141645,0.0005814178,0.27107063],"study_design_scores_gemma":[0.0013267157,0.0007380704,0.00016809367,0.0035318916,0.000031708256,0.0002167651,0.00021236908,0.98739934,0.005814064,0.00002875898,0.00004029295,0.0004919416],"about_ca_topic_score_codex":0.0003542745,"about_ca_topic_score_gemma":0.000022252496,"teacher_disagreement_score":0.98878276,"about_ca_system_score_codex":0.00019375725,"about_ca_system_score_gemma":0.00046469097,"threshold_uncertainty_score":0.9998034},"labels":[],"label_agreement":null},{"id":"W2170918065","doi":"10.1109/tcad.2008.923251","title":"Statistical Thermal Profile Considering Process Variations: Analysis and Applications","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Leakage (economics); Chip; Monte Carlo method; Thermal; Spectrum analyzer; Electronic engineering; Integrated circuit; Hotspot (geology); Process variation; Materials science; Computer science; Reliability engineering; Process (computing); Engineering; Optoelectronics; Electrical engineering; Statistics; Mathematics; Physics","score_opus":0.021167093630266302,"score_gpt":0.21902090501511517,"score_spread":0.19785381138484887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170918065","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03356891,0.00022480126,0.96463084,0.0000038976423,0.0002321155,0.00081348896,0.00014258447,0.0002763648,0.000107004744],"genre_scores_gemma":[0.99382657,0.00013691829,0.005558521,0.000009998802,0.000044904926,0.00034142076,0.000015178103,0.000036521025,0.00002996523],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99845904,0.00011440541,0.00059044105,0.00033760036,0.00024100389,0.00025751846],"domain_scores_gemma":[0.9989375,0.00035311436,0.00009388859,0.0002661845,0.00021296379,0.00013634436],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00022539476,0.00027872363,0.0005098807,0.0005271212,0.00024401119,0.00007506062,0.0001246295,0.00014147663,0.000028941076],"category_scores_gemma":[0.000003623748,0.000251259,0.000057223853,0.0008903161,0.0001336422,0.00022157878,0.0000010114377,0.0002600701,0.00000915235],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016928632,0.00013655223,0.0002470852,0.00034040542,0.001076122,0.000013435645,0.0009568895,0.9674832,0.008239363,0.00041149056,0.000068469584,0.021010008],"study_design_scores_gemma":[0.00047494867,0.0001744717,0.0007083773,0.000113957816,0.0002867634,0.00009960968,0.00012367501,0.9888442,0.008800569,0.000027845146,0.000033654007,0.00031193992],"about_ca_topic_score_codex":0.00007982492,"about_ca_topic_score_gemma":0.000004203007,"teacher_disagreement_score":0.96025765,"about_ca_system_score_codex":0.00006226413,"about_ca_system_score_gemma":0.00008651119,"threshold_uncertainty_score":0.999994},"labels":[],"label_agreement":null},{"id":"W2246439441","doi":"10.1109/tcad.2015.2459041","title":"Lithography-Aware Analog Layout Retargeting","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advancements in Photolithography Techniques","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Retargeting; Computer science; IC layout editor; Integrated circuit layout; Page layout; Graph; Lithography; Representation (politics); Computer engineering; Integrated circuit; Theoretical computer science; Circuit extraction; Artificial intelligence; Engineering; Electrical engineering","score_opus":0.041989711815437224,"score_gpt":0.2413779869203095,"score_spread":0.19938827510487228,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2246439441","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008483254,0.00083815184,0.9873878,0.000003446765,0.0013145792,0.00063534157,0.000094958916,0.0008535279,0.0003889669],"genre_scores_gemma":[0.9898459,0.00017548689,0.009707945,0.000018643863,0.000053663985,0.000099087134,0.000008654461,0.00006153573,0.00002911452],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980802,0.00019805931,0.000687333,0.0003597487,0.00032616797,0.00034848033],"domain_scores_gemma":[0.998817,0.00014499838,0.0001259215,0.00038867438,0.0003111974,0.00021215995],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005149174,0.00037185597,0.0005421025,0.0006078841,0.00009504034,0.00008435696,0.00024067852,0.00019763835,0.000006870753],"category_scores_gemma":[0.000004496416,0.0003392688,0.00013013279,0.0007450235,0.00009890174,0.00022073998,0.0000014788588,0.000380184,0.0000032650514],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000583717,0.0002347465,0.000260294,0.0004008366,0.0006938519,0.000041926214,0.0010235714,0.87940305,0.010291877,0.00034781444,0.0017325251,0.10551114],"study_design_scores_gemma":[0.00096471346,0.0009889483,0.00004041222,0.0009892794,0.00010504714,0.000115693154,0.00067923754,0.9605363,0.033405613,0.0003324408,0.0011011211,0.00074120355],"about_ca_topic_score_codex":0.00010949229,"about_ca_topic_score_gemma":0.0000026233427,"teacher_disagreement_score":0.98136264,"about_ca_system_score_codex":0.00008758548,"about_ca_system_score_gemma":0.000043646793,"threshold_uncertainty_score":0.99990594},"labels":[],"label_agreement":null},{"id":"W2303696326","doi":"10.1109/tcad.2015.2474411","title":"TSV Extracted Equivalent Circuit Model and an On-Chip Test Solution","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Parametric statistics; Through-silicon via; Equivalent circuit; Electronic engineering; Chip; Void (composites); Parametric model; Electronic circuit; Realization (probability); Integrated circuit; Testability; Computer science; Circuit extraction; Engineering; Materials science; Reliability engineering; Electrical engineering","score_opus":0.08736034808519404,"score_gpt":0.24822835143823585,"score_spread":0.1608680033530418,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2303696326","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09786827,0.0003239419,0.8996861,0.00001271978,0.00063666794,0.0004396482,0.00007315122,0.00069694757,0.00026257144],"genre_scores_gemma":[0.99870026,0.00014086654,0.0009240924,0.000015495318,0.000045875,0.000052026957,0.000007059209,0.0000456434,0.00006869611],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984673,0.0000881251,0.00050051673,0.00036505537,0.00026585365,0.00031312564],"domain_scores_gemma":[0.99896634,0.0001978578,0.00008762647,0.00036017562,0.00018562056,0.00020237762],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00033759358,0.00034069453,0.00044858188,0.0003641662,0.00010986007,0.00010653968,0.00018627367,0.00028810883,0.0000028019244],"category_scores_gemma":[0.000012062814,0.0002991549,0.000053028492,0.00026790472,0.000107486914,0.00025391937,0.0000016661317,0.0003967596,0.0000068502954],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023565017,0.00024420067,0.000016108279,0.000118293814,0.00011048457,0.000010755035,0.00055421324,0.9084819,0.02923814,0.00064637285,0.00039013574,0.06016585],"study_design_scores_gemma":[0.0007330776,0.0010627978,0.000042206066,0.00030595966,0.00004442892,0.00007171151,0.00035002778,0.988736,0.007919132,0.00038857953,0.000027007925,0.00031911212],"about_ca_topic_score_codex":0.00008980358,"about_ca_topic_score_gemma":0.000007930457,"teacher_disagreement_score":0.900832,"about_ca_system_score_codex":0.00013255734,"about_ca_system_score_gemma":0.00007234916,"threshold_uncertainty_score":0.99994606},"labels":[],"label_agreement":null},{"id":"W2331856596","doi":"10.1109/tcad.2016.2538087","title":"Automated Selection of Assertions for Bit-Flip Detection During Post-Silicon Validation","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Illinois at Urbana-Champaign; McGill University","keywords":"Computer science; Metric (unit); Reliability engineering; Computer engineering; Algorithm; Engineering","score_opus":0.030424653436380858,"score_gpt":0.2413277926657911,"score_spread":0.21090313922941023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2331856596","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21204674,0.000023017781,0.78609324,0.000028554758,0.0006944797,0.00058762915,0.000034014487,0.00048374594,0.000008569778],"genre_scores_gemma":[0.99822867,0.000016380684,0.0015198711,0.000010085039,0.00005307094,0.000095723924,0.0000028713475,0.000023944556,0.000049406197],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99782306,0.00028855898,0.0008057074,0.0005095209,0.0002715691,0.00030156347],"domain_scores_gemma":[0.9976625,0.0005905805,0.0004292786,0.0003119,0.00090121594,0.00010454384],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054420583,0.00026464972,0.00042910015,0.00062281283,0.0003057462,0.000115114766,0.00028595317,0.00018272793,0.0000032968574],"category_scores_gemma":[0.000036792717,0.00020481975,0.00014161924,0.00074833207,0.000054404056,0.00060030015,0.0000024134736,0.00013351438,0.0000032280366],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009668778,0.00013199962,0.000040070812,0.00011329184,0.000095462165,9.805892e-7,0.00014998493,0.02005491,0.818421,0.00022276587,0.000008379791,0.16075148],"study_design_scores_gemma":[0.0007473099,0.0007613239,0.0005033012,0.00047811287,0.000033360266,0.000078578734,0.00003635553,0.53112495,0.46600273,0.000041665826,0.000004651827,0.0001876424],"about_ca_topic_score_codex":0.00019884192,"about_ca_topic_score_gemma":0.000013864913,"teacher_disagreement_score":0.7861819,"about_ca_system_score_codex":0.00013768277,"about_ca_system_score_gemma":0.00013407615,"threshold_uncertainty_score":0.8352307},"labels":[],"label_agreement":null},{"id":"W2342707322","doi":"10.1109/tcad.2016.2524659","title":"Generating Current Budgets to Guarantee Power Grid Safety","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation","keywords":"Current (fluid); Power grid; Grid; Power (physics); Electrical engineering; Computer science; Automotive engineering; Business; Environmental science; Engineering; Mathematics; Physics","score_opus":0.019587216149945533,"score_gpt":0.21654645118893678,"score_spread":0.19695923503899126,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2342707322","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05308012,0.00053212285,0.9385517,0.000026072854,0.006383214,0.000800831,0.00015304322,0.0003984832,0.00007439672],"genre_scores_gemma":[0.99743897,0.00035553964,0.0017347063,0.000033719924,0.00018642265,0.00009278158,0.0000031077818,0.000080388294,0.00007434933],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975339,0.00018421354,0.0009300815,0.00047939667,0.00037090547,0.00050146674],"domain_scores_gemma":[0.9986793,0.00028837277,0.00010763225,0.00046341904,0.00026499174,0.00019629447],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004893148,0.0004778473,0.0006335136,0.0004904741,0.00017196946,0.00010468202,0.0002945781,0.00017209373,0.00003538829],"category_scores_gemma":[0.000006561036,0.0003400054,0.000120471916,0.00048378107,0.000059080914,0.00029450833,0.0000022167656,0.00029710596,0.00008359981],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049905073,0.00010427278,0.000009053581,0.00013781455,0.00020192587,0.000010863402,0.0005230595,0.6384801,0.14791507,0.000103374,0.0021257137,0.2103388],"study_design_scores_gemma":[0.002450138,0.001473064,0.00008935785,0.0032344428,0.00009536541,0.00015745976,0.00013921362,0.85494846,0.13116263,0.000020954836,0.0049308063,0.0012981062],"about_ca_topic_score_codex":0.00003246286,"about_ca_topic_score_gemma":0.0000044837698,"teacher_disagreement_score":0.9443589,"about_ca_system_score_codex":0.00023415328,"about_ca_system_score_gemma":0.0000757859,"threshold_uncertainty_score":0.99990517},"labels":[],"label_agreement":null},{"id":"W2345908052","doi":"10.1109/tcad.2016.2565204","title":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Tracing; Field-programmable gate array; Computer science; SIGNAL (programming language); Electronic circuit; Embedded system; Computer hardware; Programming language; Engineering; Electrical engineering","score_opus":0.050554701927112346,"score_gpt":0.2394350009629695,"score_spread":0.18888029903585715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2345908052","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0071727987,0.00014165853,0.99050367,0.000041646024,0.0006188279,0.0009677394,0.00010692921,0.00037678657,0.00006993851],"genre_scores_gemma":[0.9923247,0.000026607056,0.0072554303,0.00001775564,0.00006560391,0.00023247565,9.626042e-7,0.00004077075,0.000035664685],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9965668,0.00041818776,0.0013258079,0.00076332444,0.00040605225,0.0005198577],"domain_scores_gemma":[0.99553657,0.0026546963,0.000560401,0.0005606639,0.00053867546,0.00014899972],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014237819,0.00042313803,0.0009845247,0.0009166528,0.0001954499,0.0001287384,0.000729742,0.0002468342,0.000002521206],"category_scores_gemma":[0.00004096162,0.0003186962,0.00018835918,0.0007922814,0.00010171577,0.000518495,0.000005645281,0.00020753317,0.0000023770801],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000053177805,0.00016516636,0.000036329817,0.00051626755,0.00013229476,0.000017199342,0.00031861453,0.007768087,0.11795157,0.0024035226,0.000032562442,0.8706531],"study_design_scores_gemma":[0.0013200933,0.0010122992,0.00017343699,0.012057795,0.00010108285,0.0002586348,0.00027399603,0.33674768,0.64680773,0.00042015777,0.000017368664,0.00080971775],"about_ca_topic_score_codex":0.00048288493,"about_ca_topic_score_gemma":0.000013328021,"teacher_disagreement_score":0.98515195,"about_ca_system_score_codex":0.00021425655,"about_ca_system_score_gemma":0.00024008687,"threshold_uncertainty_score":0.9999265},"labels":[],"label_agreement":null},{"id":"W2403319193","doi":"10.1109/tcad.2015.2481874","title":"On-Chip Cube-Based Constrained-Random Stimuli Generation for Post-Silicon Validation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Intel Corporation","keywords":"Computer science; Chip; Cube (algebra); Volume (thermodynamics); Representation (politics); Embedded system; Mathematics","score_opus":0.09274722704112391,"score_gpt":0.26872572905390013,"score_spread":0.1759785020127762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2403319193","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023184124,0.00008330003,0.973394,0.00010255865,0.001671166,0.0011629564,0.00008428368,0.00024813076,0.000069483765],"genre_scores_gemma":[0.9952644,0.0000041670187,0.004162415,0.00022016693,0.00013525043,0.000116801646,0.000034349752,0.000027146658,0.00003528998],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973631,0.0004493531,0.0007656919,0.0006539333,0.00042585158,0.00034210068],"domain_scores_gemma":[0.99689436,0.0011286683,0.0003136183,0.0004579993,0.0009626843,0.00024264236],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011244898,0.00036068176,0.0005390422,0.00045389545,0.0002680465,0.0003663179,0.00039095903,0.00018742484,0.0000030192916],"category_scores_gemma":[0.000070673326,0.00031347387,0.00014797608,0.00045169287,0.00008286756,0.0003624437,0.000001693869,0.00023468562,0.000008405476],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029163175,0.0003095918,0.000008302759,0.00008767751,0.0000986689,0.000008592861,0.00043517808,0.79236656,0.044693183,0.003078579,0.00034118647,0.15854333],"study_design_scores_gemma":[0.0030345577,0.0020397403,0.0000050937306,0.00029847448,0.00004069859,0.000048489303,0.000075459924,0.96199733,0.031893816,0.00021954419,0.000025425228,0.000321357],"about_ca_topic_score_codex":0.00016269801,"about_ca_topic_score_gemma":0.000005539093,"teacher_disagreement_score":0.9720803,"about_ca_system_score_codex":0.000119013974,"about_ca_system_score_gemma":0.00045554715,"threshold_uncertainty_score":0.99993175},"labels":[],"label_agreement":null},{"id":"W2467266971","doi":"10.1109/tcad.2016.2589899","title":"Fast Vectorless RLC Grid Verification","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"RLC circuit; Speedup; Computer science; Grid; Computation; Scalability; Process (computing); Matrix (chemical analysis); Power (physics); Computer engineering; Algorithm; Electronic engineering; Voltage; Parallel computing; Electrical engineering; Mathematics; Capacitor; Engineering","score_opus":0.02124078053858001,"score_gpt":0.19943366421777176,"score_spread":0.17819288367919175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2467266971","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.046529368,0.00022016453,0.94838184,0.000015255588,0.0036512418,0.0005316593,0.00010142492,0.00044211803,0.00012692087],"genre_scores_gemma":[0.9986776,0.00026893997,0.00060414965,0.000010925927,0.0001455431,0.00009245605,0.0000046148,0.00006432262,0.00013141058],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982076,0.00015177378,0.0006437182,0.00036774913,0.00028898122,0.00034017803],"domain_scores_gemma":[0.99886197,0.00024067462,0.00010998875,0.00043979334,0.0002041798,0.00014337954],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00032375983,0.0003547505,0.00046903323,0.0003872595,0.00011451063,0.00008702168,0.00025107776,0.00020236417,0.000028788641],"category_scores_gemma":[0.0000030140623,0.00025707265,0.00008641535,0.00041713775,0.00008693992,0.00033567584,8.593591e-7,0.00021721455,0.000067974666],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005345224,0.00015895124,0.000028792552,0.00029839668,0.00033712207,0.000011865644,0.000562719,0.36292312,0.41848803,0.00027354193,0.001677966,0.21518607],"study_design_scores_gemma":[0.0022057123,0.0009247645,0.0003801172,0.0017517338,0.000109284716,0.00013378124,0.00018619801,0.71266884,0.27932942,0.000028802871,0.0013147761,0.0009665916],"about_ca_topic_score_codex":0.00005461172,"about_ca_topic_score_gemma":0.0000032427226,"teacher_disagreement_score":0.95214826,"about_ca_system_score_codex":0.00018692887,"about_ca_system_score_gemma":0.000060708797,"threshold_uncertainty_score":0.99998814},"labels":[],"label_agreement":null},{"id":"W2529958663","doi":"10.1109/tcad.2017.2681075","title":"FALCON: Feature Driven Selective Classification for Energy-Efficient Image Recognition","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Defense Advanced Research Projects Agency; Microelectronics Advanced Research Corporation; Canadian Institute for Advanced Research; Intel Corporation; Semiconductor Research Corporation; National Science Foundation","keywords":"Computer science; Classifier (UML); Artificial intelligence; Scalability; Pattern recognition (psychology); Machine learning; Contextual image classification; Modular design; AdaBoost; Data mining; Image (mathematics); Database","score_opus":0.05555985660566954,"score_gpt":0.2549462936519125,"score_spread":0.19938643704624298,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2529958663","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024548758,0.00008140178,0.9730903,0.000017390646,0.0012945399,0.0005600355,0.00009161461,0.00019594951,0.00012000603],"genre_scores_gemma":[0.9968844,0.00005255237,0.0027287945,0.000011652648,0.000112992384,0.0000993997,0.000013788368,0.000036250898,0.00006015408],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989154,0.00008575293,0.00033078084,0.00031933005,0.00012480438,0.00022396272],"domain_scores_gemma":[0.998915,0.00023404167,0.00018495799,0.00028541312,0.0002998476,0.00008073333],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001746729,0.00024405876,0.000338347,0.00015988792,0.00045249827,0.00014676513,0.00017262487,0.0001585146,0.0000016789231],"category_scores_gemma":[0.000008968824,0.00022400354,0.000093876326,0.00011152379,0.00006410657,0.00019066817,0.0000010156026,0.00023688046,0.0000022479087],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052744756,0.000066148474,0.0000010918944,0.00014406156,0.00011576723,0.000003397234,0.00017885458,0.58661216,0.27511913,0.000114437484,0.00025312728,0.13733912],"study_design_scores_gemma":[0.00055810245,0.00027738762,0.000033366523,0.00032541988,0.000040018334,0.000030809166,0.000090043184,0.8230873,0.17519532,0.00006972332,0.00007661238,0.00021590007],"about_ca_topic_score_codex":0.000016867598,"about_ca_topic_score_gemma":0.0000033211807,"teacher_disagreement_score":0.97233564,"about_ca_system_score_codex":0.00009224614,"about_ca_system_score_gemma":0.00002856031,"threshold_uncertainty_score":0.91345996},"labels":[],"label_agreement":null},{"id":"W2555866191","doi":"10.1109/tcad.2016.2626437","title":"Process-Variation-Aware Rule-Based Optical Proximity Correction for Analog Layout Migration","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advancements in Photolithography Techniques","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Process (computing); Process variation; Analogue electronics; Computer science; Optical proximity correction; Enhanced Data Rates for GSM Evolution; Transistor; Electronic engineering; Integrated circuit layout; Integrated circuit; Electronic circuit; Electrical engineering; Engineering; Artificial intelligence; Voltage","score_opus":0.022526637783670745,"score_gpt":0.24440681377240409,"score_spread":0.22188017598873333,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2555866191","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012576172,0.000035772726,0.9838011,0.000016873695,0.0014254589,0.0014028241,0.00015148643,0.0005623059,0.000027995336],"genre_scores_gemma":[0.9917874,0.000028540819,0.0074441335,0.000013486685,0.000052283092,0.0005893696,0.000012608614,0.00004296476,0.000029243229],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99855,0.00008937426,0.0005672352,0.00033306537,0.00022048365,0.0002398279],"domain_scores_gemma":[0.9988278,0.00030381655,0.00013077089,0.00023674802,0.00041451296,0.00008633222],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029146636,0.00027698558,0.00036288128,0.00035758302,0.00011858478,0.00005326334,0.00012757312,0.00019757415,0.000007001097],"category_scores_gemma":[0.0000109985995,0.00021025309,0.000098542834,0.00033935584,0.000065156964,0.0002902298,4.2018115e-7,0.00014873117,0.0000012815685],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019550645,0.00047324193,0.0001302206,0.00076541293,0.00042118592,0.000003559126,0.00037731082,0.69548386,0.13053574,0.00040132884,0.000517739,0.17069492],"study_design_scores_gemma":[0.00080907287,0.0006166012,0.000101256286,0.0006949109,0.00006316389,0.000013710731,0.000047960446,0.82936597,0.16772328,0.00022671977,0.00004889495,0.00028845924],"about_ca_topic_score_codex":0.00003541723,"about_ca_topic_score_gemma":0.000009119887,"teacher_disagreement_score":0.9792112,"about_ca_system_score_codex":0.00014266446,"about_ca_system_score_gemma":0.0000673173,"threshold_uncertainty_score":0.8573872},"labels":[],"label_agreement":null},{"id":"W2574936453","doi":"10.1109/tcad.2017.2651807","title":"Accelerated and Reliable Analog Circuits Yield Analysis Using SMT Solving Techniques","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Parametric statistics; Algorithm; Solver; Computation; Monte Carlo method; Process variation; Ranking (information retrieval); Process (computing); Mathematical optimization; Mathematics; Artificial intelligence; Statistics","score_opus":0.055651984135343426,"score_gpt":0.250828936756482,"score_spread":0.19517695262113857,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2574936453","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14082819,0.00037923103,0.8567381,0.0000052936907,0.000806036,0.000554841,0.00004509185,0.00039897978,0.00024425206],"genre_scores_gemma":[0.99675876,0.0004291778,0.0025441993,0.00001547582,0.00007309627,0.000045102875,0.0000050529343,0.00006907905,0.00006007379],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99774665,0.00010724383,0.000826038,0.00053816196,0.00031179335,0.0004700932],"domain_scores_gemma":[0.9982193,0.00020516106,0.00028486887,0.00078038604,0.000320181,0.0001901002],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00063039677,0.0004897595,0.0009491881,0.0009883469,0.00063211686,0.0006294208,0.0004171744,0.00034734895,0.000019766641],"category_scores_gemma":[0.000011262427,0.00045155504,0.00014563506,0.00071740575,0.00015059231,0.0007108955,0.000004489921,0.00047866488,0.0000035244968],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025557803,0.00012371308,0.0005727307,0.0004335342,0.0021621336,0.00004457552,0.0006182882,0.7448254,0.20018545,0.000057323774,0.00030050366,0.05065079],"study_design_scores_gemma":[0.00037610193,0.00026223526,0.00036008714,0.00072630966,0.00047146805,0.00006112932,0.00009268413,0.9088955,0.088207126,0.000012715029,0.00004011543,0.0004945126],"about_ca_topic_score_codex":0.0008793509,"about_ca_topic_score_gemma":0.000026015046,"teacher_disagreement_score":0.85593057,"about_ca_system_score_codex":0.00015353029,"about_ca_system_score_gemma":0.000078952566,"threshold_uncertainty_score":0.99979365},"labels":[],"label_agreement":null},{"id":"W2616807090","doi":"10.1109/tcad.2017.2705123","title":"MCXplore: Automating the Validation Process of DRAM Memory Controller Designs","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Correctness; Construct (python library); Set (abstract data type); Dram; Model checking; Process (computing); Programming language; Regression testing; Software engineering; Reliability engineering; Embedded system; Software; Computer hardware; Software development; Engineering","score_opus":0.08582618862246036,"score_gpt":0.3059920161716072,"score_spread":0.22016582754914685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2616807090","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014450912,0.00006837969,0.98282814,0.000055394605,0.0013052531,0.0010041173,0.00001225694,0.00013378811,0.00014172832],"genre_scores_gemma":[0.96101993,0.000019862924,0.03871616,0.000022997256,0.000044356802,0.00011583457,9.242861e-7,0.000018072833,0.000041858675],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99728405,0.00071919896,0.0008531391,0.0004214247,0.00046521286,0.0002569553],"domain_scores_gemma":[0.9967469,0.00055250915,0.0010031078,0.0009837415,0.0006342821,0.00007946968],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0021513884,0.00026021642,0.0005072857,0.00021738227,0.0006644292,0.0004184487,0.001265379,0.00015279495,0.0000028239242],"category_scores_gemma":[0.00007185085,0.00018245545,0.00010704422,0.00028810633,0.0002458319,0.0008257814,0.0000055963233,0.0002849829,0.000003925251],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008938879,0.00039805067,0.000030649837,0.0004657945,0.0003868042,0.000005329254,0.0056780092,0.41208106,0.051455174,0.011477533,0.00009985085,0.51783234],"study_design_scores_gemma":[0.00064932584,0.00039498028,0.00013830153,0.00037759068,0.000037922986,0.00003793794,0.00023825078,0.8883413,0.10921455,0.00038456716,0.0000073788965,0.00017790763],"about_ca_topic_score_codex":0.0001672881,"about_ca_topic_score_gemma":0.0000013237675,"teacher_disagreement_score":0.946569,"about_ca_system_score_codex":0.000056942765,"about_ca_system_score_gemma":0.00015864821,"threshold_uncertainty_score":0.7440317},"labels":[],"label_agreement":null},{"id":"W2738612849","doi":"10.1109/tcad.2017.2729458","title":"Bit-Flip Detection-Driven Selection of Trace Signals","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Debugging; TRACE (psycholinguistics); Computer science; Selection (genetic algorithm); Software; Focus (optics); Identification (biology); Bit (key); Extension (predicate logic); Chip; Embedded system; Computer engineering; Programming language; Artificial intelligence; Telecommunications","score_opus":0.04722724355126078,"score_gpt":0.2527988955484167,"score_spread":0.20557165199715594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2738612849","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03507836,0.00010330638,0.9628291,0.000026946977,0.001196947,0.00044697907,0.000017384362,0.0001697124,0.00013125075],"genre_scores_gemma":[0.99788547,0.000039362563,0.0018391354,0.000016030219,0.00008096108,0.000032188393,6.4962745e-7,0.000022665527,0.000083512816],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975653,0.00032062404,0.00080124894,0.00058369734,0.00039538834,0.00033369253],"domain_scores_gemma":[0.9974388,0.00041662937,0.00073130854,0.0007013873,0.0005607851,0.00015113085],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000667809,0.00031855886,0.0006200185,0.00044149952,0.0006751398,0.00038803794,0.0008425274,0.0002020308,0.0000067811006],"category_scores_gemma":[0.000028214294,0.00028587537,0.00016448434,0.0004242979,0.00014118232,0.0006616072,0.0000050929734,0.0003485097,0.000006378721],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000067868796,0.0002730932,0.00013351213,0.00014594234,0.0002230188,0.000012875433,0.00050467555,0.17917368,0.2532955,0.0005315462,0.00004400452,0.56565535],"study_design_scores_gemma":[0.0005730609,0.00084444816,0.00040781774,0.00054230326,0.000041646483,0.0001385751,0.000060530983,0.8731689,0.123816505,0.00009187564,0.000029009017,0.00028532694],"about_ca_topic_score_codex":0.0007244727,"about_ca_topic_score_gemma":0.000029163883,"teacher_disagreement_score":0.9628071,"about_ca_system_score_codex":0.00007306215,"about_ca_system_score_gemma":0.00016178473,"threshold_uncertainty_score":0.99995935},"labels":[],"label_agreement":null},{"id":"W2751462251","doi":"10.1109/tcad.2017.2747999","title":"Methodologies for Diagnosis of Unreachable States via Property Directed Reachability","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Liveness; Reachability; Computer science; Debugging; Set (abstract data type); Property (philosophy); Relation (database); State space; State (computer science); Theoretical computer science; Model checking; Unobservable; Algorithm; Distributed computing; Programming language; Mathematics; Data mining","score_opus":0.05909652637436456,"score_gpt":0.2743100096345526,"score_spread":0.21521348326018805,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2751462251","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.031529278,0.00037242513,0.9652769,0.000016763783,0.0010783772,0.0012522097,0.00013391851,0.00029621247,0.000043901004],"genre_scores_gemma":[0.9898258,0.00024207728,0.009399692,0.000004169182,0.000030942334,0.0003930668,0.00000699876,0.00004250469,0.000054757973],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982969,0.00034158077,0.0006036647,0.00030526266,0.00016814712,0.00028445016],"domain_scores_gemma":[0.9971062,0.0016694396,0.0002484645,0.00057541684,0.00032924986,0.000071205],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010355187,0.00027228158,0.00066606665,0.00018900476,0.00021358563,0.000085513406,0.0003064981,0.00018462019,0.0000040124523],"category_scores_gemma":[0.00007836737,0.00019848706,0.00011715796,0.00013576282,0.00014387876,0.00020874094,0.0000014253961,0.00021956016,7.7747205e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003874232,0.000088080866,0.000031188552,0.00046322038,0.00026972702,6.394623e-7,0.00023151166,0.80873483,0.0075665847,0.00004220471,0.00021226081,0.182321],"study_design_scores_gemma":[0.00050326413,0.00070210494,0.00008605976,0.00024605225,0.000068306,0.000007521643,0.000047742054,0.9006906,0.09709176,0.00021853649,0.00013821114,0.00019982153],"about_ca_topic_score_codex":0.00094235037,"about_ca_topic_score_gemma":0.000030983316,"teacher_disagreement_score":0.95829654,"about_ca_system_score_codex":0.0001341405,"about_ca_system_score_gemma":0.000058437767,"threshold_uncertainty_score":0.80940676},"labels":[],"label_agreement":null},{"id":"W2752793715","doi":"10.1109/tcad.2017.2748027","title":"Automatic Selection of Process Corner Simulations for Faster Design Verification","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Bottleneck; Benchmark (surveying); Process (computing); Set (abstract data type); Computer science; Transistor; Algorithm; Power (physics); Selection (genetic algorithm); Voltage; Process corners; Speedup; Die (integrated circuit); Integrated circuit; Engineering; Parallel computing; Electrical engineering; Artificial intelligence; Embedded system","score_opus":0.05011577823575271,"score_gpt":0.2648827685851671,"score_spread":0.21476699034941443,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2752793715","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022599727,0.000046493227,0.9751132,0.0000046256096,0.00048272137,0.0013613491,0.000073008436,0.0002883036,0.00003058532],"genre_scores_gemma":[0.9924102,0.000023308128,0.0072514587,0.0000040050577,0.000036686495,0.00019299555,0.0000062112485,0.000042092543,0.000033074448],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99872375,0.00010067621,0.0005908806,0.00023736918,0.0001632863,0.00018404117],"domain_scores_gemma":[0.9986868,0.00026260427,0.00025714378,0.00033553285,0.00039677534,0.00006112382],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029933476,0.00023273122,0.00041992616,0.0002721179,0.00024388277,0.000120746874,0.00021125503,0.0001874497,0.000010708394],"category_scores_gemma":[0.00001158628,0.00021162999,0.00007687703,0.0001521499,0.00006902077,0.00028902604,5.435087e-7,0.0001449761,0.0000014142205],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002977324,0.00011652416,0.000018781151,0.0005935725,0.00018437029,4.966291e-7,0.00038611403,0.8204331,0.10207558,0.0000909337,0.00019140654,0.075879365],"study_design_scores_gemma":[0.00041096174,0.00042912152,0.00008234526,0.00037983755,0.000065851,0.0000111357485,0.000045676454,0.8546543,0.14362173,0.000111117515,0.000013022337,0.00017490612],"about_ca_topic_score_codex":0.000035694244,"about_ca_topic_score_gemma":0.0000025585214,"teacher_disagreement_score":0.9698104,"about_ca_system_score_codex":0.00006114373,"about_ca_system_score_gemma":0.00005909462,"threshold_uncertainty_score":0.863002},"labels":[],"label_agreement":null},{"id":"W2772234823","doi":"10.1109/tcad.2017.2783303","title":"Failure Triage in RTL Regression Verification","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Root cause; Ranking (information retrieval); Overhead (engineering); Data mining; Triage; Cluster analysis; Root (linguistics); Root cause analysis; Reliability engineering; Machine learning; Programming language; Engineering","score_opus":0.05604785648069878,"score_gpt":0.26474819069780625,"score_spread":0.20870033421710749,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2772234823","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021790922,0.00012700897,0.97614324,0.00010792394,0.001076884,0.00045573353,0.000010831982,0.00012985022,0.00015761163],"genre_scores_gemma":[0.9979161,0.00004194969,0.0018297492,0.000025058467,0.000046011395,0.000039075258,0.000002059648,0.00001681437,0.00008319058],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99778634,0.00033386736,0.00066819513,0.00059216836,0.0003136626,0.0003057848],"domain_scores_gemma":[0.99789894,0.00028932834,0.00047692502,0.0009979645,0.0002133965,0.00012347758],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00083829457,0.000281089,0.00049358426,0.0003985295,0.00048329387,0.0005467034,0.0009288513,0.00019340716,0.0000035509404],"category_scores_gemma":[0.000031601772,0.00023043998,0.00009051939,0.00031867932,0.00009094581,0.00069485715,0.0000050920025,0.0003693691,0.00000817842],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009779085,0.0003678025,0.0002987607,0.00016556041,0.000069463065,0.00007997826,0.0011298638,0.030907976,0.053478073,0.0028619699,0.00024464575,0.91038615],"study_design_scores_gemma":[0.0014332881,0.00046123556,0.0014475951,0.0013974739,0.000019612396,0.000106861364,0.0001287191,0.9830866,0.011167023,0.00025083352,0.000098141994,0.00040265126],"about_ca_topic_score_codex":0.00044381278,"about_ca_topic_score_gemma":0.00002338847,"teacher_disagreement_score":0.9761252,"about_ca_system_score_codex":0.00008374329,"about_ca_system_score_gemma":0.0001315472,"threshold_uncertainty_score":0.939707},"labels":[],"label_agreement":null},{"id":"W2782281681","doi":"10.1109/tcad.2018.2789728","title":"Density-Uniformity-Aware Analog Layout Retargeting","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Retargeting; Computer science; Process (computing); Electronic engineering; Capacitance; Set (abstract data type); Integrated circuit layout; Place and route; Integrated circuit; Electrical engineering; Engineering; Artificial intelligence; Routing (electronic design automation)","score_opus":0.025244253969223664,"score_gpt":0.2188628959097165,"score_spread":0.19361864194049283,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2782281681","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024474515,0.00016355985,0.97258276,0.0000057887423,0.0010829762,0.0004804401,0.000046988604,0.0007746777,0.0003882815],"genre_scores_gemma":[0.9970912,0.00008418701,0.0024841165,0.00003108792,0.00014627511,0.000031638112,0.000006332749,0.00005430922,0.00007085687],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982723,0.00017553532,0.00062392146,0.0003374332,0.00024015382,0.00035067045],"domain_scores_gemma":[0.99888587,0.00017019478,0.00010536409,0.0003525409,0.0003427455,0.00014328654],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00048773372,0.00034773382,0.000541755,0.00039797585,0.00020668592,0.00010809187,0.00022090769,0.00026356918,0.000021898031],"category_scores_gemma":[0.0000043125924,0.0003102429,0.00010734079,0.0004430681,0.00012276295,0.00019306847,0.0000014812815,0.00038191144,0.000020960284],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015734807,0.000524292,0.00031899798,0.0014192496,0.001654854,0.00014175111,0.003769842,0.3929523,0.19442475,0.0010546484,0.008418799,0.39516318],"study_design_scores_gemma":[0.00038044906,0.0007754903,0.00004479299,0.00057950127,0.00006328122,0.00012784508,0.00018908698,0.8934839,0.1036555,0.00009022054,0.00018184602,0.00042812838],"about_ca_topic_score_codex":0.00016326408,"about_ca_topic_score_gemma":0.000013635943,"teacher_disagreement_score":0.9726167,"about_ca_system_score_codex":0.00009450201,"about_ca_system_score_gemma":0.000045184595,"threshold_uncertainty_score":0.999935},"labels":[],"label_agreement":null},{"id":"W2793637056","doi":"10.1109/tcad.2018.2801222","title":"Automatic Application-Specific Calibration to Enable Dynamic Voltage Scaling in FPGAs","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Ontario Centres of Excellence; Intel Corporation","keywords":"Field-programmable gate array; Computer science; Calibration; Process (computing); Computer hardware; Embedded system; Lookup table; Scaling; Power (physics); Operating system; Mathematics","score_opus":0.015178182253190458,"score_gpt":0.21293828665394934,"score_spread":0.1977601044007589,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2793637056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12141067,0.00014517344,0.8758456,0.000008676944,0.0011193153,0.0010131437,0.000024107438,0.00036677017,0.00006651106],"genre_scores_gemma":[0.99668455,0.000059639955,0.0028505498,0.000023738135,0.00007710964,0.00019515479,0.000007340042,0.000062229505,0.00003968189],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99806374,0.000110880756,0.0008020864,0.00039873604,0.00026546538,0.0003591067],"domain_scores_gemma":[0.99902606,0.00016806682,0.00009091459,0.00041148902,0.0001640197,0.00013947848],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004477441,0.0003233433,0.00047071182,0.0007050616,0.00012987806,0.00013929293,0.000240092,0.00018521915,0.000024415647],"category_scores_gemma":[0.0000025485065,0.00030734154,0.000053556632,0.00100457,0.00006483571,0.00031889917,0.000001421885,0.00025890124,0.000059788472],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000147719775,0.000084713276,0.000009437515,0.00017839036,0.000058712685,0.000004159896,0.001008977,0.80799174,0.10470439,0.00010629229,0.00028210052,0.08555631],"study_design_scores_gemma":[0.00045140565,0.00028770833,0.000055054003,0.00049138337,0.000014365957,0.000021628186,0.00014642773,0.96110916,0.036912248,0.000033583387,0.0001811096,0.00029593523],"about_ca_topic_score_codex":0.00014961947,"about_ca_topic_score_gemma":0.000030495366,"teacher_disagreement_score":0.8752739,"about_ca_system_score_codex":0.0002698714,"about_ca_system_score_gemma":0.000055234814,"threshold_uncertainty_score":0.9999379},"labels":[],"label_agreement":null},{"id":"W2842591198","doi":"10.1109/tcad.2018.2855168","title":"A Lifetime Reliability-Constrained Runtime Mapping for Throughput Optimization in Many-Core Systems","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Nova; Natural Science Foundation of Guangdong Province; National Natural Science Foundation of China","keywords":"Computer science; Throughput; Reliability (semiconductor); Constraint (computer-aided design); Computation; Distributed computing; Multi-core processor; Task (project management); Time constraint; Scheme (mathematics); Computer engineering; Parallel computing; Algorithm; Power (physics); Engineering; Wireless; Mathematics","score_opus":0.04215419102446877,"score_gpt":0.2596485821550559,"score_spread":0.2174943911305871,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2842591198","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012114861,0.00014039986,0.99455106,0.00006109104,0.001484908,0.0018481445,0.000030793446,0.0005283202,0.00014376728],"genre_scores_gemma":[0.7739844,0.000047883663,0.22547697,0.000060503473,0.000107977634,0.00017165743,0.000007704294,0.000031349693,0.00011159215],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99682176,0.00039954262,0.001179243,0.00083605474,0.00032339612,0.00044002454],"domain_scores_gemma":[0.9973968,0.00058603036,0.00041540057,0.0006592804,0.0008121009,0.0001303807],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013830828,0.00039589268,0.0007255103,0.000722345,0.00029123947,0.00033851457,0.00064347556,0.0002834712,0.0000040611108],"category_scores_gemma":[0.00002948695,0.00036362433,0.00012486687,0.0010661739,0.00017775875,0.00042951351,0.000007736654,0.00026484355,0.0000047305416],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031771102,0.00018342519,0.000011714305,0.00015393787,0.00006164559,0.0000038683083,0.00074742787,0.98667777,0.00070201396,0.0024146165,0.00026783222,0.0087439995],"study_design_scores_gemma":[0.0009459332,0.00092254527,0.000011753798,0.0008814568,0.000016601065,0.000060172264,0.00010731825,0.995055,0.0013653402,0.00016509918,0.00010981137,0.00035895227],"about_ca_topic_score_codex":0.00026278925,"about_ca_topic_score_gemma":0.0000020896798,"teacher_disagreement_score":0.77277285,"about_ca_system_score_codex":0.00015477343,"about_ca_system_score_gemma":0.0002130956,"threshold_uncertainty_score":0.99988157},"labels":[],"label_agreement":null},{"id":"W2844974720","doi":"10.1109/tcad.2018.2855165","title":"ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-Core Processors","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Youth Innovation Promotion Association of the Chinese Academy of Sciences; National Natural Science Foundation of China; Ministère de l'Économie, de la Science et de l'Innovation - Québec","keywords":"Control reconfiguration; Computer science; Network on a chip; Latency (audio); Power consumption; Network packet; Bandwidth (computing); Traverse; Airfield traffic pattern; Many core; Provisioning; Power (physics); Electrical efficiency; Distributed computing; Embedded system; Computer network; Telecommunications; Parallel computing","score_opus":0.03706762900793073,"score_gpt":0.2504595890412046,"score_spread":0.21339196003327385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2844974720","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005137313,0.00026279048,0.98996335,0.000064063854,0.0027933149,0.0012032317,0.00004105249,0.00023020667,0.00030469443],"genre_scores_gemma":[0.9865086,0.000047777874,0.012626108,0.000113764545,0.00014285053,0.0001639731,0.000005435065,0.000034222983,0.00035728747],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974884,0.00028490883,0.00087585964,0.00062113383,0.0003243771,0.0004053564],"domain_scores_gemma":[0.99707943,0.00041216132,0.0004166479,0.0008503611,0.0010935998,0.00014782346],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00084615796,0.00036888596,0.0005946836,0.0003707804,0.000519351,0.00037163356,0.00087800436,0.0002797625,0.000016159373],"category_scores_gemma":[0.000010909736,0.00030733697,0.0001391498,0.00065690547,0.0001576312,0.0005116806,0.0000070360184,0.00031877338,0.0000101362075],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000526617,0.0010842477,0.00006578599,0.001185464,0.0014814134,0.00001622539,0.015481568,0.455014,0.024981696,0.14170377,0.026785493,0.3316737],"study_design_scores_gemma":[0.0008651355,0.0017846513,0.000025937225,0.0006645521,0.000029323626,0.00013551628,0.00039871054,0.986974,0.0052986653,0.0008775549,0.0025717614,0.0003741652],"about_ca_topic_score_codex":0.00018712788,"about_ca_topic_score_gemma":0.00001581678,"teacher_disagreement_score":0.9813713,"about_ca_system_score_codex":0.00011853236,"about_ca_system_score_gemma":0.00016770372,"threshold_uncertainty_score":0.9999379},"labels":[],"label_agreement":null},{"id":"W2898485213","doi":"10.1109/tcad.2018.2878162","title":"System-on-a-Chip (SoC)-Based Hardware Acceleration for an Online Sequential Extreme Learning Machine (OS-ELM)","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Machine Learning and ELM","field":"Computer Science","cited_by":48,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Extreme learning machine; Hardware acceleration; Latency (audio); Field-programmable gate array; Embedded system; Acceleration; Artificial intelligence; Low latency (capital markets); Throughput; Process (computing); Gate array; ARM architecture; Artificial neural network; Wireless; Operating system","score_opus":0.10261901660781445,"score_gpt":0.2822112202880875,"score_spread":0.17959220368027304,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2898485213","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014716156,0.000067929,0.98120207,0.00008191773,0.0021934006,0.0009486566,0.00009670605,0.0006035831,0.00008957565],"genre_scores_gemma":[0.98657954,0.0000063872276,0.012525785,0.00010931086,0.00036848927,0.0000872144,0.000061086794,0.0000522469,0.00020991727],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99641967,0.00093050656,0.00083524245,0.0008828543,0.00047499646,0.00045673453],"domain_scores_gemma":[0.99760365,0.00044480944,0.00040152398,0.00064628286,0.00066864723,0.00023506673],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010349087,0.00047041097,0.00064375333,0.000547641,0.00072605006,0.00050235336,0.00064391585,0.00024508024,0.000011084831],"category_scores_gemma":[0.000019677485,0.00039916948,0.00017489457,0.0005197016,0.00009639618,0.00040004004,0.0000040988252,0.00046590978,0.000013909408],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025392353,0.00077308755,0.000027730117,0.0004103756,0.00021184787,0.000013071596,0.0009013511,0.74632454,0.014797254,0.002077779,0.0003924551,0.23381658],"study_design_scores_gemma":[0.0016187823,0.0046899538,0.00003757067,0.00064766104,0.000048002654,0.000058384154,0.00011734921,0.9846832,0.007074425,0.000017622006,0.0006160106,0.00039103697],"about_ca_topic_score_codex":0.00059792807,"about_ca_topic_score_gemma":0.000047653095,"teacher_disagreement_score":0.9718634,"about_ca_system_score_codex":0.00014986825,"about_ca_system_score_gemma":0.00021517591,"threshold_uncertainty_score":0.99984604},"labels":[],"label_agreement":null},{"id":"W2906644324","doi":"10.1109/tcad.2018.2889764","title":"Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Benchmark (surveying); Sensitivity (control systems); Computer science; Parametric statistics; Nonparametric statistics; Process variation; Electronic circuit; Speedup; Algorithm; Statistics; Process (computing); Mathematics; Electronic engineering; Engineering; Parallel computing","score_opus":0.043919346662045056,"score_gpt":0.26113044759375326,"score_spread":0.2172111009317082,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2906644324","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021182187,0.000026450945,0.9777415,0.000021404738,0.0003832172,0.00045085562,0.000052467083,0.00012313272,0.0000187958],"genre_scores_gemma":[0.9650808,0.0000034624338,0.03479234,0.000026276733,0.000042817268,0.000029131746,0.0000061987457,0.000010076064,0.000008904888],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99828833,0.00024597323,0.0005127169,0.00050004723,0.00022337925,0.00022953901],"domain_scores_gemma":[0.99757844,0.0013868234,0.00022472463,0.00029624582,0.00040636497,0.00010739338],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010002448,0.00019694096,0.00040102733,0.00039662753,0.00033361593,0.00024443198,0.00013440808,0.00010026297,0.0000021789679],"category_scores_gemma":[0.000053162483,0.00017626975,0.00006723904,0.00073538435,0.000108390006,0.00016578674,0.000002361908,0.00012776475,0.000002283181],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000063129555,0.00015782124,0.000050502254,0.00014179683,0.0003161532,0.0000050518197,0.0008939438,0.36828384,0.021861205,0.0037920896,0.00003497899,0.6044563],"study_design_scores_gemma":[0.00023144456,0.00043042327,0.00044243573,0.00017548323,0.00013601796,0.000039564115,0.000064380176,0.99132925,0.006885674,0.00008792321,0.0000024109836,0.00017498],"about_ca_topic_score_codex":0.00027314134,"about_ca_topic_score_gemma":0.0000143246625,"teacher_disagreement_score":0.9438986,"about_ca_system_score_codex":0.00004828784,"about_ca_system_score_gemma":0.00006580867,"threshold_uncertainty_score":0.71880716},"labels":[],"label_agreement":null},{"id":"W2908171364","doi":"10.1109/tcad.2018.2890532","title":"A Novel Heuristic Search Method for Two-Level Approximate Logic Synthesis","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Complement (music); Heuristic; Set (abstract data type); Computer science; Product (mathematics); Prime (order theory); Constraint (computer-aided design); State (computer science); Algorithm; Mathematical optimization; Mathematics; Combinatorics","score_opus":0.05738437659770701,"score_gpt":0.2621432517209108,"score_spread":0.2047588751232038,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2908171364","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0064837695,0.00015961025,0.9888216,0.000009985686,0.0018456829,0.0018765657,0.0003161079,0.00036343318,0.00012321766],"genre_scores_gemma":[0.9240429,0.000042532858,0.07523301,0.00002265098,0.00006905157,0.00032615103,0.0000067907013,0.000104051585,0.00015286313],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975816,0.00020964895,0.00078354153,0.00053333055,0.00035142555,0.00054044224],"domain_scores_gemma":[0.99755347,0.0013679076,0.000112936425,0.00049474987,0.0003091374,0.00016177131],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010579634,0.0004765633,0.0008623435,0.00054914854,0.00013246988,0.0001422055,0.0003449667,0.00023276327,0.000026625117],"category_scores_gemma":[0.000009783268,0.00040793992,0.0001669387,0.0005205456,0.000056086516,0.00022137507,0.0000019272452,0.000381665,0.000036525915],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000057408466,0.00013815875,0.000003102395,0.00082592457,0.00032312682,0.0000032758892,0.00026250878,0.8179842,0.14746045,0.0004399809,0.00010362134,0.032398216],"study_design_scores_gemma":[0.0011685046,0.0004653092,0.0000109301445,0.0005576881,0.00009347074,0.00009889538,0.00013557683,0.91918254,0.0777969,0.0000306357,0.000041095656,0.00041847213],"about_ca_topic_score_codex":0.0001630874,"about_ca_topic_score_gemma":0.0000032468204,"teacher_disagreement_score":0.91755915,"about_ca_system_score_codex":0.00017123041,"about_ca_system_score_gemma":0.00009769188,"threshold_uncertainty_score":0.9998372},"labels":[],"label_agreement":null},{"id":"W2929289575","doi":"10.1109/tcad.2019.2908921","title":"On Error Injection for NoC Platforms: A UVM-Based Generic Verification Environment","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Emulation; Router; Computer science; Embedded system; Error detection and correction; Network on a chip; Fault injection; Operating system; Computer network; Algorithm; Software","score_opus":0.039603583040303675,"score_gpt":0.22685687875849697,"score_spread":0.1872532957181933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2929289575","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.029101226,0.00007659864,0.96511096,0.000032849992,0.0037237948,0.0017088405,0.000031804382,0.00015727115,0.000056652134],"genre_scores_gemma":[0.9956381,0.0000132132445,0.003537502,0.00013882139,0.00008503923,0.00029189247,0.000010302257,0.000031398016,0.0002537371],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99763477,0.00019313178,0.0007666991,0.0007111841,0.00036858273,0.00032565978],"domain_scores_gemma":[0.9981966,0.00046944025,0.00036560162,0.00064872456,0.00020190404,0.00011773432],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00067446154,0.00034702854,0.00050872896,0.0004465894,0.00021714979,0.00019825557,0.0003803856,0.00023134478,0.000015135141],"category_scores_gemma":[0.000003913042,0.0002897164,0.00018058627,0.0003753009,0.00003980441,0.0002991341,0.000002004645,0.00024238048,0.00004406907],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010887461,0.0002511456,0.0000061519922,0.00011978191,0.00010323089,0.0000013485035,0.0002681622,0.9557025,0.0063090543,0.004192875,0.0003794389,0.03255745],"study_design_scores_gemma":[0.001185477,0.0035913705,0.000018864539,0.0003425369,0.000018122098,0.000040380426,0.00011074489,0.98748815,0.0061702956,0.00014013589,0.0005810743,0.00031282962],"about_ca_topic_score_codex":0.00012039955,"about_ca_topic_score_gemma":0.0000030689193,"teacher_disagreement_score":0.9665369,"about_ca_system_score_codex":0.00024129791,"about_ca_system_score_gemma":0.00010783898,"threshold_uncertainty_score":0.9999555},"labels":[],"label_agreement":null},{"id":"W3000602293","doi":"10.1109/tcad.2020.2966448","title":"Searching for Bugs Using Probabilistic Suspect Implications","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Software Engineering Research","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Suspect; Computer science; Probabilistic logic; Set (abstract data type); Machine learning; Hyperparameter; Algorithmic program debugging; Artificial intelligence; Software bug; Data mining; Programming language; Software","score_opus":0.10228609820325334,"score_gpt":0.28921066827009445,"score_spread":0.1869245700668411,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3000602293","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008742857,0.000096514035,0.9888427,0.00019470537,0.00044988454,0.0012943025,0.000041474017,0.00033004308,0.0000075037565],"genre_scores_gemma":[0.96160716,0.000010043129,0.03809953,0.00004424456,0.00007420082,0.00012049056,0.0000022138934,0.000030465093,0.000011638354],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99804765,0.00020642769,0.0004987519,0.0005803714,0.00029768187,0.00036913148],"domain_scores_gemma":[0.9969573,0.0018238528,0.000110431516,0.0004354721,0.00042873225,0.00024419415],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052234484,0.00023844672,0.00039479212,0.00028002268,0.00023681576,0.00028255998,0.0006217996,0.0001009281,0.0000022189035],"category_scores_gemma":[0.000087471984,0.00021771128,0.00010377451,0.0008232492,0.00006536266,0.00025445767,0.000005717049,0.00031215043,0.000003580753],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017734297,0.00012737456,0.000024786777,0.00036229935,0.00013870132,0.0000047645067,0.0009524796,0.9186191,0.030173622,0.0053904895,0.000112741574,0.044075936],"study_design_scores_gemma":[0.00043505803,0.0006323871,0.000065980435,0.00018805682,0.000018884859,0.00005186573,0.000039995764,0.9941006,0.0039825286,0.00021547779,0.000054695134,0.00021451015],"about_ca_topic_score_codex":0.00012839746,"about_ca_topic_score_gemma":0.0000011445564,"teacher_disagreement_score":0.9528643,"about_ca_system_score_codex":0.00013023014,"about_ca_system_score_gemma":0.00026972545,"threshold_uncertainty_score":0.8878008},"labels":[],"label_agreement":null},{"id":"W3002185530","doi":"10.1109/tcad.2020.2968549","title":"Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Traveling wave; Computer science; Simulation; Electronic circuit simulation; Electrical engineering; Electronic circuit; Engineering","score_opus":0.07633249842186351,"score_gpt":0.23972731811054263,"score_spread":0.1633948196886791,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3002185530","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09572474,0.00020445915,0.90280145,0.000013075724,0.0003930294,0.0004608675,0.000044090233,0.00021402356,0.00014424488],"genre_scores_gemma":[0.99514616,0.00003357675,0.0046078106,0.00006532844,0.000053578915,0.000029256604,0.000011162939,0.00005050897,0.0000025952147],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979793,0.00015143196,0.0008846276,0.00038942817,0.00032698576,0.00026821424],"domain_scores_gemma":[0.9985551,0.00047037902,0.000112417176,0.0002610667,0.00029801496,0.0003029861],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002841645,0.00035299978,0.00069107424,0.00017030095,0.000078236786,0.000081869366,0.00020853104,0.00024957428,0.000013018657],"category_scores_gemma":[0.000011760972,0.00031096608,0.00012795892,0.00042958674,0.00008939476,0.0003154546,0.0000011068105,0.000395988,0.0000039017946],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004039626,0.00009713734,4.268228e-7,0.0003394006,0.0001072463,0.000006042745,0.0010782591,0.8668753,0.103857785,0.00097008585,0.0000049283212,0.026623014],"study_design_scores_gemma":[0.00059879385,0.00061149587,0.000005444153,0.0004319008,0.00007925067,0.00000819678,0.00039107449,0.8986683,0.098812334,0.00011731924,0.00000836514,0.00026755413],"about_ca_topic_score_codex":0.00008515579,"about_ca_topic_score_gemma":0.0000110933,"teacher_disagreement_score":0.89942145,"about_ca_system_score_codex":0.0000868908,"about_ca_system_score_gemma":0.00011399281,"threshold_uncertainty_score":0.99993426},"labels":[],"label_agreement":null},{"id":"W3009193187","doi":"10.1109/tcad.2020.2977605","title":"An Automated Topology Synthesis Framework for Analog Integrated Circuits","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Network topology; Topology (electrical circuits); Computer science; Algorithm; Tree (set theory); Mathematics; Engineering; Electrical engineering","score_opus":0.04061444235109959,"score_gpt":0.2629130206829645,"score_spread":0.22229857833186492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3009193187","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0064004743,0.00026982705,0.9875935,0.00004483007,0.00095798617,0.0012196432,0.00034963706,0.003109629,0.000054497898],"genre_scores_gemma":[0.9863406,0.00013111561,0.01281748,0.00012251892,0.00012354423,0.0003251296,0.000022612872,0.00010955657,0.0000074595873],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99743426,0.00035300537,0.0009182601,0.0005869779,0.00022735691,0.00048012426],"domain_scores_gemma":[0.9978903,0.0008658428,0.0001610906,0.00041998227,0.00033580433,0.00032696174],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000389371,0.0005369157,0.0009812936,0.00041540703,0.00017092688,0.00015297388,0.00041962316,0.00059077906,0.000033670585],"category_scores_gemma":[0.000035656198,0.00048711232,0.00017715555,0.0007400445,0.000119181925,0.00023690047,0.0000012831224,0.0005318424,0.000008862367],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014206143,0.00042367209,0.000020119363,0.0010531727,0.0011883678,0.000049315084,0.001854221,0.53094,0.19076972,0.0028198725,0.0032115865,0.2675279],"study_design_scores_gemma":[0.000381394,0.0013678393,0.000012431512,0.00048219814,0.00012401873,0.00004876713,0.00031002384,0.91030526,0.08608676,0.00022515342,0.00016958646,0.00048655868],"about_ca_topic_score_codex":0.0001145162,"about_ca_topic_score_gemma":0.0000040761265,"teacher_disagreement_score":0.9799401,"about_ca_system_score_codex":0.00011501634,"about_ca_system_score_gemma":0.000096432785,"threshold_uncertainty_score":0.99975806},"labels":[],"label_agreement":null},{"id":"W3012508368","doi":"10.1109/tcad.2020.2982145","title":"Monitoring Aging Defects in STT-MRAMs","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Integrated Circuits and Semiconductor Failure Analysis","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada; Canada First Research Excellence Fund","keywords":"Testability; Tunnel magnetoresistance; Reliability (semiconductor); Computer science; CMOS; Scheme (mathematics); Electronic engineering; Process (computing); Spin-transfer torque; Materials science; Engineering; Reliability engineering; Power (physics); Nanotechnology; Magnetic field; Magnetization; Physics","score_opus":0.03653444929072989,"score_gpt":0.21830528285699174,"score_spread":0.18177083356626186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3012508368","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18589643,0.0007782016,0.811606,0.00001775739,0.0009492452,0.0003364853,0.00002384994,0.0002636267,0.0001284056],"genre_scores_gemma":[0.9991258,0.00027831394,0.00030236394,0.00003668525,0.00013282051,0.000038024846,0.0000036078018,0.00006175556,0.000020669522],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99793035,0.00018387022,0.0007738348,0.00043197902,0.0002799919,0.000399949],"domain_scores_gemma":[0.9990795,0.00020278273,0.00009750907,0.00024642813,0.00016553621,0.00020822996],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00026806645,0.0004069365,0.00072252343,0.00044559766,0.00008748951,0.000142653,0.00024190026,0.00022383692,0.000017655739],"category_scores_gemma":[0.00000660567,0.00036984275,0.00014668479,0.0009688259,0.000046484227,0.00023391897,0.0000011792843,0.0006367713,0.000013972257],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012302769,0.000055667715,0.00013359645,0.00021175282,0.0002780324,0.000040406514,0.0015160778,0.82637364,0.13512157,0.000060230115,0.0000925534,0.036104184],"study_design_scores_gemma":[0.00074432977,0.00033611892,0.00005167198,0.00089663535,0.00010021175,0.00003074024,0.0011759534,0.88593245,0.11009719,0.000015410216,0.00012508566,0.0004941987],"about_ca_topic_score_codex":0.00031331557,"about_ca_topic_score_gemma":0.000010542619,"teacher_disagreement_score":0.8132293,"about_ca_system_score_codex":0.0001378643,"about_ca_system_score_gemma":0.000055640186,"threshold_uncertainty_score":0.99987537},"labels":[],"label_agreement":null},{"id":"W3021440659","doi":"10.1109/tcad.2020.2990896","title":"SmartHeating: On the Performance and Lifetime Improvement of Self-Healing SSDs","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Data Storage Technologies","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"St. Francis Xavier University","funders":"Fundamental Research Funds for the Central Universities; Natural Science Foundation of Hubei Province; National Natural Science Foundation of China","keywords":"Flash memory; Flash (photography); Computer science; Reliability (semiconductor); Overhead (engineering); Flash file system; Embedded system; Computer hardware; NAND gate; Dwell time; Reliability engineering; Logic gate; Computer memory; Operating system; Semiconductor memory; Algorithm; Engineering; Power (physics)","score_opus":0.033827821453744855,"score_gpt":0.2232374552513742,"score_spread":0.18940963379762935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3021440659","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06750853,0.00012082507,0.9308894,0.00028799247,0.0002876785,0.0005808065,0.000026038837,0.00027200286,0.000026679554],"genre_scores_gemma":[0.98740023,0.000149167,0.012202479,0.00016326268,0.00002300767,0.00003926982,9.2876877e-7,0.000014462291,0.0000072133485],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99831766,0.00013256258,0.0005671511,0.0004552859,0.00029876077,0.00022858843],"domain_scores_gemma":[0.99846494,0.00049504166,0.0002781503,0.00050970237,0.00016285614,0.000089302586],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041537127,0.00025246196,0.00040810867,0.00015595123,0.00019044819,0.00009426153,0.0005824332,0.000105630155,0.0000017722708],"category_scores_gemma":[0.000014185664,0.00017361912,0.000049758375,0.00049135706,0.000115628136,0.0002587263,0.000011364408,0.00033553687,0.0000026333694],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008939232,0.00043598018,0.000048568105,0.00075772766,0.00042327153,0.000016349424,0.004334572,0.3051485,0.1025187,0.010100818,0.00038419696,0.5757419],"study_design_scores_gemma":[0.000390892,0.0024222934,0.00001690372,0.00033661368,0.000018764462,0.000019821095,0.00026504407,0.90881765,0.0873766,0.000054829346,0.00009210862,0.00018844985],"about_ca_topic_score_codex":0.000043499644,"about_ca_topic_score_gemma":6.028458e-7,"teacher_disagreement_score":0.91989166,"about_ca_system_score_codex":0.00004338133,"about_ca_system_score_gemma":0.00007271244,"threshold_uncertainty_score":0.7079982},"labels":[],"label_agreement":null},{"id":"W3032902986","doi":"10.1109/tcad.2020.3012210","title":"Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems; National Science Foundation","keywords":"Computer science; Memory bandwidth; Bandwidth (computing); Bandwidth throttling; Parallel computing; Central processing unit; Profiling (computer programming); Kernel (algebra); Embedded system; Operating system; Computer network","score_opus":0.033058374834083935,"score_gpt":0.24583730397931516,"score_spread":0.21277892914523122,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3032902986","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014841396,0.00006787272,0.9958024,0.00018146349,0.00045374208,0.0011170936,0.000036173264,0.0007802229,0.00007687087],"genre_scores_gemma":[0.8691103,0.00006356848,0.1303214,0.00022030166,0.00003734865,0.00009738775,0.000020231884,0.000034272198,0.00009520669],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978825,0.00015849053,0.00072242634,0.0006257959,0.00030587587,0.0003049215],"domain_scores_gemma":[0.99817866,0.0004693233,0.0003188826,0.00041315344,0.00042691955,0.00019303474],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00053067843,0.000331768,0.000541621,0.00028848823,0.00027073018,0.00021303569,0.00058421184,0.00019648818,0.0000048110996],"category_scores_gemma":[0.000009880849,0.0002903233,0.00014904,0.0005678064,0.00006550742,0.000304177,0.000002895341,0.00020806534,0.000008454737],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006137428,0.00014346818,0.0000010331361,0.00016199109,0.00009549788,0.0000035144894,0.00057526305,0.9437633,0.010572827,0.000741525,0.00068707595,0.04319314],"study_design_scores_gemma":[0.0008928369,0.0011122588,0.00000455047,0.00022430925,0.000026680946,0.000012992862,0.000030208625,0.98023045,0.016981978,0.00012278192,0.000056497327,0.0003044464],"about_ca_topic_score_codex":0.000079735815,"about_ca_topic_score_gemma":0.0000016765872,"teacher_disagreement_score":0.86762613,"about_ca_system_score_codex":0.00009343762,"about_ca_system_score_gemma":0.0002863362,"threshold_uncertainty_score":0.9999549},"labels":[],"label_agreement":null},{"id":"W3036728738","doi":"10.1109/tcad.2020.3003906","title":"A Design Framework for Invertible Logic","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Precursory Research for Embryonic Science and Technology; Ministry of Education, Culture, Sports, Science and Technology; Canon Medical Systems Corporation","keywords":"SystemC; Computer science; Logic synthesis; Invertible matrix; Stochastic computing; Logic family; Sequential logic; Field-programmable gate array; Probabilistic logic; Digital electronics; Theoretical computer science; Logic gate; Computer engineering; Computer architecture; Electronic circuit; Algorithm; Parallel computing; Embedded system; Mathematics; Engineering; Computation","score_opus":0.062238130245596754,"score_gpt":0.23381927871655434,"score_spread":0.17158114847095757,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3036728738","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017666391,0.00047535586,0.99382687,0.000059117167,0.0016062432,0.0015543366,0.000059182297,0.0006154099,0.000036823152],"genre_scores_gemma":[0.95400035,0.00016022712,0.045144077,0.00020205021,0.00014082284,0.00023230462,0.000004732939,0.000093209164,0.000022221517],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979122,0.00018548926,0.00073801866,0.00045211744,0.000270814,0.00044135313],"domain_scores_gemma":[0.99840146,0.00070187193,0.000117333344,0.00031739677,0.0002088514,0.00025309797],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003794692,0.0004458721,0.0007004786,0.0002737819,0.00015099617,0.00013643168,0.00031901896,0.00032800646,0.000022153601],"category_scores_gemma":[0.000013925983,0.00039329936,0.00013142193,0.00066410407,0.00007153114,0.00024725433,0.0000012967631,0.00045018972,0.00003138143],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009100176,0.0000725195,0.0000023647917,0.0004512284,0.00026897647,0.000008427706,0.0008730187,0.95511544,0.02471206,0.00067152706,0.0016212516,0.016112192],"study_design_scores_gemma":[0.0007980607,0.0013582626,0.000002614709,0.00044215412,0.00007477115,0.000025219484,0.00012812468,0.9409097,0.055297554,0.0003298383,0.0002198897,0.00041384963],"about_ca_topic_score_codex":0.000023558843,"about_ca_topic_score_gemma":5.562157e-7,"teacher_disagreement_score":0.95223373,"about_ca_system_score_codex":0.00010372932,"about_ca_system_score_gemma":0.000093336166,"threshold_uncertainty_score":0.9998519},"labels":[],"label_agreement":null},{"id":"W3087976346","doi":"10.1109/tcad.2020.3025068","title":"An LDE-Aware <i>g</i> <sub> <i>m</i> </sub>/<i>I</i> <sub> <i>D</i> </sub>-Based Hybrid Sizing Method for Analog Integrated Circuits","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Sizing; Sensitivity (control systems); Computer science; Algorithm; Computation; Electronic circuit; Topology (electrical circuits); Mathematics; Electronic engineering; Engineering; Electrical engineering; Combinatorics","score_opus":0.0300492102004446,"score_gpt":0.23417788038704782,"score_spread":0.20412867018660322,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3087976346","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02463025,0.0005837673,0.96756727,0.000054060216,0.0012924072,0.0025450492,0.0009836449,0.0023082,0.00003532976],"genre_scores_gemma":[0.99085325,0.00032279667,0.0067092925,0.0008229272,0.0002780733,0.0005534137,0.00015827562,0.000299699,0.0000022609374],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9946567,0.0007698164,0.0017282182,0.0012619437,0.0006030596,0.0009802657],"domain_scores_gemma":[0.99639565,0.00097654015,0.0003943685,0.00077291485,0.0007486176,0.00071192294],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010790607,0.0011783938,0.0017055642,0.00066970906,0.00038440028,0.00039043606,0.00071085495,0.0005689189,0.0000035250948],"category_scores_gemma":[0.000023802912,0.0011466264,0.0004852855,0.0012277012,0.0001469561,0.0006982582,0.0000041264884,0.0010646121,0.000012160049],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006784625,0.00017194227,0.0000026258178,0.0005406584,0.00026312424,0.000033277967,0.00018716509,0.22368625,0.61882347,0.000046479807,0.0014991929,0.15467799],"study_design_scores_gemma":[0.00093888637,0.0010819284,0.000001514748,0.00051321276,0.00015932372,0.000056404326,0.00009183791,0.47928494,0.5170012,0.0000471872,0.00018998681,0.00063357886],"about_ca_topic_score_codex":0.00008449957,"about_ca_topic_score_gemma":0.000012471649,"teacher_disagreement_score":0.966223,"about_ca_system_score_codex":0.0002750417,"about_ca_system_score_gemma":0.00032838638,"threshold_uncertainty_score":0.99909836},"labels":[],"label_agreement":null},{"id":"W3099119422","doi":"10.1109/tcad.2020.3037310","title":"A Deflection-Based Deadlock Recovery Framework to Achieve High Throughput for Faulty NoCs","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; National Key Research and Development Program of China; Natural Science Foundation of Guangdong Province; Nova; Ministry of Science and Technology of the People's Republic of China; Chinese Academy of Sciences; National Natural Science Foundation of China","keywords":"Deadlock prevention algorithms; Deadlock; Computer science; Throughput; Distributed computing; Computer network; Network packet; Latency (audio); Concurrency control; Wireless; Database transaction","score_opus":0.05258363901333988,"score_gpt":0.2568730001466262,"score_spread":0.2042893611332863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3099119422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037384524,0.000089813344,0.98833555,0.00072420697,0.0048517683,0.0017756005,0.00009133893,0.00035833425,0.00003492114],"genre_scores_gemma":[0.94642496,0.000015616277,0.051406488,0.0014051885,0.00034080257,0.0002930931,0.000004847553,0.000045664125,0.00006335122],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966511,0.000460364,0.0010231172,0.0009723381,0.00040918883,0.00048390613],"domain_scores_gemma":[0.99679774,0.0012853076,0.0003253681,0.0005778849,0.000656963,0.00035671538],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005843718,0.00046962567,0.00082899275,0.0003313731,0.0003757854,0.00045343692,0.0006678227,0.00035470433,0.000008912332],"category_scores_gemma":[0.00003442758,0.00041357713,0.00027480946,0.001173645,0.00004710498,0.0003352857,0.0000053441945,0.00045162576,0.00001900156],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029332476,0.00018560892,0.0000048389647,0.00018959583,0.0002427831,0.000008102583,0.000945551,0.94577175,0.003361372,0.0049018217,0.0021104286,0.04198484],"study_design_scores_gemma":[0.00089778285,0.0047527812,0.000008992454,0.00068306515,0.00004233115,0.000043307937,0.00013875598,0.98673946,0.004726929,0.0005835557,0.0008920916,0.0004909221],"about_ca_topic_score_codex":0.00045650717,"about_ca_topic_score_gemma":0.000015667405,"teacher_disagreement_score":0.9426865,"about_ca_system_score_codex":0.00016618903,"about_ca_system_score_gemma":0.00023961949,"threshold_uncertainty_score":0.9998316},"labels":[],"label_agreement":null},{"id":"W3119147336","doi":"10.1109/tcad.2021.3091436","title":"Noise Sensitivity-Based Energy Efficient and Robust Adversary Detection in Neural Networks","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Adversarial Robustness in Machine Learning","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institute for Advanced Research; National Science Foundation","keywords":"Detector; Computer science; MNIST database; Subnetwork; Artificial intelligence; Robustness (evolution); Artificial neural network; Adversarial system; Convolutional neural network; Deep learning; Inference; Computer engineering; Telecommunications","score_opus":0.019666066305374482,"score_gpt":0.21438165053981104,"score_spread":0.19471558423443655,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3119147336","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019229315,0.00027924462,0.9784476,0.000048106656,0.0015977068,0.00023841848,0.000005714779,0.00013930102,0.0000145515105],"genre_scores_gemma":[0.9937254,0.00002455822,0.006035467,0.000094494244,0.000056595123,0.000021140386,0.000003185987,0.000023608896,0.000015551648],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9968511,0.0012347931,0.00056319195,0.000702384,0.000303978,0.00034458464],"domain_scores_gemma":[0.9981674,0.0008279675,0.00020155386,0.00040739594,0.00025674712,0.0001389375],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00069568923,0.00032187242,0.00051239465,0.00043123576,0.00021727041,0.0001965107,0.00018675184,0.00020909024,0.0000020455445],"category_scores_gemma":[0.000016460743,0.00031256548,0.000088675086,0.0009582114,0.000088524735,0.00022695305,0.000008308755,0.0005176052,5.4891234e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002954847,0.00012451377,0.000019626304,0.000038521295,0.00003395065,0.00014183165,0.00013852284,0.88887376,0.0032652167,0.00017265276,0.000003410343,0.107158475],"study_design_scores_gemma":[0.0009707364,0.00024671148,0.00013114125,0.00027132858,0.000022916396,0.00022652658,0.00008846247,0.9923917,0.0053535188,0.000008230545,0.0000079536085,0.0002807839],"about_ca_topic_score_codex":0.00062401535,"about_ca_topic_score_gemma":0.0000768465,"teacher_disagreement_score":0.97449607,"about_ca_system_score_codex":0.00012568661,"about_ca_system_score_gemma":0.00013331731,"threshold_uncertainty_score":0.99993265},"labels":[],"label_agreement":null},{"id":"W3160865949","doi":"10.1109/tcad.2021.3079126","title":"Algorithm Selection Framework for Legalization Using Deep Convolutional Neural Networks and Transfer Learning","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Conselho Nacional de Desenvolvimento Científico e Tecnológico; Natural Sciences and Engineering Research Council of Canada; Coordenação de Aperfeiçoamento de Pessoal de Nível Superior","keywords":"Legalization; Convolutional neural network; Computer science; Transfer of learning; Artificial intelligence; Routing (electronic design automation); Selection (genetic algorithm); Artificial neural network; Deep learning; Algorithm; Machine learning; Displacement (psychology); Embedded system","score_opus":0.0413645283119608,"score_gpt":0.25118282700599187,"score_spread":0.20981829869403107,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3160865949","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037268142,0.0006179555,0.99402905,0.000024780935,0.0010499436,0.00037834168,0.000009820574,0.00015914362,0.000004168102],"genre_scores_gemma":[0.9561096,0.000049908336,0.04356387,0.000055725093,0.00013831224,0.000028842742,0.000008834395,0.000024461982,0.000020446027],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979698,0.0003869479,0.0005348754,0.00055675773,0.00023075764,0.00032085666],"domain_scores_gemma":[0.99847215,0.0005450202,0.00012729222,0.00015609177,0.00057784666,0.0001215893],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00041983536,0.00025991668,0.00040576168,0.00021449813,0.0005119597,0.00034602717,0.00015433003,0.00022181713,0.0000032763419],"category_scores_gemma":[0.000018862078,0.0002583068,0.000098206954,0.00069644325,0.00006169454,0.0004049906,0.0000023026673,0.00039855018,2.7631395e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021778203,0.000056761757,0.00003191134,0.000051706622,0.000074440155,0.0000054994903,0.00020383697,0.7605987,0.0027278443,0.0025813642,0.000003062474,0.23366268],"study_design_scores_gemma":[0.0004897637,0.00033775624,0.000035910918,0.00032660263,0.0000517894,0.0003856023,0.00010944122,0.9958571,0.0018106846,0.0003244982,0.000016140131,0.00025471655],"about_ca_topic_score_codex":0.00008524588,"about_ca_topic_score_gemma":0.000004778786,"teacher_disagreement_score":0.9523828,"about_ca_system_score_codex":0.000077102675,"about_ca_system_score_gemma":0.00013486687,"threshold_uncertainty_score":0.9999869},"labels":[],"label_agreement":null},{"id":"W3176877422","doi":"10.1109/tcad.2021.3093016","title":"An Efficient EM-Based Synthesis Technique for Single-Band and Dual-Band Waveguide Filters","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Microwave Engineering and Waveguides","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Prototype filter; Filter (signal processing); Waveguide filter; m-derived filter; Filter design; Computer science; Network synthesis filters; Multi-band device; Electronic engineering; Dual (grammatical number); Band-pass filter; Constant k filter; Ideal (ethics); Electronic filter topology; Topology (electrical circuits); Telecommunications; Engineering; Electrical engineering","score_opus":0.024515815378432653,"score_gpt":0.21396046702181037,"score_spread":0.18944465164337773,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3176877422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038508046,0.0004896481,0.959172,0.000008661022,0.0006735923,0.0006523196,0.00018808887,0.00025790784,0.000049723207],"genre_scores_gemma":[0.9927164,0.000038967082,0.006886012,0.000015502754,0.000051010324,0.00018711212,0.000012005974,0.00007003291,0.000022994702],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998421,0.00013611764,0.00056259026,0.00041276694,0.0001617124,0.00030581918],"domain_scores_gemma":[0.99862957,0.00056528946,0.000068869434,0.0003355377,0.00023521752,0.00016551783],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040263624,0.00035561895,0.00053204695,0.00030116213,0.00012636765,0.00016544256,0.00009795161,0.00020548677,0.000006629289],"category_scores_gemma":[0.000014642029,0.00033501908,0.00010283404,0.00026651434,0.00005670756,0.00007019558,5.540275e-7,0.0001924678,7.7700633e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012965441,0.00008387891,5.397347e-7,0.00031105525,0.00008598094,0.000011826447,0.00011202277,0.53233975,0.4620592,0.000014948015,0.00007099655,0.0048968378],"study_design_scores_gemma":[0.00031132155,0.00022601732,0.0000027078054,0.00052173535,0.000049398877,0.00010197056,0.00009331527,0.47568092,0.52274805,0.0000041878675,0.000048769183,0.00021159386],"about_ca_topic_score_codex":0.000029926234,"about_ca_topic_score_gemma":0.0000040680925,"teacher_disagreement_score":0.9542083,"about_ca_system_score_codex":0.00008970298,"about_ca_system_score_gemma":0.000065185246,"threshold_uncertainty_score":0.9999102},"labels":[],"label_agreement":null},{"id":"W3177672515","doi":"10.1109/tcad.2020.3031240","title":"Enhancing the Utilization of Processing Elements in Spatial Deep Neural Network Accelerators","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Dataflow; Speedup; Computation; Pruning; Bandwidth (computing); Overhead (engineering); Artificial neural network; Memory bandwidth; Efficient energy use; Computer engineering; Computer architecture; Distributed computing; Embedded system; Parallel computing; Artificial intelligence; Computer network; Algorithm; Engineering","score_opus":0.06024876581410656,"score_gpt":0.26575548405747257,"score_spread":0.205506718243366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3177672515","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011088074,0.00026342276,0.98727053,0.00011237026,0.00036867033,0.00079655444,0.0000047663793,0.00008522043,0.000010370118],"genre_scores_gemma":[0.9927108,0.000040542185,0.006936181,0.00014559328,0.000078196215,0.00006723597,0.0000020742063,0.000016814442,0.0000025130737],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978213,0.0003091116,0.00089031656,0.00042595813,0.00028302774,0.00027033992],"domain_scores_gemma":[0.9987272,0.00029143607,0.00039369173,0.00028743327,0.00020912001,0.000091087735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032466426,0.0002216885,0.000372736,0.000117253425,0.00018667891,0.00010694922,0.000523827,0.00008283655,0.000002416398],"category_scores_gemma":[0.0000072017674,0.00017078921,0.000054911863,0.0013217498,0.00006508447,0.0003351184,0.0000064730693,0.00027893722,0.0000011492306],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016303662,0.00005467232,0.000043524487,0.000061495324,0.000016819176,0.000002039655,0.00069143815,0.7760521,0.0066947103,0.00031682197,0.000013137747,0.21603692],"study_design_scores_gemma":[0.00035778084,0.0002737986,0.00010887943,0.00017927188,0.000013037745,0.000009647166,0.00010102716,0.9847296,0.013981747,0.000080938575,0.000020593832,0.00014368107],"about_ca_topic_score_codex":0.00007396914,"about_ca_topic_score_gemma":0.00003155753,"teacher_disagreement_score":0.98162276,"about_ca_system_score_codex":0.000044167693,"about_ca_system_score_gemma":0.00007943707,"threshold_uncertainty_score":0.6964582},"labels":[],"label_agreement":null},{"id":"W3197603378","doi":"10.1109/tcad.2021.3109863","title":"RLPlace: Using Reinforcement Learning and Smart Perturbations to Optimize FPGA Placement","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":43,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Vector Institute; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Huawei Technologies; VMware; Google","keywords":"Field-programmable gate array; Computer science; Reinforcement learning; Simulated annealing; Quality (philosophy); Parallel computing; Algorithm; Artificial intelligence; Embedded system","score_opus":0.03147460674607729,"score_gpt":0.23712456196530796,"score_spread":0.20564995521923066,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3197603378","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010443936,0.00043406803,0.9874515,0.000012355894,0.00054929045,0.0005752596,0.000015218274,0.00029777712,0.00022058077],"genre_scores_gemma":[0.9876384,0.00025738255,0.011595809,0.000041148698,0.000035935955,0.00007516749,0.000006910805,0.00004348657,0.00030572814],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984989,0.00016136852,0.00054069015,0.00031591966,0.00022044833,0.00026267784],"domain_scores_gemma":[0.9991682,0.00019242699,0.00006776851,0.00019610475,0.00022253899,0.00015292007],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00029488254,0.00028486963,0.00042402162,0.00029651698,0.00019227587,0.00014968547,0.000083194784,0.00014544508,0.000027356971],"category_scores_gemma":[0.00000712187,0.00027623444,0.000063506086,0.00036250384,0.000032684922,0.00012844114,0.0000025818129,0.00029393824,0.0000031224856],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013491135,0.000036030542,0.000004672818,0.00011586734,0.00014432409,0.000010803489,0.00048422557,0.9257905,0.06084139,0.000049230028,0.00019933468,0.012310137],"study_design_scores_gemma":[0.00045137457,0.00038908655,0.0000042950505,0.0005510554,0.00006127171,0.0001102653,0.00047138784,0.93246055,0.06470725,0.0000066044845,0.0004929054,0.00029394653],"about_ca_topic_score_codex":0.00007140919,"about_ca_topic_score_gemma":0.0000029309751,"teacher_disagreement_score":0.9771945,"about_ca_system_score_codex":0.00014939337,"about_ca_system_score_gemma":0.000070607195,"threshold_uncertainty_score":0.999969},"labels":[],"label_agreement":null},{"id":"W3209162960","doi":"10.1109/tcad.2021.3123056","title":"Automatic Construction of Predictable and High-Performance Cache Coherence Protocols for Multicore Real-Time Systems","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Cache coherence; MESI protocol; MESIF protocol; Cache; Predictability; Bus sniffing; Multi-core processor; Protocol (science); Distributed computing; Implementation; Embedded system; Cache algorithms; Computer architecture; Operating system; CPU cache; Programming language","score_opus":0.03260083596461848,"score_gpt":0.25203253731462505,"score_spread":0.21943170135000656,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3209162960","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03096973,0.0000898113,0.9633763,0.000011106794,0.00042435137,0.004735648,0.00004843697,0.00031451895,0.00003013646],"genre_scores_gemma":[0.85558736,0.00007617145,0.14285345,0.000007220536,0.000025318928,0.0013301449,0.0000065028566,0.000018919158,0.00009489426],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978002,0.00033920677,0.00085102144,0.00049201935,0.00027386396,0.0002437446],"domain_scores_gemma":[0.9977313,0.00047066933,0.00045284297,0.00045121467,0.0007926675,0.00010130176],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005820175,0.00026124515,0.0006517725,0.00023205722,0.00019101877,0.00020164035,0.00029831182,0.00017682345,0.000002655118],"category_scores_gemma":[0.000014501879,0.00023199174,0.000056406057,0.00047654053,0.00012169267,0.000307293,0.0000059899508,0.00015465551,8.853687e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005690196,0.0004230766,0.000097958946,0.0025360538,0.0003000003,0.000008199843,0.0007680242,0.8021051,0.05618229,0.0029392838,0.0003048483,0.13427824],"study_design_scores_gemma":[0.00077664165,0.00078304054,0.000048372593,0.0016145764,0.000029107936,0.00014273496,0.000055218254,0.9384549,0.057836864,0.000044147822,0.00001293102,0.00020145922],"about_ca_topic_score_codex":0.0001834485,"about_ca_topic_score_gemma":7.01318e-7,"teacher_disagreement_score":0.8246176,"about_ca_system_score_codex":0.000058198217,"about_ca_system_score_gemma":0.00026172007,"threshold_uncertainty_score":0.94603485},"labels":[],"label_agreement":null},{"id":"W4210921032","doi":"10.1109/tcad.2022.3149850","title":"Design of Time-Mode PI Controller for Switched-Capacitor DC/DC Converter Using Differential Evolution Algorithm—A Design Methodology","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced DC-DC Converters","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Pulse-width modulation; PID controller; Controller (irrigation); Capacitor; Control theory (sociology); Algorithm; Computer science; Switched capacitor; Inductor; Pulse-frequency modulation; Electronic engineering; Pulse (music); Voltage; Mathematics; Electrical engineering; Engineering; Control engineering; Control (management); Pulse-amplitude modulation; Temperature control","score_opus":0.061447565940908916,"score_gpt":0.2598115932038228,"score_spread":0.19836402726291388,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4210921032","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014844161,0.00024844208,0.99262303,0.0000056724107,0.0029073395,0.0022750886,0.00023318765,0.00022117552,0.0000016766053],"genre_scores_gemma":[0.90703595,0.00002279143,0.09228645,0.000017255757,0.00009498547,0.00037873967,0.000011931785,0.00010211447,0.000049769722],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9961651,0.0013451386,0.0010920926,0.00053203286,0.0003757176,0.00048993],"domain_scores_gemma":[0.99701464,0.0018299387,0.00032923216,0.0003437221,0.0003441221,0.00013835846],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00087759655,0.00051024294,0.0012061148,0.00058539736,0.0002678238,0.00004467818,0.00030786582,0.0002450087,0.000043447882],"category_scores_gemma":[0.000013351655,0.0005022525,0.00022278805,0.00039277403,0.00012782263,0.0002153373,0.0000039964407,0.00045149756,0.0000029516968],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024210497,0.000099810066,7.069925e-7,0.00009743903,0.000461023,0.0000029472778,0.00033410423,0.6187249,0.31083456,0.000027977216,0.00006823761,0.069106214],"study_design_scores_gemma":[0.0027794945,0.0011404929,0.0000022698607,0.00014315842,0.00026010265,0.00009914566,0.0002834858,0.97204536,0.022601495,0.00019456608,0.000013131992,0.00043728433],"about_ca_topic_score_codex":0.00018103179,"about_ca_topic_score_gemma":0.000001087936,"teacher_disagreement_score":0.90555155,"about_ca_system_score_codex":0.00047649568,"about_ca_system_score_gemma":0.00015274144,"threshold_uncertainty_score":0.9997429},"labels":[],"label_agreement":null},{"id":"W4213423202","doi":"10.1109/tcad.2022.3153437","title":"Analog Integrated Circuit Topology Synthesis With Deep Reinforcement Learning","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Newfoundland and Labrador; Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Network topology; Computer science; Reinforcement learning; Operational amplifier; Topology (electrical circuits); Circuit design; Computer engineering; Physical design; Electronic engineering; Computer architecture; Amplifier; Artificial intelligence; Engineering; Electrical engineering; CMOS; Embedded system","score_opus":0.021714337896414457,"score_gpt":0.20268336025317465,"score_spread":0.1809690223567602,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4213423202","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0063055386,0.0002883101,0.9907889,0.000008008887,0.00060244737,0.0007005233,0.000026466269,0.0007184723,0.0005613592],"genre_scores_gemma":[0.99839854,0.0001569627,0.0007105783,0.00002716722,0.00003005746,0.00045822887,0.000014123877,0.00007203033,0.00013232011],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976722,0.00046375825,0.0006904596,0.0004060343,0.00036075394,0.0004067744],"domain_scores_gemma":[0.9988242,0.00038446212,0.00015769167,0.0003281143,0.00017361899,0.00013191343],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005286605,0.00041243268,0.00067492644,0.0006367221,0.00036470278,0.00008001992,0.00029170245,0.00015724123,0.00015760446],"category_scores_gemma":[0.0000058031073,0.0003586059,0.000104139435,0.00071039435,0.00010104263,0.00015426459,0.0000029942364,0.00079667073,0.0000047190088],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047177968,0.000075923555,0.00001437548,0.00010025213,0.0003433468,0.000036895522,0.0004707494,0.9381946,0.010585744,0.0003311753,0.00014790079,0.04965186],"study_design_scores_gemma":[0.00053391646,0.002063817,0.000010466564,0.00025399792,0.00012256605,0.00033580398,0.0012144587,0.97009516,0.024222212,0.00003467198,0.0006004804,0.0005124755],"about_ca_topic_score_codex":0.00033304677,"about_ca_topic_score_gemma":0.000009423682,"teacher_disagreement_score":0.99209297,"about_ca_system_score_codex":0.00029460192,"about_ca_system_score_gemma":0.000086309105,"threshold_uncertainty_score":0.9998866},"labels":[],"label_agreement":null},{"id":"W4251811355","doi":"10.1109/tcad.2005.852665","title":"Analysis and verification of power grids considering process-induced leakage-current variations","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage drop; Monte Carlo method; Threshold voltage; Transistor; Voltage; Grid; Scaling; Electronic engineering; Log-normal distribution; Exponential function; Leakage (economics); Computer science; Logarithm; Electrical engineering; Mathematics; Engineering; Statistics","score_opus":0.024773133409839262,"score_gpt":0.2322803198118872,"score_spread":0.20750718640204796,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251811355","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22095181,0.000317793,0.7775555,0.000008284877,0.0005395224,0.0004038653,0.000042609427,0.00014334363,0.00003722664],"genre_scores_gemma":[0.99837625,0.00015932426,0.001310288,0.0000053896524,0.00003798989,0.00006208337,0.0000070450465,0.000032887958,0.000008744406],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982876,0.00011320736,0.000786533,0.00032419257,0.00025955346,0.00022888],"domain_scores_gemma":[0.9989135,0.00019557148,0.00017760873,0.00031002294,0.00029388338,0.00010938129],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035509848,0.0002886525,0.0005775896,0.0007881751,0.00010989666,0.00007510698,0.00013433621,0.00014448246,0.000016601556],"category_scores_gemma":[0.000005723949,0.0002681639,0.000093406845,0.0009936211,0.000060400806,0.0003226021,9.702565e-7,0.0002671233,0.000004219517],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018350054,0.00016414595,0.0001117188,0.00031102938,0.00087331067,0.0000012731964,0.0016460812,0.8754627,0.065996245,0.00013052985,0.00003359961,0.055250987],"study_design_scores_gemma":[0.00058490544,0.00024690633,0.0007174351,0.00027291142,0.00036063732,0.000018822846,0.00016784712,0.9255942,0.07168215,0.000009584829,0.000046003443,0.0002986145],"about_ca_topic_score_codex":0.000052489497,"about_ca_topic_score_gemma":0.000009562812,"teacher_disagreement_score":0.77742445,"about_ca_system_score_codex":0.000093333154,"about_ca_system_score_gemma":0.00007419283,"threshold_uncertainty_score":0.99997705},"labels":[],"label_agreement":null},{"id":"W4285133403","doi":"10.1109/tcad.2022.3174165","title":"Accurate Simulation of High-Gain MMIC Amplifiers With Microstrip-Type Transistors","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Microwave Engineering and Waveguides","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"National Research Council Canada; Herzberg Institute of Astrophysics; University of Victoria","funders":"Sichuan Province Science and Technology Support Program; China Scholarship Council; National Natural Science Foundation of China","keywords":"Monolithic microwave integrated circuit; Transistor; Microstrip; Amplifier; Schematic; Electronic engineering; Integrated circuit; Electrical engineering; Engineering; CMOS; Voltage","score_opus":0.02289682193903747,"score_gpt":0.20749487554141802,"score_spread":0.18459805360238055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285133403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08966469,0.00035178,0.90836805,0.0000030967103,0.0009145052,0.00037938764,0.00013608918,0.00016231675,0.000020085507],"genre_scores_gemma":[0.9991294,0.000051665404,0.0006469168,0.000007048406,0.000021813887,0.000026582717,0.000016195418,0.00005210538,0.000048243768],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986207,0.00013850992,0.00054556143,0.00025570553,0.00022293435,0.0002165885],"domain_scores_gemma":[0.9991537,0.00021815483,0.00010664879,0.00029740424,0.00014795545,0.00007615721],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027440634,0.00026719342,0.00045898752,0.0003599562,0.00012381336,0.00003266523,0.00018391816,0.00008703357,0.000014496497],"category_scores_gemma":[0.0000020571551,0.0002463473,0.00006777849,0.00055047753,0.00006258327,0.00008352376,8.706908e-7,0.00031089108,0.0000011602631],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006124087,0.000051013314,0.0000020252498,0.00016876594,0.0001939983,0.000005042796,0.00037878976,0.92711294,0.06712742,0.000043656208,0.00009329531,0.0047617867],"study_design_scores_gemma":[0.00067236344,0.0007373205,0.000010206607,0.00018529689,0.000063389765,0.000042417996,0.00023196469,0.9687619,0.028830077,0.0000081048165,0.00019148998,0.0002654601],"about_ca_topic_score_codex":0.00019648306,"about_ca_topic_score_gemma":0.000003683108,"teacher_disagreement_score":0.9094647,"about_ca_system_score_codex":0.00013519313,"about_ca_system_score_gemma":0.00006140625,"threshold_uncertainty_score":0.99999887},"labels":[],"label_agreement":null},{"id":"W4291653263","doi":"10.1109/tcad.2022.3198907","title":"Tinkertoy: Build Your Own Operating Systems for IoT Devices","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"IoT and Edge/Fog Computing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Embedded operating system; Embedded system; Computer science; Internet of Things; Operating system; Architecture; Software","score_opus":0.056192575191476496,"score_gpt":0.2591791094307153,"score_spread":0.20298653423923882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4291653263","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011426636,0.0008974788,0.96765244,0.00008214857,0.018083371,0.0014064631,0.000025593234,0.00034462067,0.00008123904],"genre_scores_gemma":[0.9880968,0.000018137283,0.010382653,0.00013172477,0.0006489858,0.00035427843,0.0000074634427,0.000053961794,0.00030600937],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9962345,0.0006664615,0.0010901239,0.0008539481,0.00056284096,0.00059214025],"domain_scores_gemma":[0.9975312,0.00077771087,0.00044927493,0.0006140958,0.0004435254,0.00018418781],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001523903,0.00044780763,0.0007668627,0.0005178664,0.0012557143,0.0006543493,0.0010449679,0.0001412159,0.0000034060845],"category_scores_gemma":[0.000011066258,0.0004033784,0.00019078718,0.00085677864,0.0000547101,0.00028523966,0.00001983809,0.0005173618,0.000005099168],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037098045,0.00035904968,0.00003599027,0.0004145268,0.000333499,0.000028485525,0.0022083828,0.8953494,0.0071408465,0.0020023964,0.0034100213,0.0886803],"study_design_scores_gemma":[0.0008644946,0.0011972253,0.000012697182,0.00035287638,0.00004100319,0.00027373096,0.00046829137,0.9910326,0.0015458497,0.00004511669,0.0037027786,0.0004633272],"about_ca_topic_score_codex":0.00056975643,"about_ca_topic_score_gemma":0.000001954811,"teacher_disagreement_score":0.97667015,"about_ca_system_score_codex":0.0002025139,"about_ca_system_score_gemma":0.0003422162,"threshold_uncertainty_score":0.9998418},"labels":[],"label_agreement":null},{"id":"W4293243601","doi":"10.1109/tcad.2022.3197986","title":"Bits-Ensemble: Toward Light-Weight Robust Deep Ensemble by Bits-Sharing","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Adversarial Robustness in Machine Learning","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Robustness (evolution); Decoding methods; Ensemble forecasting; Security token; Algorithm; Artificial intelligence","score_opus":0.0333859136588336,"score_gpt":0.23257715355050643,"score_spread":0.1991912398916728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4293243601","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026079218,0.00055863254,0.99103606,0.00018479938,0.0039114533,0.0007825301,0.000034405417,0.00048759658,0.0003965898],"genre_scores_gemma":[0.9849565,0.000059652495,0.01389319,0.00013782122,0.00011449036,0.00016890057,0.000011102748,0.000074654476,0.0005836607],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99513334,0.00093722634,0.0010799186,0.0012246893,0.00094204955,0.00068280444],"domain_scores_gemma":[0.9974167,0.0005497759,0.00050819793,0.0009241824,0.0003310773,0.00027006792],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012826388,0.0005863161,0.0008634267,0.00071174826,0.0009844716,0.000438881,0.0016062217,0.00020867285,0.00004737014],"category_scores_gemma":[0.000016429283,0.00056059787,0.00019971681,0.0016223612,0.00007733222,0.00061287405,0.000046110803,0.0011921794,0.000014898922],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034806264,0.0002807257,0.000026586145,0.00009803746,0.00021491169,0.000050048693,0.0014571305,0.9371397,0.014119034,0.0024909077,0.0014595889,0.04262851],"study_design_scores_gemma":[0.0010701105,0.00086858234,0.0000068539734,0.00018873271,0.000056736655,0.00031851002,0.000364502,0.9863308,0.008350024,0.00016216189,0.0016629234,0.0006200606],"about_ca_topic_score_codex":0.00044306225,"about_ca_topic_score_gemma":0.0000062368085,"teacher_disagreement_score":0.9823486,"about_ca_system_score_codex":0.000359124,"about_ca_system_score_gemma":0.00022838236,"threshold_uncertainty_score":0.9996846},"labels":[],"label_agreement":null},{"id":"W4293243668","doi":"10.1109/tcad.2022.3197693","title":"Online Reset for Signal Temporal Logic Monitoring","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Japan Science and Technology Agency; Japan Society for the Promotion of Science","keywords":"Reset (finance); Computer science; SIGNAL (programming language); Semantics (computer science); Real-time computing; Overhead (engineering); Temporal logic; Point (geometry); Programming language; Mathematics","score_opus":0.11263788402016542,"score_gpt":0.30764909197544266,"score_spread":0.19501120795527724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4293243668","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0039871903,0.0001723451,0.99160326,0.000041340572,0.0028660498,0.0009493541,0.0001716466,0.0001926423,0.000016188038],"genre_scores_gemma":[0.7632829,0.000015353222,0.23621336,0.000034374643,0.00008665695,0.00025796087,0.0000105782065,0.000020454574,0.000078361976],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972516,0.0007152174,0.00071129826,0.0005524933,0.00045204733,0.00031735116],"domain_scores_gemma":[0.9982893,0.00047124957,0.00031141,0.00051061704,0.00030524607,0.00011220602],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013870009,0.0002554366,0.00042370238,0.00041544324,0.0004921273,0.00015140946,0.0007732337,0.00009799533,0.000007807306],"category_scores_gemma":[0.000009815124,0.00023692187,0.00011923234,0.0006938268,0.000061031198,0.00031923546,0.000008519119,0.00040593834,0.0000015965062],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015363208,0.0010497562,0.000035426387,0.00021678941,0.00021194406,0.000018820692,0.0010754606,0.7257658,0.024723815,0.014365071,0.00047063472,0.23191284],"study_design_scores_gemma":[0.00068239646,0.0020337524,0.000034025936,0.000114025606,0.000021183147,0.00010620588,0.00027645504,0.98260474,0.012789282,0.0006450145,0.00041609642,0.00027683473],"about_ca_topic_score_codex":0.00014975284,"about_ca_topic_score_gemma":0.0000010457139,"teacher_disagreement_score":0.7592957,"about_ca_system_score_codex":0.00018444598,"about_ca_system_score_gemma":0.00016222363,"threshold_uncertainty_score":0.9661393},"labels":[],"label_agreement":null},{"id":"W4308477749","doi":"10.1109/tcad.2022.3197487","title":"Resolving the Reliability Issues of Open Blocks for 3-D NAND Flash: Observations and Strategies","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Data Storage Technologies","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Research Grants Council, University Grants Committee","keywords":"Computer science; Block (permutation group theory); Reliability (semiconductor); NAND gate; Flash (photography); Workload; Reduction (mathematics); Degradation (telecommunications); Reliability engineering; Embedded system; Computer hardware; Operating system; Algorithm; Logic gate; Telecommunications; Mathematics; Engineering","score_opus":0.07707273089317593,"score_gpt":0.2889758330256165,"score_spread":0.2119031021324406,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308477749","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01162654,0.0006146991,0.9850841,0.000310944,0.00051824027,0.0014324217,0.0002458921,0.0001454451,0.000021706666],"genre_scores_gemma":[0.9472619,0.000101743826,0.052065782,0.000032947795,0.000012734778,0.00039527178,0.0000043761115,0.000015002202,0.00011023565],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979836,0.00032689524,0.000626209,0.0005167469,0.0003282567,0.00021829896],"domain_scores_gemma":[0.9973253,0.0010580925,0.00032497966,0.0008357742,0.0004122432,0.000043616456],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001312123,0.00021648432,0.00045548152,0.00019864908,0.0006579325,0.00034908592,0.0014421805,0.0000767403,0.0000028300553],"category_scores_gemma":[0.00004163848,0.00016290057,0.00005862552,0.00063581334,0.00023040031,0.00075517985,0.00005350304,0.00030036242,1.2627697e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011456193,0.00043084405,0.000037631755,0.00030839778,0.00024090768,0.000007593506,0.0032403606,0.81478184,0.022857605,0.059220318,0.0031931854,0.09556675],"study_design_scores_gemma":[0.0011203889,0.0020886993,0.00009077048,0.00028104676,0.000055707107,0.00008595036,0.004304485,0.9647413,0.012648229,0.01022744,0.0039428696,0.00041313324],"about_ca_topic_score_codex":0.00051680434,"about_ca_topic_score_gemma":0.000016845897,"teacher_disagreement_score":0.9356354,"about_ca_system_score_codex":0.0000867782,"about_ca_system_score_gemma":0.00022770312,"threshold_uncertainty_score":0.6642893},"labels":[],"label_agreement":null},{"id":"W4312378154","doi":"10.1109/tcad.2022.3222287","title":"Knowledge-Intensive Diagnostics Using Case-Based Reasoning and Synthetic Case Generation","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Industrial Vision Systems and Defect Detection","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Bottleneck; Computer science; Printed circuit board; Volume (thermodynamics); Production (economics); Knowledge base; Recommender system; Reliability engineering; Industrial engineering; Data mining; Artificial intelligence; Machine learning; Engineering; Embedded system","score_opus":0.067575852722435,"score_gpt":0.2511200386228634,"score_spread":0.18354418590042842,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312378154","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.302131,0.00061815116,0.6942326,0.0000019012544,0.0022917404,0.00051224756,0.00008114022,0.00011991231,0.000011344011],"genre_scores_gemma":[0.9991978,0.000028715383,0.0004734841,0.000012427214,0.00013132059,0.00008706904,0.00000416475,0.00004984307,0.000015167246],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998136,0.0005139431,0.0006002698,0.00033470927,0.00018860462,0.00022649155],"domain_scores_gemma":[0.9986768,0.0005077712,0.00013385761,0.00022418935,0.000339774,0.00011765142],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005756729,0.00028193498,0.00045370133,0.00045301273,0.00059719296,0.0001272837,0.000055904293,0.00015161771,0.0000121430685],"category_scores_gemma":[0.000019699135,0.0002750106,0.00007819844,0.0004372908,0.00004539563,0.00009730327,0.0000021157896,0.00041754197,0.000001377434],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019248393,0.000048108617,0.0000025014226,0.000096740885,0.00009970558,0.0011856587,0.00055178336,0.9620363,0.011566673,0.000023729024,0.00016044278,0.024209116],"study_design_scores_gemma":[0.0006613147,0.00054588856,5.6502915e-7,0.00028741435,0.00009865996,0.025251878,0.0015509808,0.96261036,0.008623523,0.0000017112591,0.000106556115,0.00026116404],"about_ca_topic_score_codex":0.0008395137,"about_ca_topic_score_gemma":0.000023429951,"teacher_disagreement_score":0.6970668,"about_ca_system_score_codex":0.00023693137,"about_ca_system_score_gemma":0.00008120289,"threshold_uncertainty_score":0.9999702},"labels":[],"label_agreement":null},{"id":"W4312889722","doi":"10.1109/tcad.2022.3226668","title":"Bulls-Eye: Active Few-Shot Learning Guided Logic Synthesis","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"National Science Foundation","keywords":"Shot (pellet); Computer science; Artificial intelligence; Materials science","score_opus":0.0656011685826022,"score_gpt":0.2561631510089744,"score_spread":0.1905619824263722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312889722","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00838549,0.00020137652,0.98844904,0.000100017714,0.0013844188,0.00055957766,0.00004089395,0.00043661214,0.00044257197],"genre_scores_gemma":[0.9978322,0.000036616188,0.0014252693,0.000121431156,0.00006420579,0.0002002119,0.000004083468,0.000038293743,0.00027773494],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99576145,0.0012986416,0.00086220965,0.00087886344,0.0006622752,0.0005365714],"domain_scores_gemma":[0.99726164,0.0011823858,0.00045745316,0.0005653548,0.0003345591,0.00019861433],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011454626,0.0004392529,0.00073612446,0.00061408395,0.0010608729,0.00028878576,0.0009727623,0.00013535075,0.000055225028],"category_scores_gemma":[0.000043388725,0.00041025828,0.00020113878,0.0011938787,0.000095018404,0.0003626961,0.000016753034,0.00087583705,0.000014657104],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008314603,0.000353409,0.000033377368,0.00008598222,0.0002553538,0.00009439255,0.0011991721,0.67572415,0.019525202,0.0015646133,0.00030537634,0.30085066],"study_design_scores_gemma":[0.0006728698,0.0012577916,0.00006704127,0.0003430646,0.00007774194,0.00050352776,0.00096560485,0.981858,0.012932435,0.00021664926,0.0004343337,0.0006709333],"about_ca_topic_score_codex":0.00042000375,"about_ca_topic_score_gemma":0.0000024021042,"teacher_disagreement_score":0.98944664,"about_ca_system_score_codex":0.000256857,"about_ca_system_score_gemma":0.00025483783,"threshold_uncertainty_score":0.99983495},"labels":[],"label_agreement":null},{"id":"W4321021655","doi":"10.1109/tcad.2023.3245979","title":"Signal-Division-Aware Analog Circuit Topology Synthesis Aided by Transfer Learning","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Science Foundation of Zhejiang Province; Natural Sciences and Engineering Research Council of Canada; State Key Laboratory of Millimeter Waves; Canada Foundation for Innovation","keywords":"Computer science; Overhead (engineering); Division (mathematics); Topology (electrical circuits); High-level synthesis; Generalization; Network topology; Operational amplifier; Electronic engineering; Scheme (mathematics); Amplifier; Computer engineering; Engineering; Embedded system; Electrical engineering; Field-programmable gate array; Mathematics; Telecommunications; Arithmetic; Bandwidth (computing)","score_opus":0.02758136896053593,"score_gpt":0.2206906462353084,"score_spread":0.19310927727477248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321021655","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023546869,0.0003041636,0.9727378,0.00001569395,0.00067959895,0.0006398656,0.00016610808,0.0017437882,0.00016613086],"genre_scores_gemma":[0.9987598,0.00051465846,0.00014331975,0.000021756197,0.000046856458,0.00020310257,0.000024229532,0.0001000687,0.00018620785],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972941,0.0004480199,0.00084950146,0.00052266964,0.0003453391,0.00054033624],"domain_scores_gemma":[0.9982493,0.00097079366,0.000073808376,0.00032510472,0.0001868759,0.00019411778],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006393523,0.0004940813,0.0008466498,0.00075733784,0.00024312732,0.00011799317,0.00030995253,0.00043216112,0.000081497754],"category_scores_gemma":[0.000008963474,0.00045736093,0.0001920695,0.000953923,0.00011496093,0.00019228221,0.0000016558582,0.000633546,0.000039651222],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025053156,0.00012839268,0.000025716823,0.0003989025,0.0005359451,0.00006981436,0.00072349363,0.6114144,0.19825862,0.00015820563,0.0038621733,0.18439928],"study_design_scores_gemma":[0.0005674127,0.00082628103,0.000027952929,0.0007693142,0.00011871748,0.00009006538,0.0005177549,0.8318016,0.16403745,0.00010939046,0.00042679577,0.00070728373],"about_ca_topic_score_codex":0.0001858209,"about_ca_topic_score_gemma":0.0000042765114,"teacher_disagreement_score":0.97521293,"about_ca_system_score_codex":0.000110959765,"about_ca_system_score_gemma":0.000053518652,"threshold_uncertainty_score":0.9997878},"labels":[],"label_agreement":null},{"id":"W4321608090","doi":"10.1109/tcad.2023.3248512","title":"Scaling Attacks on Large Logic-Locked Designs","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Key (lock); Set (abstract data type); Logic gate; State (computer science); Computer engineering; Theoretical computer science; Computer security; Algorithm; Programming language","score_opus":0.06927005218147142,"score_gpt":0.2688387810749389,"score_spread":0.1995687288934675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321608090","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008200442,0.00006444988,0.98736876,0.00011667413,0.0024161842,0.0006984379,0.00009161043,0.00079166295,0.0002517983],"genre_scores_gemma":[0.99735296,0.00008333993,0.0017884157,0.00020264956,0.00013729879,0.00009569284,0.000012659114,0.000034949342,0.00029204309],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9965699,0.00055372965,0.00073680293,0.000884676,0.00059545686,0.00065948523],"domain_scores_gemma":[0.997314,0.0010134116,0.00021948645,0.0007835596,0.00039905988,0.0002705339],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00091642415,0.00045673453,0.00069909595,0.0007041523,0.0005471235,0.00032648753,0.0007177193,0.00024570673,0.000015741429],"category_scores_gemma":[0.000020758886,0.0003818867,0.00022600235,0.0018801866,0.00009143881,0.00039858633,0.000010212772,0.0005616991,0.00016176404],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020488891,0.002476017,0.000020772359,0.0004194974,0.0007927841,0.00023186642,0.0027294161,0.6861052,0.023609426,0.09008307,0.008532841,0.18479423],"study_design_scores_gemma":[0.0011474848,0.0013948298,0.000068683396,0.0005154459,0.000042860578,0.000049073715,0.00019087513,0.98424935,0.009038168,0.0016327603,0.00112912,0.0005413391],"about_ca_topic_score_codex":0.00012345907,"about_ca_topic_score_gemma":0.0000056980525,"teacher_disagreement_score":0.9891525,"about_ca_system_score_codex":0.00012784576,"about_ca_system_score_gemma":0.0001752834,"threshold_uncertainty_score":0.9998633},"labels":[],"label_agreement":null},{"id":"W4368232696","doi":"10.1109/tcad.2023.3272582","title":"Koios 2.0: Open-Source Deep Learning Benchmarks for FPGA Architecture and CAD Research","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Toronto","funders":"Vector Institute; VMware; National Science Foundation","keywords":"Benchmark (surveying); Field-programmable gate array; Computer science; Computer architecture; Suite; CAD; Computer engineering; Verilog; Electronic design automation; Embedded system; Parallel computing; Engineering","score_opus":0.0593460382996578,"score_gpt":0.2861478695518774,"score_spread":0.2268018312522196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4368232696","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012555605,0.00042330733,0.9841851,0.00002132946,0.0004026069,0.0015708538,0.000044250646,0.00058181654,0.0002151241],"genre_scores_gemma":[0.9966147,0.0004134853,0.0021281105,0.000010440553,0.00007218358,0.00037506828,0.000020622238,0.00007871916,0.0002866519],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979532,0.00037434715,0.0004992858,0.00042888965,0.00027485803,0.00046946376],"domain_scores_gemma":[0.998238,0.0010216597,0.000067052395,0.0002648535,0.00025024248,0.00015819231],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014183483,0.00029998436,0.0005199583,0.0007301221,0.00036190837,0.00027824467,0.00033254156,0.00027368174,0.000009642061],"category_scores_gemma":[0.000017676264,0.00026641638,0.000074070864,0.00076976494,0.00012364819,0.00014872056,0.000005732464,0.00074913184,0.000004135977],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044664637,0.000048214304,0.0000077984405,0.00047015774,0.00018710841,0.000011406152,0.0016605336,0.5659356,0.028188562,0.00013982275,0.0017479035,0.40155825],"study_design_scores_gemma":[0.00076592877,0.0011352836,0.000025279318,0.0006958316,0.000036746736,0.00007976916,0.0009341088,0.96981114,0.02308634,0.00028657043,0.002753352,0.0003896239],"about_ca_topic_score_codex":0.00021643711,"about_ca_topic_score_gemma":0.000014362324,"teacher_disagreement_score":0.9840591,"about_ca_system_score_codex":0.00007213907,"about_ca_system_score_gemma":0.00004323235,"threshold_uncertainty_score":0.9999788},"labels":[],"label_agreement":null},{"id":"W4385834439","doi":"10.1109/tcad.2023.3305579","title":"ILPGRC: ILP-Based Global Routing Optimization With Cell Movements","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Conselho Nacional de Desenvolvimento Científico e Tecnológico; Natural Sciences and Engineering Research Council of Canada; Coordenação de Aperfeiçoamento de Pessoal de Nível Superior","keywords":"Routing (electronic design automation); Computer science; Scalability; Integer programming; Speedup; Convergence (economics); Mathematical optimization; Parallel computing; Electronic circuit; Distributed computing; Algorithm; Mathematics; Embedded system; Engineering","score_opus":0.02085004310382225,"score_gpt":0.20937510457765235,"score_spread":0.1885250614738301,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385834439","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0075586545,0.000060524737,0.98964596,0.0000045510933,0.00051647495,0.00064426695,0.00009121276,0.0011840307,0.00029432325],"genre_scores_gemma":[0.9935609,0.000056019566,0.0061225034,0.000022668608,0.000030431813,0.000082777115,0.000020113286,0.000049371814,0.000055230128],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99851173,0.00011829616,0.00047991896,0.0003021255,0.0002774036,0.00031049925],"domain_scores_gemma":[0.99926233,0.00011594111,0.0000984821,0.00024839616,0.00016849862,0.00010632064],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00028382358,0.00030936688,0.0003826385,0.00028286074,0.00012223274,0.00010908029,0.00016021827,0.00016748362,0.000009283526],"category_scores_gemma":[0.0000014715196,0.00026584746,0.00006479249,0.0008738922,0.000041575244,0.00014272527,8.281798e-7,0.0001919035,0.000008245724],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001721458,0.000059305657,0.0000215216,0.00014526327,0.000080646045,0.000013133784,0.00008431612,0.9810614,0.006143787,0.000023728058,0.00022898015,0.012120694],"study_design_scores_gemma":[0.00067162194,0.00048410383,0.00001637162,0.00043226202,0.000034370183,0.000012323929,0.00012359582,0.9673061,0.030615794,0.000009756539,0.000021268837,0.00027246878],"about_ca_topic_score_codex":0.00011231748,"about_ca_topic_score_gemma":0.0000029054402,"teacher_disagreement_score":0.9860022,"about_ca_system_score_codex":0.00013717095,"about_ca_system_score_gemma":0.00006146172,"threshold_uncertainty_score":0.9999794},"labels":[],"label_agreement":null},{"id":"W4387164718","doi":"10.1109/tcad.2023.3320984","title":"Statistical Hardware Design With Multimodel Active Learning","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; Polytechnique Montréal","funders":"","keywords":"Computer science; Design space exploration; Field-programmable gate array; Machine learning; Bayesian optimization; Computer engineering; Hardware architecture; Statistical model; Artificial intelligence; Computer hardware; Embedded system; Software","score_opus":0.036241633955858256,"score_gpt":0.23054797562275114,"score_spread":0.1943063416668929,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4387164718","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0033298722,0.00006207989,0.9938102,0.0000045285706,0.00034771618,0.0007754101,0.000104517705,0.0014692218,0.00009644777],"genre_scores_gemma":[0.98772776,0.00014782291,0.011698382,0.000007737554,0.000034279867,0.00016401078,0.000016794253,0.00008310113,0.000120101184],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982064,0.00030347073,0.00045669393,0.00036663626,0.00029383623,0.00037295689],"domain_scores_gemma":[0.9987193,0.0006304283,0.00007808849,0.00022365976,0.00019972364,0.00014881461],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003746488,0.0003626685,0.00053131196,0.00045458856,0.00016494593,0.000101006226,0.0001613771,0.00020002405,0.000014905992],"category_scores_gemma":[0.0000062955364,0.00029840012,0.00005818511,0.000587277,0.00008425474,0.00017673553,0.000001129628,0.000522372,0.000023010776],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000057646223,0.00004652828,0.0000035980581,0.00012764768,0.00020736133,0.00004201152,0.00049076014,0.8985805,0.012233784,0.000082297,0.0005589223,0.08756896],"study_design_scores_gemma":[0.00056270004,0.0009586558,0.000030850017,0.00044438642,0.000055096596,0.000059075195,0.0003383355,0.9670008,0.030097064,0.000042007283,0.000068873596,0.0003421452],"about_ca_topic_score_codex":0.00009357108,"about_ca_topic_score_gemma":0.0000021182148,"teacher_disagreement_score":0.9843979,"about_ca_system_score_codex":0.00009875345,"about_ca_system_score_gemma":0.00006875888,"threshold_uncertainty_score":0.99994683},"labels":[],"label_agreement":null},{"id":"W4402593076","doi":"10.1109/tcad.2024.3462904","title":"Automated Topology Synthesis of Analog Integrated Circuits With Frequency Compensation","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Postdoctoral Science Foundation of Guangxi Province of China; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Compensation (psychology); Analogue electronics; Topology (electrical circuits); Computer science; Electronic engineering; Electronic circuit; Electrical engineering; Engineering; Psychology","score_opus":0.02133183242283132,"score_gpt":0.2254494546427416,"score_spread":0.20411762221991028,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402593076","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021884054,0.0007398084,0.97311795,0.0000115682915,0.0008838249,0.00070424966,0.00018553463,0.0021140256,0.0003589892],"genre_scores_gemma":[0.9973138,0.0002069484,0.002196107,0.000009181437,0.0000342155,0.000121189776,0.000016780847,0.000075600336,0.000026172755],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99777913,0.00030399833,0.0008919769,0.00042611943,0.00027691235,0.00032186587],"domain_scores_gemma":[0.9984895,0.00058782205,0.0001280638,0.00034715654,0.00033285303,0.000114609],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004273622,0.00043793162,0.00081576535,0.00087397755,0.000083779734,0.00010809868,0.00023133201,0.00033393805,0.000032723692],"category_scores_gemma":[0.0000075627618,0.00034738777,0.00011624917,0.0009952537,0.0001728003,0.00022996415,0.000001043554,0.00041895476,0.000007782417],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006117287,0.00034543502,0.00005410906,0.0024129339,0.0021061783,0.0001634852,0.0013231498,0.37114197,0.37166685,0.0032841037,0.0013133131,0.24612729],"study_design_scores_gemma":[0.00028279942,0.00086925505,0.000052896485,0.0021637676,0.00017485389,0.00023114073,0.00020157729,0.8624458,0.13303792,0.000102845726,0.000043525746,0.0003936697],"about_ca_topic_score_codex":0.0004995711,"about_ca_topic_score_gemma":0.000019366964,"teacher_disagreement_score":0.9754298,"about_ca_system_score_codex":0.00016077702,"about_ca_system_score_gemma":0.0001442749,"threshold_uncertainty_score":0.99989784},"labels":[],"label_agreement":null},{"id":"W4402830630","doi":"10.1109/tcad.2024.3468016","title":"Interpretable CNN-Based Lithographic Hotspot Detection Through Error Marker Learning","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Digital Media Forensic Detection","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Science Foundation of Hubei Province; National Natural Science Foundation of China","keywords":"Hotspot (geology); Computer science; Artificial intelligence; Lithography; Pattern recognition (psychology); Optics; Physics; Geophysics","score_opus":0.026920212640926405,"score_gpt":0.23475099731477128,"score_spread":0.2078307846738449,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402830630","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012568235,0.0004483795,0.9786934,0.000041149688,0.0063395663,0.0006437808,0.0000138198475,0.00091219967,0.0003394696],"genre_scores_gemma":[0.995265,0.00003880614,0.004138959,0.00005127905,0.00007175608,0.00011238842,0.0000028053682,0.00004589221,0.00027308936],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99708104,0.0004487749,0.00073132844,0.0008329841,0.00049069664,0.00041519874],"domain_scores_gemma":[0.99823034,0.0006736466,0.00017532097,0.00048477072,0.0002860618,0.00014988343],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00071473786,0.0004208945,0.00051364035,0.00083427504,0.00021858548,0.0008411114,0.00040692338,0.0002374423,0.000011534688],"category_scores_gemma":[0.000015730917,0.00036303746,0.0002247911,0.001720978,0.00014509403,0.001061326,0.000004455641,0.00067551836,0.000026768283],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000086849606,0.0002175847,0.000010217745,0.00042873714,0.00036449352,0.00007172135,0.0010525173,0.23730895,0.020892203,0.0008536351,0.00014888012,0.7385642],"study_design_scores_gemma":[0.00038023278,0.0013763338,0.000026989506,0.0012887974,0.000051850708,0.00017463973,0.00011636518,0.96976894,0.025382482,0.00022488946,0.0008493087,0.00035918597],"about_ca_topic_score_codex":0.00026900778,"about_ca_topic_score_gemma":0.000011973693,"teacher_disagreement_score":0.9826968,"about_ca_system_score_codex":0.00015785276,"about_ca_system_score_gemma":0.00018738688,"threshold_uncertainty_score":0.99988216},"labels":[],"label_agreement":null},{"id":"W4405441270","doi":"10.1109/tcad.2024.3518414","title":"Less Traces Are All It Takes: Efficient Side-Channel Analysis on AES","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Malware Detection Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Fundamental Research Funds for the Central Universities; National Key Research and Development Program of China; Natural Science Foundation of Zhejiang Province; National Natural Science Foundation of China","keywords":"Side channel attack; Computer science; Computer security; Cryptography","score_opus":0.050493824382294494,"score_gpt":0.2687719550867063,"score_spread":0.21827813070441182,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405441270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0035973357,0.000561852,0.9919467,0.00015838115,0.00177257,0.0006842472,0.000076489574,0.0011099328,0.000092478156],"genre_scores_gemma":[0.9945361,0.00010395367,0.004820112,0.0001241086,0.00005497478,0.00014007988,0.0000033931929,0.00003675385,0.00018051133],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967439,0.00039168808,0.0008611268,0.00103227,0.0005736581,0.00039735183],"domain_scores_gemma":[0.9977133,0.00076064677,0.00027140364,0.0007205591,0.00035156086,0.00018247744],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006544827,0.0004783631,0.0007834487,0.0016330322,0.00021455964,0.0005426968,0.0006273868,0.00023324192,0.0000054846],"category_scores_gemma":[0.000009385886,0.0003951032,0.000322563,0.0022078236,0.00009978843,0.000341365,0.0000037341483,0.0005012412,0.000013894215],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022710261,0.000244519,7.530795e-7,0.00016004953,0.0007608995,0.000074331765,0.0010366285,0.89610094,0.003086166,0.0009905832,0.0002983213,0.097224124],"study_design_scores_gemma":[0.00022356285,0.00083075266,0.000011137863,0.0008651744,0.00019566149,0.00008119705,0.0007264544,0.95818377,0.038052898,0.00015167991,0.0002616768,0.00041602596],"about_ca_topic_score_codex":0.00022327536,"about_ca_topic_score_gemma":0.000027082633,"teacher_disagreement_score":0.9909388,"about_ca_system_score_codex":0.00018848114,"about_ca_system_score_gemma":0.000097799566,"threshold_uncertainty_score":0.9998501},"labels":[],"label_agreement":null},{"id":"W4410153284","doi":"10.1109/tcad.2025.3567885","title":"Novel Partitioning-Based Approach for Electromigration Assessment With Neural Networks","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Copper Interconnects and Reliability","field":"Materials Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"China Scholarship Council; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Electromigration; Artificial neural network; Computer science; Artificial intelligence; Materials science","score_opus":0.027018342445498528,"score_gpt":0.2539284508299839,"score_spread":0.22691010838448536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410153284","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03138329,0.00006297635,0.9662705,0.000050700408,0.0008026887,0.0012470762,0.00004763656,0.00009622397,0.00003887626],"genre_scores_gemma":[0.98702794,0.000004032858,0.012432974,0.00008343533,0.00003816119,0.00033201685,0.000018000219,0.000015907313,0.000047538975],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983655,0.00019847976,0.00051572354,0.00047326327,0.00017925886,0.00026772724],"domain_scores_gemma":[0.99870884,0.0003991198,0.00016676617,0.00027187323,0.0003865017,0.000066916706],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00061345927,0.00024169718,0.0004214242,0.00017433916,0.00025709017,0.00020892906,0.0001562861,0.0001323049,0.000008636654],"category_scores_gemma":[0.0000045673864,0.00017111658,0.00008811382,0.00029918266,0.000106515705,0.00012259635,9.4216637e-7,0.00019534999,2.8153605e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014743512,0.00035878338,0.000011158943,0.00013535311,0.00005491467,4.4554702e-7,0.00003989912,0.87700856,0.11847352,0.0004277343,0.0000793605,0.0032628353],"study_design_scores_gemma":[0.0011693329,0.0012489142,0.00004060997,0.00025580288,0.00007506055,0.000011993767,0.000089230605,0.9648133,0.032092217,0.000015396383,0.000014121981,0.00017403161],"about_ca_topic_score_codex":0.0003354013,"about_ca_topic_score_gemma":0.000025012823,"teacher_disagreement_score":0.95564467,"about_ca_system_score_codex":0.00012160623,"about_ca_system_score_gemma":0.00019938129,"threshold_uncertainty_score":0.6977932},"labels":[],"label_agreement":null},{"id":"W4410639847","doi":"10.1109/tcad.2025.3573225","title":"Automated Bitstream-Level Cost-Reliability Design-Space Exploration for SRAM-Based FPGAs","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Department of Municipal Affairs and Environment; Magistrat der Stadt Wien","keywords":"Bitstream; Static random-access memory; Field-programmable gate array; Reliability (semiconductor); Embedded system; Computer science; Space (punctuation); Reliability engineering; Computer architecture; Computer hardware; Engineering; Operating system; Decoding methods; Algorithm","score_opus":0.0858026392403485,"score_gpt":0.2823273070086705,"score_spread":0.19652466776832198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410639847","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009274782,0.00010665068,0.9936932,0.0002192184,0.0015846104,0.0023002827,0.000086756074,0.0010351109,0.00004672244],"genre_scores_gemma":[0.9655746,0.000012263662,0.033672296,0.00013822647,0.000037927242,0.00042710657,0.000013205251,0.000028165328,0.00009617656],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966496,0.00059517083,0.0009982561,0.00090182945,0.00036051442,0.0004945848],"domain_scores_gemma":[0.99577975,0.002014543,0.0003515659,0.00074134173,0.0009408069,0.00017201643],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013495843,0.0004705585,0.0007227601,0.0006760458,0.00045776297,0.00041744186,0.00065514207,0.00027731652,0.0000023382136],"category_scores_gemma":[0.00006794283,0.00042054764,0.00018972877,0.0013550076,0.00011674333,0.000591604,0.000004293861,0.0003079836,0.000005498802],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014978902,0.0003383664,0.000009781201,0.00023199487,0.00009992442,0.000005513089,0.00022777333,0.8405404,0.0070511783,0.0016129627,0.0006976775,0.14916945],"study_design_scores_gemma":[0.0013318993,0.000703923,0.000028729799,0.0008450197,0.00006177973,0.0000148536365,0.00008708596,0.96736634,0.028614853,0.000490014,0.000096612086,0.0003588743],"about_ca_topic_score_codex":0.00027875326,"about_ca_topic_score_gemma":0.000008571454,"teacher_disagreement_score":0.9646472,"about_ca_system_score_codex":0.00021715436,"about_ca_system_score_gemma":0.0006512776,"threshold_uncertainty_score":0.99982464},"labels":[],"label_agreement":null},{"id":"W4411055335","doi":"10.1109/tcad.2025.3577018","title":"Parallel Non-Monte Carlo Transient Noise Simulation With Flicker Noise","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Monte Carlo method; Flicker noise; Flicker; Noise (video); Transient (computer programming); Computer science; Statistical physics; Acoustics; Physics; Mathematics; Telecommunications; Noise figure; Statistics; Artificial intelligence; Computer graphics (images)","score_opus":0.014776310150100976,"score_gpt":0.21936867018891626,"score_spread":0.20459236003881529,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411055335","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28117347,0.00027938,0.7169631,0.000012538324,0.00050767884,0.0007390272,0.00002347501,0.00016319372,0.00013809765],"genre_scores_gemma":[0.99860317,0.00006436967,0.0010195484,0.000020516365,0.000024656552,0.00008402761,0.000004260554,0.00003181985,0.00014763331],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998323,0.00015236782,0.0005991803,0.0003871292,0.0002448217,0.00029345922],"domain_scores_gemma":[0.9989116,0.0003189575,0.00006812174,0.00037597286,0.00021422286,0.00011113463],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00021566373,0.00035088696,0.0005298366,0.00035068058,0.00013828487,0.00007612407,0.00015742764,0.0001804394,0.000012573865],"category_scores_gemma":[0.0000021778474,0.0002848926,0.00009439171,0.00051250326,0.000066592795,0.0001452345,8.856117e-7,0.0003406172,0.0000031118943],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012917182,0.0001547031,0.000014974549,0.00029545426,0.0001617536,0.00000605208,0.00057070534,0.95453835,0.018960528,0.000014280929,0.00014130764,0.025012733],"study_design_scores_gemma":[0.0013524452,0.0006941018,0.00040565035,0.0011294088,0.00010072573,0.000011995686,0.00010105417,0.98550767,0.010324894,0.000008920118,0.00008817049,0.00027497023],"about_ca_topic_score_codex":0.00021473035,"about_ca_topic_score_gemma":0.00003237046,"teacher_disagreement_score":0.7174297,"about_ca_system_score_codex":0.00010051668,"about_ca_system_score_gemma":0.00008202077,"threshold_uncertainty_score":0.9999603},"labels":[],"label_agreement":null},{"id":"W4413926131","doi":"10.1109/tcad.2025.3605537","title":"<i>QuickCell</i> : Fast Automatic Design of Standard Cells for Silicon Dangling Bond Logic","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Integrated Circuits and Semiconductor Failure Analysis","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Dangling bond; Silicon; Computer science; Materials science; Optoelectronics","score_opus":0.02293307596942311,"score_gpt":0.22546608158682724,"score_spread":0.20253300561740412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413926131","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010289502,0.00088818657,0.9853813,0.000010883121,0.0014873595,0.0012776743,0.00024098449,0.0002554829,0.00016862855],"genre_scores_gemma":[0.9952808,0.00019398733,0.004091816,0.000039970462,0.000040457257,0.00012486035,0.0000125449615,0.000058091842,0.00015745743],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99735063,0.00021646677,0.0012655723,0.00045968176,0.00028367573,0.0004239751],"domain_scores_gemma":[0.9978185,0.0007924589,0.00023771707,0.0004444581,0.00059340394,0.000113420865],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00069628126,0.00049654953,0.0011734202,0.0007551513,0.00015852462,0.00012285482,0.0003192773,0.00033165995,0.000018695293],"category_scores_gemma":[0.000010400277,0.00042418975,0.0002688815,0.00084335654,0.00010912617,0.00015891236,0.0000015082863,0.0003675801,0.0000028832292],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036279995,0.0000854402,0.000001285562,0.00072864024,0.0006757668,0.0000035338082,0.00036007655,0.68657875,0.28309554,0.00041458153,0.0010517134,0.026968371],"study_design_scores_gemma":[0.00074419944,0.00051465083,6.3418935e-7,0.00092234893,0.00030165142,0.000008626405,0.00049996923,0.7067609,0.28970227,0.00012644957,0.0001329346,0.00028540837],"about_ca_topic_score_codex":0.00011243128,"about_ca_topic_score_gemma":0.0000065692525,"teacher_disagreement_score":0.9849913,"about_ca_system_score_codex":0.00017686358,"about_ca_system_score_gemma":0.0001866259,"threshold_uncertainty_score":0.999821},"labels":[],"label_agreement":null}]}