{"meta":{"query_hash":"bf424d620f7d","filters":{"venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},"cohort_total":149,"direct_labels_cover":0,"predictions_cover":149,"exported":149,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/bf424d620f7d","api":"https://metacan.xera.ac/api/v1/cohort?venue=IEEE+Transactions+on+Computer-Aided+Design+of+Integrated+Circuits+and+Systems"},"results":[{"id":"W1506835714","doi":"10.1109/tcad.2014.2304696","title":"Accelerated Harmonic-Balance Analysis Using a Graphical Processing Unit Platform","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Model Reduction and Neural Networks","field":"Physics and Astronomy","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Jacobian matrix and determinant; Computer science; Matrix decomposition; Factorization; Floating point; Block (permutation group theory); Speedup; Central processing unit; Harmonics; Nonlinear system; Computational science; LU decomposition; Parallel computing; Algorithm; Computer hardware; Mathematics; Applied mathematics; Engineering; Electrical engineering","score_opus":0.07331533157095255,"score_gpt":0.2735813375150513,"score_spread":0.20026600594409877,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1506835714","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01991612,0.00007357774,0.9663335,0.0001063851,0.000058294445,0.00004726739,0.00013860261,0.0055360137,0.0077902474],"genre_scores_gemma":[0.3932854,0.00017006446,0.5958251,0.00012726153,0.000034648263,0.00022110574,0.00047693666,0.0012293878,0.008630057],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99986124,0.000025042933,0.000005102572,0.000018220844,0.00007139117,0.00001893676],"domain_scores_gemma":[0.99979943,0.000074043,0.000014537776,0.000035722176,0.0000617652,0.000014504928],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020903173,0.0006043896,0.00035710254,0.00032022773,0.00026068007,0.0006046633,0.0009678321,0.0004968158,0.009843956],"category_scores_gemma":[0.00072143116,0.00022504076,0.00042688852,0.0002645083,0.00024759214,0.00069052074,0.0005461226,0.00079900055,0.0016699376],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040820727,0.0001666596,0.0017630359,0.0002846663,0.0001275165,0.00039146736,0.00029594658,0.6269652,0.13348685,0.06344851,0.013502147,0.1591597],"study_design_scores_gemma":[0.000022570388,0.000027006623,0.00012605426,0.0000050168446,0.000006199202,0.000030791187,0.0000101333,0.9820451,0.008833054,0.0030615008,0.00582527,0.0000072772373],"about_ca_topic_score_codex":0.0027090234,"about_ca_topic_score_gemma":0.0027547851,"teacher_disagreement_score":0.009843956,"about_ca_system_score_codex":0.00036803784,"about_ca_system_score_gemma":0.00063116616,"threshold_uncertainty_score":0.03293127},"labels":[],"label_agreement":null},{"id":"W1952921853","doi":"10.1109/tcad.2016.2531046","title":"TurboMOR-RC: An Efficient Model Order Reduction Technique for RC Networks With Many Ports","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Model Reduction and Neural Networks","field":"Physics and Astronomy","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Government of Canada","keywords":"Reduction (mathematics); Computer science; Model order reduction; Block (permutation group theory); Matching (statistics); RC circuit; Diagonal; Block matrix; Dimensional reduction; Moment (physics); Process (computing); Algorithm; Computer engineering; Mathematics; Engineering; Voltage; Capacitor; Electrical engineering","score_opus":0.027789179997902605,"score_gpt":0.23620820031628892,"score_spread":0.20841902031838633,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1952921853","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00450824,0.00012680635,0.99079436,0.0000655221,0.00003169693,0.00002949479,0.00005115457,0.00076143007,0.0036312288],"genre_scores_gemma":[0.30720147,0.0005845803,0.68075556,0.00016845902,0.000079570076,0.00020979845,0.0004876969,0.0007941153,0.009718733],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997737,0.000051338826,0.000009515622,0.000025208034,0.0001159187,0.000024317305],"domain_scores_gemma":[0.9997069,0.00010708209,0.000027602746,0.00009578056,0.000051419476,0.000011193649],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029831717,0.0007464325,0.00068146654,0.00049910595,0.00045850276,0.0005998662,0.0010042374,0.0005827008,0.0056560263],"category_scores_gemma":[0.00080793264,0.00035331916,0.0012441173,0.0003612171,0.00054990017,0.0010542219,0.00074193074,0.0012419039,0.0016166491],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008888792,0.00007314622,0.0003589474,0.00028358042,0.000067862566,0.00024833393,0.00016229777,0.70089185,0.029504566,0.12382165,0.004873946,0.13962495],"study_design_scores_gemma":[0.0000096228705,0.000034793495,0.000037478254,0.000011535712,0.000010509017,0.000068451496,0.000012481122,0.96930623,0.0061247773,0.01862771,0.00574663,0.000009680694],"about_ca_topic_score_codex":0.0019785704,"about_ca_topic_score_gemma":0.0032196075,"teacher_disagreement_score":0.0056560263,"about_ca_system_score_codex":0.0004936097,"about_ca_system_score_gemma":0.000810109,"threshold_uncertainty_score":0.018921316},"labels":[],"label_agreement":null},{"id":"W1963959924","doi":"10.1109/tcad.2011.2113770","title":"Robust Simulation of Opto-Electronic Systems by Alternating Complex Envelope Representations","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Convergence (economics); Transient (computer programming); Computer science; Envelope (radar); Transmission (telecommunications); Representation (politics); Transmission system; Electronic engineering; Telecommunications; Engineering","score_opus":0.053892417661403055,"score_gpt":0.2538255365572549,"score_spread":0.19993311889585186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1963959924","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06747719,0.000075847456,0.92478496,0.00015990189,0.000018174733,0.000044013133,0.000056375477,0.00034248267,0.007041171],"genre_scores_gemma":[0.88341355,0.00014756231,0.11199308,0.00005166653,0.000010978556,0.00018448879,0.00009152249,0.00013897804,0.0039682393],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99982136,0.00007305115,0.000008257828,0.000012788596,0.00007058571,0.0000140902275],"domain_scores_gemma":[0.99966455,0.00019521678,0.00003580623,0.000055449265,0.000037780494,0.000011315906],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00055242126,0.00035857077,0.0002754642,0.00026809072,0.00021177973,0.0006150136,0.0006310407,0.0006098435,0.0015099805],"category_scores_gemma":[0.0017651848,0.0002687251,0.00030980192,0.00023792955,0.0006123097,0.00091291766,0.0005994947,0.00057827745,0.00028700536],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020041736,0.000010942051,0.00011587642,0.000009944502,0.000005760186,0.000019805371,0.000036223333,0.972422,0.003101669,0.021697396,0.00008779203,0.0024724782],"study_design_scores_gemma":[0.0000014990941,0.0000023741823,0.00000605856,5.6771984e-7,3.5767587e-7,0.0000013846793,0.0000012752383,0.99844176,0.00032573048,0.0011139403,0.0001043064,7.194474e-7],"about_ca_topic_score_codex":0.0016516895,"about_ca_topic_score_gemma":0.0011785277,"teacher_disagreement_score":0.0016516895,"about_ca_system_score_codex":0.0004332363,"about_ca_system_score_gemma":0.00047022876,"threshold_uncertainty_score":0.005051434},"labels":[],"label_agreement":null},{"id":"W1969546595","doi":"10.1109/tcad.2013.2269768","title":"An Instruction Scratchpad Memory Allocation for the Precision Timed Architecture","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Benchmark (surveying); Register allocation; Architecture; Scheme (mathematics); Worst-case execution time; Parallel computing; Graph; Integer programming; Control flow; Control flow graph; Execution time; Theoretical computer science; Programming language; Compiler; Algorithm","score_opus":0.028199487883734903,"score_gpt":0.2480765261136017,"score_spread":0.2198770382298668,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969546595","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2517542,0.0012197568,0.7231492,0.00025022426,0.00017884152,0.00021024905,0.00024718055,0.007756101,0.015234356],"genre_scores_gemma":[0.762718,0.00021224466,0.23198822,0.00011090856,0.000032631757,0.00013780395,0.00026728466,0.0003249437,0.0042078225],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99949074,0.00009434358,0.000043667424,0.00009715335,0.00018055405,0.00009366503],"domain_scores_gemma":[0.99948454,0.000112193,0.00007937298,0.00019817289,0.00009863347,0.000027113138],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037269012,0.00041286027,0.00029958348,0.00058952085,0.00040124514,0.0006592658,0.0011758439,0.00026987123,0.0022306417],"category_scores_gemma":[0.0010811822,0.00019824468,0.0003366474,0.00055462687,0.00034763152,0.00090088136,0.00066897646,0.0006343409,0.0002767198],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011358827,0.00024126987,0.0039256476,0.0004805815,0.000088494446,0.00038381584,0.00021330282,0.17501087,0.19346692,0.082529806,0.008864843,0.53365856],"study_design_scores_gemma":[0.00018400916,0.0012233672,0.0021066447,0.00007965192,0.00013721532,0.0003861709,0.000088333196,0.7458619,0.19047932,0.021014208,0.038361907,0.00007725277],"about_ca_topic_score_codex":0.0014946139,"about_ca_topic_score_gemma":0.0028699792,"teacher_disagreement_score":0.0022306417,"about_ca_system_score_codex":0.00073402637,"about_ca_system_score_gemma":0.0011280682,"threshold_uncertainty_score":0.007462263},"labels":[],"label_agreement":null},{"id":"W1975570043","doi":"10.1109/tcad.2011.2170988","title":"Analytical Optimization of Bit-Widths in Fixed-Point LTI Systems","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":35,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Fixed-point arithmetic; Robustness (evolution); Electronic circuit; Algorithm; Computer science; Quantization (signal processing); Range (aeronautics); Fixed point; LTI system theory; Mathematics; Floating point; Mathematical optimization; Linear system","score_opus":0.046932495312888914,"score_gpt":0.27105628319333386,"score_spread":0.22412378788044496,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1975570043","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028823879,0.000610024,0.96473086,0.00016113975,0.000020964486,0.00003343448,0.000056895067,0.0004186772,0.005144097],"genre_scores_gemma":[0.90236056,0.0006336834,0.09478163,0.000063148706,0.00001405778,0.00011398173,0.00007180165,0.00015563786,0.001805511],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99955124,0.00010703733,0.000025198722,0.00006011338,0.00019703052,0.000059401424],"domain_scores_gemma":[0.9989065,0.0007068693,0.00017443579,0.00007017334,0.00012345178,0.000018494235],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009332115,0.00080887246,0.00042564957,0.0004916169,0.00034617636,0.0011029441,0.00068485405,0.0005216646,0.0020249083],"category_scores_gemma":[0.0036713767,0.0004158026,0.00027971077,0.0005816516,0.00068829936,0.0010143081,0.0004975961,0.00068196293,0.00037642074],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003812675,0.000009164506,0.00014542455,0.00007170698,0.000007885274,0.000025682253,0.000051605362,0.94640046,0.006772474,0.022858,0.00025804382,0.02336138],"study_design_scores_gemma":[0.000005655299,0.000019354986,0.000039826806,0.000013876435,0.000003814005,0.00000923621,0.0000092156115,0.98881793,0.0030098238,0.007727088,0.00033969482,0.000004459291],"about_ca_topic_score_codex":0.0013552791,"about_ca_topic_score_gemma":0.0016638476,"teacher_disagreement_score":0.0020249083,"about_ca_system_score_codex":0.0010564055,"about_ca_system_score_gemma":0.0007297568,"threshold_uncertainty_score":0.0076647997},"labels":[],"label_agreement":null},{"id":"W1977325223","doi":"10.1109/tcad.2012.2209883","title":"On Using On-Chip Clock Tuning Elements to Address Delay Degradation Due to Circuit Aging","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Degradation (telecommunications); Static timing analysis; Electronic engineering; Chip; Synchronous circuit; Circuit design; Electronic circuit; Clock signal; Embedded system; Electrical engineering; Engineering; Telecommunications","score_opus":0.062478735655341996,"score_gpt":0.25734302384890584,"score_spread":0.19486428819356383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1977325223","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55503523,0.0041225473,0.43241453,0.0002883506,0.00019727628,0.00010177589,0.00010115352,0.001905058,0.005834038],"genre_scores_gemma":[0.90778077,0.0008488105,0.089282,0.00013953824,0.000050094695,0.000025598876,0.000054321146,0.0000610932,0.0017578002],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998443,0.00003122755,0.00000835693,0.000041646126,0.000055670618,0.000018783288],"domain_scores_gemma":[0.9995453,0.00013561633,0.000108484484,0.00010331099,0.00009302809,0.000014285599],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022837492,0.00037348876,0.00025619153,0.00027478745,0.00016408294,0.00031601542,0.00068482466,0.0003861871,0.00070935197],"category_scores_gemma":[0.00090486393,0.00013327264,0.00012576228,0.00022169037,0.00018463768,0.00062319555,0.00022591143,0.00021573725,0.00016974483],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032851018,0.00015132257,0.004084011,0.000265847,0.00004981782,0.00015915604,0.00012266495,0.043541335,0.67789406,0.003682255,0.00081800576,0.26890314],"study_design_scores_gemma":[0.000036843277,0.00076858565,0.0040711844,0.000044645338,0.00012666621,0.00052057113,0.00004427894,0.34653032,0.63514674,0.0014496942,0.011220877,0.000039609553],"about_ca_topic_score_codex":0.00037527113,"about_ca_topic_score_gemma":0.0008593459,"teacher_disagreement_score":0.00070935197,"about_ca_system_score_codex":0.00018196173,"about_ca_system_score_gemma":0.00022562168,"threshold_uncertainty_score":0.0023730397},"labels":[],"label_agreement":null},{"id":"W1985730143","doi":"10.1109/tcad.2013.2270284","title":"Formulations for the Estimation of IMD Levels in an Envelope Feedback RFIC Amplifier: An Extension to Dynamic AM and PM Behavior","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Power Amplifier Design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"CMC Microsystems","keywords":"RFIC; Intermodulation; Amplifier; Electronic engineering; Linearity; Envelope (radar); Context (archaeology); Distortion (music); Nonlinear distortion; Computer science; Extension (predicate logic); Power (physics); Nonlinear system; SIGNAL (programming language); Electrical engineering; Engineering; Telecommunications; CMOS; Physics","score_opus":0.04662841038064618,"score_gpt":0.27251618086483165,"score_spread":0.22588777048418546,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1985730143","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014029419,0.000079565376,0.99699855,0.000049444036,0.0000074854424,0.000017522305,0.000026125941,0.000033471722,0.001384864],"genre_scores_gemma":[0.22453353,0.0011712487,0.7615247,0.00020990401,0.000076831304,0.0003613969,0.00020073337,0.00017847297,0.011743195],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996989,0.000077054414,0.000020316562,0.000047438087,0.0001413847,0.0000151027525],"domain_scores_gemma":[0.99934477,0.00039735716,0.00007215542,0.000042195872,0.0001349404,0.0000084804005],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007588685,0.0007639815,0.00035454312,0.0004703097,0.00024325187,0.00072738295,0.0008203861,0.0009205995,0.002937769],"category_scores_gemma":[0.0027450873,0.0003958964,0.00060691417,0.00030237663,0.0004595974,0.00080620655,0.00066556496,0.00091017794,0.00089543854],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050754144,0.00004175228,0.0006389263,0.00034667263,0.00002798836,0.00015424857,0.00029641396,0.7824345,0.021659438,0.09029165,0.0017671294,0.10229055],"study_design_scores_gemma":[0.0000060530992,0.000030551637,0.0001874301,0.00003759615,0.0000108044605,0.000078205696,0.000026717487,0.98111963,0.0038777355,0.011108521,0.0035021761,0.00001457111],"about_ca_topic_score_codex":0.0016882167,"about_ca_topic_score_gemma":0.001870512,"teacher_disagreement_score":0.002937769,"about_ca_system_score_codex":0.0007543223,"about_ca_system_score_gemma":0.00056841254,"threshold_uncertainty_score":0.009827793},"labels":[],"label_agreement":null},{"id":"W1993761532","doi":"10.1109/tcad.2012.2198474","title":"synASM: A High-Level Synthesis Framework With Support for Parallel and Timed Constructs","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; VHDL; Field-programmable gate array; Scheduling (production processes); Computation; Abstract state machines; Parallel computing; Lookup table; Programming language; Embedded system; Finite-state machine","score_opus":0.047970250044027316,"score_gpt":0.24950834278630413,"score_spread":0.2015380927422768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993761532","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002161773,0.000090661015,0.9914688,0.000032330096,0.000025052168,0.00005706147,0.00008831424,0.0040780613,0.0019980085],"genre_scores_gemma":[0.069235936,0.00024836257,0.92598844,0.00011802787,0.000036271213,0.00027129342,0.00053948304,0.0010472029,0.0025149027],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99928147,0.00013620677,0.00006249902,0.00011841955,0.0003222325,0.00007917731],"domain_scores_gemma":[0.99955326,0.0001908937,0.0000609713,0.00008084019,0.000090291935,0.000023611003],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011400844,0.0008024995,0.00052703416,0.00068248203,0.00039397538,0.0010122336,0.0014124775,0.0005997567,0.004349748],"category_scores_gemma":[0.0012687976,0.0007211033,0.001204879,0.00031333373,0.00066690915,0.00089080795,0.00088508485,0.0011772616,0.0014029953],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051601476,0.00019758938,0.0014472952,0.0011407429,0.00014237424,0.0007644298,0.00050398987,0.26941782,0.13361451,0.24008352,0.012365192,0.3398066],"study_design_scores_gemma":[0.00021637941,0.00043543338,0.00037927274,0.00017665849,0.00011441008,0.00072459615,0.000077665674,0.6674081,0.094044805,0.06490007,0.17142954,0.00009302024],"about_ca_topic_score_codex":0.0014238837,"about_ca_topic_score_gemma":0.002697523,"teacher_disagreement_score":0.004349748,"about_ca_system_score_codex":0.00058110553,"about_ca_system_score_gemma":0.0016408126,"threshold_uncertainty_score":0.0145513415},"labels":[],"label_agreement":null},{"id":"W1999969834","doi":"10.1109/tcad.2012.2218602","title":"Charge-Controlled Readout and BIST Circuit for MEMS Sensors","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Integrated Circuits and Semiconductor Failure Analysis","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Microelectromechanical systems; Built-in self-test; Capacitive sensing; Capacitance; CMOS; Electronic engineering; Voltage; Electrical engineering; Engineering; Materials science; Optoelectronics; Physics; Electrode","score_opus":0.02551879320145099,"score_gpt":0.20649947258255194,"score_spread":0.18098067938110096,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1999969834","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3352139,0.0078092683,0.632116,0.0014136975,0.0013518933,0.00034013425,0.00059337326,0.005082455,0.016079336],"genre_scores_gemma":[0.8949903,0.0005318217,0.09787419,0.0010490807,0.00030016364,0.000104620376,0.00020313109,0.000077490105,0.0048692455],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996506,0.00003374639,0.00001623366,0.00006726784,0.00019995247,0.000032202905],"domain_scores_gemma":[0.9997582,0.00006321392,0.00004327295,0.00003227934,0.000081250066,0.00002181132],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020492305,0.00032003515,0.00026323783,0.0003178386,0.00018104295,0.0003563887,0.0011389045,0.0006901241,0.0028408868],"category_scores_gemma":[0.00040428588,0.00017290724,0.00018732119,0.00028127414,0.0002764606,0.0007970576,0.00034146704,0.00042931794,0.00049389986],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026591308,0.00011586535,0.00088321144,0.00024023613,0.000032670192,0.0003470551,0.000057074965,0.00085749273,0.88914186,0.004764864,0.0022664194,0.101027295],"study_design_scores_gemma":[0.00007348122,0.00085281755,0.0029911571,0.000027852902,0.000073170326,0.0021584474,0.000028046255,0.039802007,0.93623245,0.0008775446,0.01683311,0.000049918002],"about_ca_topic_score_codex":0.00015826288,"about_ca_topic_score_gemma":0.00030843538,"teacher_disagreement_score":0.0028408868,"about_ca_system_score_codex":0.00031888302,"about_ca_system_score_gemma":0.00018565895,"threshold_uncertainty_score":0.009503663},"labels":[],"label_agreement":null},{"id":"W2005638858","doi":"10.1109/tcad.2014.2364974","title":"Formulation of the Obreshkov-Based Transient Circuit Simulator in the Presence of Nonlinear Memory Elements","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Real-time simulation and control systems","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Speedup; Nonlinear system; Spice; Transient (computer programming); Computer science; Electronic circuit; Electronic circuit simulation; Domain (mathematical analysis); Transient response; Time domain; Transient analysis; Electronic engineering; Control theory (sociology); Parallel computing; Mathematics; Engineering; Mathematical analysis; Physics; Artificial intelligence; Electrical engineering","score_opus":0.022209002898839463,"score_gpt":0.21739968176707347,"score_spread":0.19519067886823402,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2005638858","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015158882,0.0001967836,0.9691985,0.00015713184,0.000049221337,0.00008771623,0.00015506573,0.00024168975,0.014755056],"genre_scores_gemma":[0.6866398,0.0009676382,0.2744001,0.00026262488,0.00008131574,0.0007989668,0.00040936502,0.00027802915,0.03616218],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99990094,0.000025206313,0.0000065641752,0.000011139725,0.00004485723,0.000011382436],"domain_scores_gemma":[0.99987817,0.000042264557,0.000014020453,0.000015638201,0.000041123367,0.0000087855815],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023933908,0.000355265,0.0004299439,0.0002652369,0.00025172118,0.0005486696,0.0010378862,0.000941909,0.0028539125],"category_scores_gemma":[0.00053828716,0.00025973088,0.00033462295,0.00026875714,0.00038601484,0.0005569997,0.00054459233,0.0007145573,0.0007432678],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051050836,0.00002205806,0.00029388568,0.00014149486,0.00001983582,0.00017525854,0.00012337448,0.85995173,0.022985263,0.10233188,0.00070718396,0.013197064],"study_design_scores_gemma":[0.0000050832145,0.000010601728,0.000032416883,0.0000059066615,0.0000028243257,0.000019317451,0.000009342511,0.9934574,0.0019030116,0.0029802509,0.001569882,0.000004027901],"about_ca_topic_score_codex":0.002148612,"about_ca_topic_score_gemma":0.0024618087,"teacher_disagreement_score":0.0028539125,"about_ca_system_score_codex":0.00051675254,"about_ca_system_score_gemma":0.0010674507,"threshold_uncertainty_score":0.009547234},"labels":[],"label_agreement":null},{"id":"W2008284187","doi":"10.1109/tcad.2008.2006144","title":"Functionally Linear Decomposition and Synthesis of Logic Circuits for FPGAs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"XOR gate; Logic synthesis; Logic optimization; Computer science; Logic family; Scalability; Logic gate; Lookup table; Set (abstract data type); Gaussian elimination; Sequential logic; Algorithm; Binary decision diagram; Electronic circuit; Parallel computing; Gaussian; Programming language; Engineering; Electrical engineering","score_opus":0.07307298586878275,"score_gpt":0.28141459227810056,"score_spread":0.20834160640931781,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2008284187","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015396789,0.0003811945,0.9757254,0.000078946505,0.000030466068,0.000048702652,0.00006750663,0.0008969727,0.007374125],"genre_scores_gemma":[0.25222605,0.0005821862,0.74179006,0.00012839478,0.000035746718,0.000112906404,0.00032330357,0.00017302767,0.0046283463],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99972063,0.00006587049,0.000019756944,0.000044292996,0.00011455305,0.000034863915],"domain_scores_gemma":[0.999824,0.00007771234,0.000018504124,0.00003139623,0.000041778025,0.0000066019024],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002978156,0.00053656683,0.00024044128,0.0005794877,0.00023223557,0.00045344952,0.00038987267,0.00021540181,0.003167001],"category_scores_gemma":[0.00054782146,0.00023679619,0.00050559297,0.00033520116,0.0003551722,0.0005541523,0.00032385183,0.0004699758,0.0007113222],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001785987,0.00006147548,0.00054349925,0.00046014186,0.000039147693,0.0002033355,0.00014008328,0.20640092,0.14555676,0.142627,0.0036974673,0.5000916],"study_design_scores_gemma":[0.00008547273,0.0004145253,0.00047777544,0.000115448456,0.000063962965,0.00036407085,0.00008188114,0.7399421,0.13090469,0.07636365,0.05115141,0.000035051187],"about_ca_topic_score_codex":0.0013033294,"about_ca_topic_score_gemma":0.0025688696,"teacher_disagreement_score":0.003167001,"about_ca_system_score_codex":0.00062586874,"about_ca_system_score_gemma":0.0005922884,"threshold_uncertainty_score":0.010594666},"labels":[],"label_agreement":null},{"id":"W2012999122","doi":"10.1109/tcad.2007.891362","title":"FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Boolean satisfiability problem; Computer architecture; Boolean function; Logic block; Flexibility (engineering); Block (permutation group theory); Architecture; Logic synthesis; Programmable logic device; Parallel computing; Embedded system; Computer engineering; Theoretical computer science; Algorithm; Logic gate; Mathematics","score_opus":0.05594715363241539,"score_gpt":0.27142103745580887,"score_spread":0.21547388382339347,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012999122","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06483074,0.00020529097,0.92411625,0.00017069528,0.00003302909,0.00014738772,0.00009558122,0.0016024507,0.008798498],"genre_scores_gemma":[0.44978586,0.00015283338,0.5470527,0.00008490566,0.000015467807,0.00011185913,0.00026428784,0.0002682697,0.002263843],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999311,0.00021588674,0.000037823575,0.000075549,0.00029945478,0.0000602151],"domain_scores_gemma":[0.9992411,0.0003991794,0.0000801401,0.00011343721,0.00015218508,0.000013829738],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006092225,0.0006762887,0.00032599695,0.0008765888,0.00042180042,0.00062128,0.00069351983,0.0003307075,0.004418982],"category_scores_gemma":[0.001955023,0.00027698852,0.0005461747,0.00046335428,0.0004077445,0.0009213437,0.00045162262,0.00057630293,0.00047473545],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032516484,0.000194115,0.0021479782,0.00039439282,0.000094072115,0.0002833278,0.00014702427,0.26666468,0.14253907,0.033255734,0.0033704478,0.550584],"study_design_scores_gemma":[0.00012178353,0.00038398645,0.0008470681,0.00004287919,0.000053789525,0.00027053407,0.00009352002,0.8527075,0.122733995,0.014940889,0.007775478,0.000028626118],"about_ca_topic_score_codex":0.0016096722,"about_ca_topic_score_gemma":0.0029927464,"teacher_disagreement_score":0.004418982,"about_ca_system_score_codex":0.00076280365,"about_ca_system_score_gemma":0.000792686,"threshold_uncertainty_score":0.014782906},"labels":[],"label_agreement":null},{"id":"W2013085877","doi":"10.1109/tcad.2011.2169259","title":"Maximum Circuit Activity Estimation Using Pseudo-Boolean Satisfiability","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Boolean satisfiability problem; Computer science; Satisfiability; Combinational logic; Scalability; Robustness (evolution); Algorithm; Formal equivalence checking; Electronic circuit; Boolean circuit; Integrated circuit; Equivalence (formal languages); Grid; Boolean function; Computer engineering; Logic gate; Formal verification; Mathematics; Electrical engineering; Engineering","score_opus":0.08674072348592853,"score_gpt":0.289699180289201,"score_spread":0.20295845680327246,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2013085877","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011099176,0.00009078238,0.9868302,0.00011554983,0.000009957974,0.000052124127,0.00018372785,0.00042391795,0.0011945808],"genre_scores_gemma":[0.4714576,0.0003669736,0.52579314,0.00010811376,0.000041932908,0.0002613013,0.0008779069,0.00016594707,0.00092704274],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985257,0.000651982,0.00008535255,0.0001836911,0.000468747,0.00008454526],"domain_scores_gemma":[0.99503964,0.0038582918,0.00041313822,0.00028574158,0.00036312276,0.000040094255],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013555436,0.0009868462,0.0005867243,0.0017635521,0.00032818824,0.0012160434,0.0014417581,0.0008527556,0.003255481],"category_scores_gemma":[0.009695145,0.00058508303,0.0011897444,0.0013728216,0.0006758032,0.0020629566,0.00074295624,0.0008777066,0.00040099717],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000098447636,0.00005462192,0.0013734812,0.00029295552,0.00006399124,0.0001675141,0.000073047195,0.8739997,0.0069082375,0.033612896,0.0010466622,0.08230844],"study_design_scores_gemma":[0.000012016519,0.000017570952,0.00011382541,0.000014678939,0.000007869826,0.00003986011,0.000010447702,0.98124033,0.0025679774,0.015589948,0.00038008858,0.0000054664497],"about_ca_topic_score_codex":0.0018580342,"about_ca_topic_score_gemma":0.0034236135,"teacher_disagreement_score":0.003255481,"about_ca_system_score_codex":0.00087591703,"about_ca_system_score_gemma":0.0010751069,"threshold_uncertainty_score":0.010890663},"labels":[],"label_agreement":null},{"id":"W2031732101","doi":"10.1109/tcad.2004.829796","title":"Indirect Test Architecture for SoC Testing","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Modular design; Computer science; Embedded system; System on a chip; Testability; Modularity (biology); Network packet; Design for testing; Computer architecture; Core (optical fiber); Chip; Architecture; Computer hardware; Engineering; Computer network; Operating system; Reliability engineering; Telecommunications","score_opus":0.052724592937307545,"score_gpt":0.24127665782957713,"score_spread":0.18855206489226958,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031732101","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030350603,0.00072714925,0.9249103,0.00036685748,0.00013611502,0.00021669707,0.00010589756,0.0034762216,0.039710186],"genre_scores_gemma":[0.59863025,0.000741178,0.3830938,0.0004666195,0.00016600617,0.00049556553,0.00050200324,0.00032473303,0.015579816],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994281,0.000147636,0.000030215833,0.00010795165,0.00022403047,0.00006207542],"domain_scores_gemma":[0.9992556,0.00014014298,0.00008035754,0.0002521676,0.00022926864,0.000042371543],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00055207254,0.0006698227,0.0002618246,0.00073762186,0.00032159992,0.0009267459,0.001205899,0.0005609035,0.0051215],"category_scores_gemma":[0.0011294881,0.00019238556,0.00042479634,0.0003814888,0.0008386752,0.0013412966,0.0011000523,0.00097100047,0.0011228952],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003176976,0.0002153899,0.004033592,0.0005736863,0.0000908282,0.0004542415,0.0004895023,0.07819708,0.094811805,0.40552568,0.008151183,0.40713936],"study_design_scores_gemma":[0.000096328265,0.0013938862,0.0031339913,0.00023018126,0.00019226459,0.0012093962,0.00010645569,0.65472287,0.0687902,0.124757975,0.14528894,0.00007745614],"about_ca_topic_score_codex":0.00084958156,"about_ca_topic_score_gemma":0.0012031713,"teacher_disagreement_score":0.0051215,"about_ca_system_score_codex":0.00085577345,"about_ca_system_score_gemma":0.00079506484,"threshold_uncertainty_score":0.017133117},"labels":[],"label_agreement":null},{"id":"W2034981803","doi":"10.1109/tcad.2012.2192478","title":"FPGA Power Reduction by Guarded Evaluation Considering Logic Architecture","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; University of Waterloo","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Application-specific integrated circuit; Overhead (engineering); Embedded system; Reduction (mathematics); Critical path method; Correctness; Logic synthesis; Logic gate; Computer hardware; Algorithm; Engineering; Mathematics","score_opus":0.031043117812491756,"score_gpt":0.22892092347723667,"score_spread":0.19787780566474492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2034981803","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38151252,0.001311054,0.60573876,0.00022548792,0.000066303786,0.00007375829,0.00011414629,0.0030270603,0.007930887],"genre_scores_gemma":[0.878214,0.0002863742,0.11965192,0.000070980335,0.000015456637,0.000021752496,0.00010115855,0.00007886144,0.0015594937],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99975914,0.000044687604,0.000015104571,0.000042181215,0.00009606155,0.00004283444],"domain_scores_gemma":[0.99959964,0.00014923845,0.000053976462,0.00009346197,0.00008997197,0.00001378998],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019450391,0.00049302424,0.00026636152,0.00050440687,0.00022566019,0.0005053959,0.00056560605,0.00019208477,0.0015184206],"category_scores_gemma":[0.00073383434,0.00017033337,0.0003196677,0.0003966599,0.00031595127,0.00088849297,0.00030640195,0.00036150837,0.00018621617],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007168415,0.00011103385,0.0044323746,0.0002830326,0.0000655224,0.0006634222,0.00013754683,0.25324076,0.28015643,0.01658901,0.0023317814,0.44127232],"study_design_scores_gemma":[0.000044553533,0.0004617685,0.001557913,0.000031966632,0.0001203067,0.00040051594,0.000048025093,0.87979007,0.10397679,0.008826991,0.004718185,0.000023004268],"about_ca_topic_score_codex":0.0014850334,"about_ca_topic_score_gemma":0.002497798,"teacher_disagreement_score":0.0015184206,"about_ca_system_score_codex":0.000547551,"about_ca_system_score_gemma":0.0007929497,"threshold_uncertainty_score":0.005079627},"labels":[],"label_agreement":null},{"id":"W2037455559","doi":"10.1109/tcad.2011.2165715","title":"Accelerating FPGA Routing Through Parallelization and Engineering Enhancements Special Section on PAR-CAD 2010","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Speedup; Computer science; Parallel computing; Field-programmable gate array; Router; Routing (electronic design automation); Overhead (engineering); Heuristic; Gate array; Heuristics; Embedded system; Computer network","score_opus":0.05512664828856144,"score_gpt":0.2195949649687447,"score_spread":0.16446831668018325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2037455559","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051486462,0.0030508158,0.85692835,0.0014711777,0.0005772084,0.00020749918,0.00019225031,0.011622546,0.074463606],"genre_scores_gemma":[0.27931634,0.002464759,0.67404467,0.0003734848,0.00030352073,0.000106455904,0.0007988736,0.001007359,0.04158454],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971074,0.00006420372,0.000013540763,0.000051500945,0.00012443641,0.000035502708],"domain_scores_gemma":[0.9996389,0.000100457284,0.000026268679,0.00010545991,0.00011178586,0.000017138229],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003513098,0.0005997845,0.00030141763,0.0005392272,0.00023916273,0.0007878311,0.00052900653,0.00023648234,0.019564688],"category_scores_gemma":[0.00084488554,0.0002837976,0.0003085695,0.0006698288,0.00021619356,0.0005507643,0.00028568538,0.00046468186,0.0035143546],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024075514,0.00014156844,0.0008154559,0.00018085857,0.000032372176,0.00014448333,0.000042603424,0.119908966,0.05213507,0.01710503,0.034656465,0.7745964],"study_design_scores_gemma":[0.00015069677,0.0003435493,0.0014409561,0.000039263905,0.000053573865,0.0005572759,0.000040537987,0.75497115,0.06423678,0.010738103,0.16739114,0.000037028363],"about_ca_topic_score_codex":0.002189294,"about_ca_topic_score_gemma":0.005105151,"teacher_disagreement_score":0.019564688,"about_ca_system_score_codex":0.0006464568,"about_ca_system_score_gemma":0.0006950327,"threshold_uncertainty_score":0.06545043},"labels":[],"label_agreement":null},{"id":"W2061755246","doi":"10.1109/tcad.2015.2419215","title":"Redundancy-Aware Power Grid Electromigration Checking Under Workload Uncertainties","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Copper Interconnects and Reliability","field":"Materials Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Electromigration; Computer science; Grid; Exploit; Power integrity; Redundancy (engineering); Reliability (semiconductor); Speedup; Multithreading; Netlist; Reliability engineering; Interconnection; Electronic engineering; Parallel computing; Power (physics); Electrical engineering; Telecommunications; Embedded system; Signal integrity; Engineering","score_opus":0.04971213364321367,"score_gpt":0.2528883529949298,"score_spread":0.20317621935171612,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2061755246","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4040936,0.00013138502,0.59299797,0.000113920694,0.000016146207,0.000034135748,0.00011136708,0.0017107632,0.0007907603],"genre_scores_gemma":[0.9745787,0.000019124576,0.025118973,0.00001612881,0.0000046164973,0.000012535867,0.000055115015,0.000035699817,0.00015902253],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993279,0.00022386663,0.00003710438,0.0001282318,0.00021220266,0.00007081207],"domain_scores_gemma":[0.9961831,0.00202314,0.00062575383,0.00066806166,0.00041728976,0.000082602215],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00082237145,0.000471628,0.0005595757,0.000571178,0.00024605755,0.0004967166,0.0011243504,0.00036736042,0.00043739655],"category_scores_gemma":[0.0054977126,0.00026767212,0.000392064,0.00040181546,0.0004153894,0.0010218901,0.00061403663,0.00035034772,0.0000712569],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016873932,0.000027907105,0.0049841926,0.00003651545,0.000030651772,0.00011370674,0.000049184073,0.9572695,0.010316938,0.002592365,0.0002940835,0.024116226],"study_design_scores_gemma":[0.0000026352925,0.00001610548,0.0001965525,0.0000010259702,0.000002617559,0.000012525401,0.000004224858,0.99735355,0.0018067472,0.00057694095,0.00002577571,0.0000013299978],"about_ca_topic_score_codex":0.002769763,"about_ca_topic_score_gemma":0.0032017073,"teacher_disagreement_score":0.002769763,"about_ca_system_score_codex":0.0006611248,"about_ca_system_score_gemma":0.00076143356,"threshold_uncertainty_score":0.0055072904},"labels":[],"label_agreement":null},{"id":"W2062553629","doi":"10.1109/tcad.2010.2061670","title":"Improving FPGA Placement With Dynamically Adaptive Stochastic Tunneling","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Simulated annealing; Computer science; Field-programmable gate array; Benchmark (surveying); Routing (electronic design automation); Adaptive simulated annealing; Parallel computing; Computer engineering; Algorithm; Embedded system","score_opus":0.015143929766656102,"score_gpt":0.1964224691009992,"score_spread":0.1812785393343431,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2062553629","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10656946,0.00013378782,0.8901753,0.00006997761,0.000025319228,0.00003552016,0.000014607629,0.0011560695,0.0018198846],"genre_scores_gemma":[0.68629223,0.000085455555,0.3123156,0.000044128337,0.000014073267,0.00003762414,0.000048755282,0.00013358776,0.0010284672],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997087,0.00007395293,0.000015590704,0.000042447475,0.00012588962,0.000033397857],"domain_scores_gemma":[0.9996371,0.00014043413,0.000049965423,0.00008859494,0.000067435285,0.000016449734],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004471745,0.0003861094,0.00035043343,0.0004485492,0.0003156878,0.00033796477,0.00091406435,0.00033604895,0.00088965776],"category_scores_gemma":[0.0014502738,0.0002547549,0.00033665547,0.00035207576,0.00032641648,0.0005343457,0.0005396041,0.00039886843,0.00019417316],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012553624,0.000058280817,0.0012756801,0.000048669117,0.000031686668,0.00008194009,0.00007952327,0.78395665,0.04632134,0.008026088,0.0007619643,0.15923266],"study_design_scores_gemma":[0.000014935004,0.00009101737,0.00027874988,0.0000025129023,0.0000083974155,0.00006701005,0.000011244563,0.9877281,0.009570654,0.0013123055,0.0009077097,0.0000073758843],"about_ca_topic_score_codex":0.0014529333,"about_ca_topic_score_gemma":0.0026464185,"teacher_disagreement_score":0.0014529333,"about_ca_system_score_codex":0.00042499581,"about_ca_system_score_gemma":0.0006417677,"threshold_uncertainty_score":0.0030835867},"labels":[],"label_agreement":null},{"id":"W2064241848","doi":"10.1109/tcad.2013.2253835","title":"Thermal Models for Optical Circuit Simulation Using a Finite Cloud Method and Model Reduction Techniques","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Krylov subspace; Computer science; Reduction (mathematics); Subspace topology; Representation (politics); Set (abstract data type); Cloud computing; Electronic engineering; Thermal; Algorithm; Mathematics; Iterative method; Artificial intelligence; Engineering; Physics","score_opus":0.06446726387532592,"score_gpt":0.26996186859775806,"score_spread":0.20549460472243214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2064241848","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0067427102,0.00007128036,0.9875644,0.00008879787,0.000027472957,0.00006635657,0.00012519045,0.00040560155,0.004908229],"genre_scores_gemma":[0.33453396,0.00047704403,0.6537066,0.000132108,0.000058490896,0.0009632686,0.00063917204,0.00046253364,0.009026907],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997807,0.000054879038,0.00000798258,0.000016418882,0.00011915359,0.000020817779],"domain_scores_gemma":[0.9996339,0.00020364541,0.000029168059,0.00006078717,0.00005861386,0.000013816017],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034276058,0.00058051565,0.00061907084,0.0004614697,0.0005661416,0.0005655872,0.0011162811,0.0007648093,0.004553863],"category_scores_gemma":[0.0011030313,0.0004510384,0.001093518,0.00049119716,0.00046973952,0.000802714,0.0005557137,0.0013860196,0.0008801315],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012871711,0.000019484458,0.0001276193,0.00004307055,0.000013609454,0.000033752025,0.000050639283,0.96359324,0.0032800022,0.024749845,0.00051390426,0.0075620995],"study_design_scores_gemma":[0.0000028017446,0.00000438174,0.000014884403,0.000002649099,0.0000015336797,0.0000053345684,0.0000050538383,0.9962036,0.0004927808,0.0022134655,0.0010513393,0.0000022715546],"about_ca_topic_score_codex":0.008418159,"about_ca_topic_score_gemma":0.007850423,"teacher_disagreement_score":0.008418159,"about_ca_system_score_codex":0.00085902173,"about_ca_system_score_gemma":0.0014124089,"threshold_uncertainty_score":0.016738355},"labels":[],"label_agreement":null},{"id":"W2066558313","doi":"10.1109/tcad.2012.2235913","title":"Latch-Based Performance Optimization for Field-Programmable Gate Arrays","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Retiming; Netlist; Clock skew; Skew; Clock gating; Computer science; Timing failure; Field-programmable gate array; Digital clock manager; Duty cycle; Static timing analysis; Delay calculation; Electronic engineering; Propagation delay; Embedded system; Parallel computing; Engineering; Clock signal; Electrical engineering; Voltage","score_opus":0.019245037256521207,"score_gpt":0.19720214346366058,"score_spread":0.17795710620713937,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2066558313","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3729366,0.0017234694,0.6165558,0.00029443498,0.00006588957,0.000057897843,0.000109607805,0.0015937153,0.006662591],"genre_scores_gemma":[0.90729755,0.00029834968,0.09038279,0.00006256225,0.000026638574,0.00004594001,0.00011724271,0.00013926474,0.00162977],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998099,0.00004966391,0.000009246089,0.000027698232,0.00007092052,0.000032517288],"domain_scores_gemma":[0.99958044,0.00020567348,0.00007480529,0.00003377551,0.00009161832,0.000013648712],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027718797,0.00056152506,0.00020331568,0.00041788426,0.00026606917,0.00029728003,0.00046621967,0.00022041207,0.001405674],"category_scores_gemma":[0.0009932134,0.00014533348,0.00015357528,0.00050032086,0.0002064081,0.00056045,0.0002452897,0.0002827826,0.00019738046],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002576624,0.00009350514,0.002241836,0.00015250509,0.00004655287,0.00010950234,0.000062715466,0.69676924,0.11389378,0.00883994,0.0015858603,0.17594694],"study_design_scores_gemma":[0.000024928606,0.0003848433,0.00051528326,0.000009212359,0.00002273573,0.00006494931,0.000016840391,0.95266587,0.040095933,0.0046218135,0.0015666328,0.000010865344],"about_ca_topic_score_codex":0.0006086491,"about_ca_topic_score_gemma":0.0019867858,"teacher_disagreement_score":0.001405674,"about_ca_system_score_codex":0.0004500345,"about_ca_system_score_gemma":0.00043005645,"threshold_uncertainty_score":0.0047025084},"labels":[],"label_agreement":null},{"id":"W2072903329","doi":"10.1109/tcad.2015.2402172","title":"Managing Laser Power in Silicon-Photonic NoC Through Cache and NoC Reconfiguration","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Division of Computing and Communication Foundations; Ministère de l'Économie, de la Science et de l'Innovation - Québec","keywords":"Computer science; Bandwidth (computing); Photonics; Dissipation; Cache; Silicon photonics; Chip; Control reconfiguration; Laser; Embedded system; Electronic engineering; Optoelectronics; Parallel computing; Materials science; Computer network; Telecommunications; Engineering; Physics; Optics","score_opus":0.03744946676740017,"score_gpt":0.23118203844922897,"score_spread":0.19373257168182878,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2072903329","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.63429546,0.002213563,0.34529287,0.00040659547,0.00011636109,0.00006210975,0.00010511918,0.0027996476,0.014708161],"genre_scores_gemma":[0.9701301,0.00021604174,0.028064921,0.00007124409,0.000016625798,0.00003564065,0.000053848427,0.000054677694,0.0013568546],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99980694,0.000033627428,0.000011884378,0.000034679062,0.000064973094,0.000047911493],"domain_scores_gemma":[0.9997187,0.000084495616,0.000056702793,0.000056434397,0.000069003836,0.000014646815],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020487461,0.00028939254,0.0002244078,0.0003852118,0.0003997733,0.00043909266,0.000940106,0.0002384769,0.0010633487],"category_scores_gemma":[0.00059642375,0.00016070358,0.00019025199,0.00048660385,0.00023441302,0.00082706974,0.0003535631,0.00025393767,0.00017751157],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000391541,0.00033923477,0.0054787323,0.0002949333,0.00009773614,0.00047222123,0.00023492459,0.36672598,0.2585729,0.008868198,0.004254939,0.3542686],"study_design_scores_gemma":[0.000023926244,0.00017715084,0.0013614316,0.00001346081,0.000046807174,0.00020117189,0.00007425451,0.9282923,0.06313137,0.0029495351,0.0037088967,0.000019667044],"about_ca_topic_score_codex":0.0013291909,"about_ca_topic_score_gemma":0.004144734,"teacher_disagreement_score":0.0013291909,"about_ca_system_score_codex":0.00047223282,"about_ca_system_score_gemma":0.00068132364,"threshold_uncertainty_score":0.0035572648},"labels":[],"label_agreement":null},{"id":"W2078940150","doi":"10.1109/tcad.2013.2278491","title":"Debugging RTL Using Structural Dominance","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Debugging; Bottleneck; Boolean satisfiability problem; Speedup; Parallel computing; Formal equivalence checking; Theoretical computer science; Programming language; Formal verification; Algorithm; Embedded system","score_opus":0.052498521200370574,"score_gpt":0.27317165305372476,"score_spread":0.2206731318533542,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078940150","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028621644,0.0001718506,0.9645814,0.00015917698,0.000022887249,0.00008096432,0.000117565134,0.0028962104,0.0033484309],"genre_scores_gemma":[0.4547459,0.00027631546,0.54021895,0.00019168947,0.0000363163,0.00017765335,0.00049013854,0.0006838332,0.003179169],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99765706,0.00079758867,0.00010595369,0.00038360988,0.0008278295,0.00022793078],"domain_scores_gemma":[0.99481046,0.0033985185,0.00046992966,0.00054393196,0.0006803386,0.00009679142],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017277588,0.0013660879,0.00070720277,0.002052624,0.00078724045,0.0012570363,0.0013081061,0.0007463604,0.004578695],"category_scores_gemma":[0.009110223,0.00080149795,0.0011298308,0.00075373094,0.0010186057,0.0022324582,0.002068713,0.0010623646,0.00093204214],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034793766,0.00017364405,0.004696933,0.00042286044,0.000095255135,0.0005707182,0.00060561794,0.46026507,0.06804397,0.07031471,0.0037765347,0.39068672],"study_design_scores_gemma":[0.00004622289,0.00012710187,0.00034562804,0.000046686113,0.000033014454,0.00019821616,0.00006327658,0.9359437,0.023553675,0.035616122,0.003995275,0.000031073774],"about_ca_topic_score_codex":0.004354976,"about_ca_topic_score_gemma":0.008788154,"teacher_disagreement_score":0.004578695,"about_ca_system_score_codex":0.0010390051,"about_ca_system_score_gemma":0.0024572415,"threshold_uncertainty_score":0.015317321},"labels":[],"label_agreement":null},{"id":"W2083553720","doi":"10.1109/tcad.2010.2049154","title":"Optimization of Imprecise Circuits Represented by Taylor Series and Real-Valued Polynomials","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Taylor series; Series (stratigraphy); Arbitrary-precision arithmetic; Algorithm; Floating point; Interval arithmetic; Function (biology); Implementation; Representation (politics); Mathematics; Fixed-point arithmetic; Point (geometry); Double-precision floating-point format; Selection (genetic algorithm); Upper and lower bounds; Branch and bound; Mathematical optimization; Computer science; Artificial intelligence","score_opus":0.026209392058982654,"score_gpt":0.25936216038812093,"score_spread":0.23315276832913828,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2083553720","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03112758,0.0002453009,0.96487445,0.00009670797,0.00001831117,0.000018247889,0.000036726586,0.0001777175,0.0034049386],"genre_scores_gemma":[0.71634483,0.0004604646,0.28026786,0.00005525045,0.000024601863,0.00009972092,0.00007201944,0.00012823899,0.0025469656],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990509,0.0002382124,0.000048114605,0.00013686564,0.00044067827,0.0000852244],"domain_scores_gemma":[0.9988689,0.0007271624,0.00016847464,0.00011170721,0.00011061204,0.000013104892],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013527727,0.00083234557,0.0007849535,0.00051030854,0.00024808294,0.001427296,0.0009086386,0.000695902,0.0015399364],"category_scores_gemma":[0.0043236776,0.00046414154,0.0005703619,0.000900038,0.0009153272,0.0014527162,0.00052442314,0.0010326722,0.00026417588],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047748326,0.000009710055,0.00011974233,0.00006725538,0.000015247984,0.000043160802,0.000045472345,0.9311335,0.004917512,0.039239153,0.00022215657,0.024139345],"study_design_scores_gemma":[0.000010441409,0.000041898245,0.000042748823,0.000012083496,0.000011353548,0.00002202614,0.000013254706,0.97815543,0.004179967,0.016694391,0.0008090001,0.0000075359785],"about_ca_topic_score_codex":0.0009292118,"about_ca_topic_score_gemma":0.0010304777,"teacher_disagreement_score":0.0015399364,"about_ca_system_score_codex":0.0010830753,"about_ca_system_score_gemma":0.0006922062,"threshold_uncertainty_score":0.007858276},"labels":[],"label_agreement":null},{"id":"W2085252411","doi":"10.1109/tcad.2012.2237226","title":"Testing 3-D IC Through-Silicon-Vias (TSVs) by Direct Probing","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"University of Windsor; CMC Microsystems","keywords":"Microelectromechanical systems; Through-silicon via; Integrated circuit; Electronic engineering; Materials science; Silicon; Degradation (telecommunications); Electrical engineering; Optoelectronics; Engineering","score_opus":0.03297861699556322,"score_gpt":0.2059654751768624,"score_spread":0.17298685818129916,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2085252411","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8960376,0.00043779734,0.0979782,0.00008520793,0.00004105458,0.00007632522,0.00027710374,0.00088429905,0.0041824044],"genre_scores_gemma":[0.9822642,0.00018455148,0.01675619,0.000020339681,0.0000057026173,0.000027002654,0.00006648138,0.000018404624,0.00065704866],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997068,0.00003876651,0.000012085721,0.000045647063,0.00017028107,0.00002644607],"domain_scores_gemma":[0.99924517,0.00031605118,0.00017789444,0.00013587372,0.00010216105,0.000022939123],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001977842,0.0003562713,0.00018090886,0.000256739,0.00012298215,0.00042023556,0.00038964304,0.00043323694,0.00082101376],"category_scores_gemma":[0.0012518031,0.00017466636,0.00019439879,0.00016981685,0.00040232105,0.0005771907,0.00043380493,0.0001918986,0.00019453488],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013432719,0.000043033735,0.0069387653,0.0001401996,0.000039960956,0.0003311861,0.00020981478,0.014485832,0.94180256,0.0016705567,0.0003296597,0.03387416],"study_design_scores_gemma":[0.00003226887,0.0010860163,0.010319663,0.000015527086,0.00004775328,0.0009467372,0.00016802791,0.063894406,0.91677356,0.0012475306,0.0054359105,0.000032698943],"about_ca_topic_score_codex":0.00059031084,"about_ca_topic_score_gemma":0.0009831346,"teacher_disagreement_score":0.00082101376,"about_ca_system_score_codex":0.0002900115,"about_ca_system_score_gemma":0.00025460485,"threshold_uncertainty_score":0.002746582},"labels":[],"label_agreement":null},{"id":"W2088111445","doi":"10.1109/tcad.2013.2238290","title":"On the Fixed-Point Accuracy Analysis and Optimization of Polynomial Specifications","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Deutsche Forschungsgemeinschaft","keywords":"Polynomial; Robustness (evolution); Signal-flow graph; Algorithm; Quantization (signal processing); Mathematics; Mean squared error; Fixed point; Mathematical optimization; Computer science; Statistics","score_opus":0.04890648298728648,"score_gpt":0.2505818347307598,"score_spread":0.2016753517434733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2088111445","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0055628424,0.00019341242,0.9929006,0.00006520474,0.000007874255,0.000011209689,0.000014883332,0.00011815365,0.0011258023],"genre_scores_gemma":[0.5480235,0.0011258026,0.44785556,0.000079908525,0.000042117746,0.00012221276,0.00012373854,0.00032378943,0.0023031647],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986045,0.000450952,0.000049050355,0.00019175113,0.0006129947,0.0000908631],"domain_scores_gemma":[0.9960698,0.0029066491,0.0003169248,0.00028620195,0.00038997998,0.00003042845],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0021565177,0.0010409505,0.00076756993,0.00090397464,0.00033717387,0.0010328847,0.0008652787,0.0006351773,0.0018725254],"category_scores_gemma":[0.0096001625,0.00047194594,0.0009184076,0.0010250933,0.0012333667,0.0013110146,0.00068414724,0.0012970108,0.0003687998],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025937708,0.000009530681,0.000116349875,0.0000640134,0.0000108165195,0.000015601014,0.000034498637,0.9389302,0.0023164076,0.028626611,0.00019425215,0.02965574],"study_design_scores_gemma":[0.0000042574275,0.000026523241,0.000041279895,0.000012977148,0.0000042270285,0.0000104866795,0.000006023084,0.9852223,0.0019557683,0.012174981,0.0005345802,0.0000066123957],"about_ca_topic_score_codex":0.003523437,"about_ca_topic_score_gemma":0.0024165784,"teacher_disagreement_score":0.003523437,"about_ca_system_score_codex":0.0014190916,"about_ca_system_score_gemma":0.0012855398,"threshold_uncertainty_score":0.011404872},"labels":[],"label_agreement":null},{"id":"W2090852585","doi":"10.1109/tcad.2013.2263036","title":"Path-Directed Abstraction and Refinement for SAT-Based Design Debugging","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; TRACE (psycholinguistics); Abstraction; Path (computing); Representation (politics); Programming language; Algorithmic program debugging; Theoretical computer science; Algorithm","score_opus":0.05912471977764951,"score_gpt":0.26176545369754917,"score_spread":0.20264073391989965,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2090852585","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002508723,0.0000469489,0.99649847,0.000014356877,0.000005827817,0.000028578266,0.000017711747,0.00066116435,0.00021830194],"genre_scores_gemma":[0.12374328,0.0001714969,0.8747653,0.000043658678,0.00001161741,0.00013614788,0.00019098866,0.0002194006,0.0007181263],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986085,0.0005694065,0.00009333476,0.00019971262,0.00042535894,0.0001036735],"domain_scores_gemma":[0.99736685,0.0015378682,0.00020709974,0.0005845855,0.00026323058,0.00004037889],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001664112,0.001070076,0.00065151067,0.0014158087,0.0004207669,0.0005303823,0.0012768218,0.00058861385,0.002367198],"category_scores_gemma":[0.005627081,0.00059769873,0.0012962858,0.0010645702,0.0008543766,0.0014358438,0.001380932,0.0013206921,0.0006375159],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037378928,0.00009213325,0.0020877582,0.0004277692,0.00011143787,0.00043774935,0.0007119509,0.45769098,0.044051263,0.09434407,0.002382124,0.39728898],"study_design_scores_gemma":[0.000033694207,0.00008290558,0.00020137343,0.000037311314,0.000040403025,0.0001295632,0.00003655582,0.94523275,0.015047164,0.03504199,0.0040968754,0.00001938804],"about_ca_topic_score_codex":0.0029266276,"about_ca_topic_score_gemma":0.004127277,"teacher_disagreement_score":0.0029266276,"about_ca_system_score_codex":0.00068042823,"about_ca_system_score_gemma":0.0012524233,"threshold_uncertainty_score":0.008800805},"labels":[],"label_agreement":null},{"id":"W2095866839","doi":"10.1109/tcad.2011.2108559","title":"Adjoint Sensitivity Analysis of Nonlinear Distortion in Radio Frequency Circuits","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Intermodulation; Sensitivity (control systems); Distortion (music); Nonlinear distortion; Nonlinear system; Electronic circuit; Figure of merit; Computer science; Point (geometry); Electronic engineering; Radio frequency; Linearity; Mathematics; Telecommunications; Engineering; Electrical engineering; Physics; Bandwidth (computing)","score_opus":0.03905797214121931,"score_gpt":0.21428876238692454,"score_spread":0.17523079024570523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095866839","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10101483,0.00022884621,0.8942598,0.00015225395,0.000021761742,0.00003008822,0.00004108801,0.00027262757,0.003978651],"genre_scores_gemma":[0.9736441,0.00011970657,0.024654627,0.000041579948,0.00001185207,0.000030146262,0.000031835516,0.000033920744,0.0014321816],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996124,0.00010962188,0.000008517351,0.000039790048,0.00019387064,0.000035827525],"domain_scores_gemma":[0.9993218,0.00048283453,0.000057176825,0.000039503342,0.00008404657,0.000014568545],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006246188,0.0004497937,0.0003955433,0.00040564995,0.00014947039,0.0005390628,0.00034487047,0.00053982326,0.00088750466],"category_scores_gemma":[0.0022043262,0.00028135566,0.0004162256,0.00020998878,0.0006927256,0.00042459654,0.0005209436,0.00047856613,0.000108142325],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007977206,0.000022611892,0.0005225143,0.00007351443,0.000035031,0.00012448977,0.000057508918,0.9250758,0.038754772,0.02242089,0.00022807013,0.012604951],"study_design_scores_gemma":[0.0000020385028,0.000010163908,0.00015248357,0.0000025466077,0.0000028663833,0.000017019443,0.0000025576794,0.99435633,0.0031552631,0.0021750678,0.00011944342,0.0000042560578],"about_ca_topic_score_codex":0.001094104,"about_ca_topic_score_gemma":0.0005772166,"teacher_disagreement_score":0.001094104,"about_ca_system_score_codex":0.000638836,"about_ca_system_score_gemma":0.00031810172,"threshold_uncertainty_score":0.004635155},"labels":[],"label_agreement":null},{"id":"W2097065384","doi":"10.1109/tcad.2011.2179040","title":"NIM-X: A Noise Index Model-Based X-Filling Technique to Overcome the Power Supply Switching Noise Effects on Path Delay Test","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Path (computing); Noise (video); Critical path method; Power (physics); Chip; Mode (computer interface); Computer science; Noise reduction; Test method; Electronic engineering; Algorithm; Mathematics; Engineering; Telecommunications; Statistics; Physics; Artificial intelligence","score_opus":0.021685696627656736,"score_gpt":0.231101473068073,"score_spread":0.20941577644041626,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097065384","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05088926,0.0001342648,0.9444314,0.00007078699,0.00003802029,0.00006418388,0.00003977787,0.0023492393,0.001983012],"genre_scores_gemma":[0.56193566,0.00011058083,0.43462607,0.00012439402,0.000025424715,0.00008867456,0.00011107824,0.00022248755,0.0027554624],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99971837,0.000058110854,0.000010395201,0.000039572347,0.00015196156,0.000021614485],"domain_scores_gemma":[0.9996439,0.00009156029,0.00009657348,0.00010029438,0.00005045495,0.000017231696],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004162984,0.00052756065,0.00037016068,0.00037764278,0.00021597042,0.00027090707,0.0009872998,0.00031648006,0.0009229177],"category_scores_gemma":[0.0011456154,0.00018479707,0.00036624007,0.00026208084,0.00032199535,0.0005833955,0.00053248834,0.0004242059,0.0001814745],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045724792,0.00027498606,0.004366556,0.00020105299,0.00008547222,0.00033590102,0.00023739973,0.30641836,0.38101512,0.023617625,0.002422639,0.28056768],"study_design_scores_gemma":[0.00002295641,0.00040062878,0.0007127106,0.000010599717,0.000023276443,0.00028708176,0.000013858048,0.87730366,0.1146606,0.002764216,0.0037782984,0.000022176164],"about_ca_topic_score_codex":0.0006973021,"about_ca_topic_score_gemma":0.0010666796,"teacher_disagreement_score":0.0009872998,"about_ca_system_score_codex":0.00043034187,"about_ca_system_score_gemma":0.0005525379,"threshold_uncertainty_score":0.0031223893},"labels":[],"label_agreement":null},{"id":"W2097163769","doi":"10.1109/43.986420","title":"Predicting potential performance for digital circuits","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"University of California, Los Angeles; University of Illinois at Urbana-Champaign; Northwestern University; National Science Foundation","keywords":"Computer science; Set (abstract data type); Electronic circuit; Digital electronics; Abstraction; Greedy algorithm; Circuit design; Measure (data warehouse); Computer engineering; Algorithm; Embedded system; Engineering; Data mining; Electrical engineering","score_opus":0.023922684534578183,"score_gpt":0.19144412394885388,"score_spread":0.1675214394142757,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097163769","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038907845,0.00080636685,0.95546955,0.0002844887,0.000055962966,0.00004756079,0.0002521656,0.0008258169,0.0033502968],"genre_scores_gemma":[0.6994171,0.0010938724,0.29474968,0.00018030213,0.00014620706,0.00016209349,0.00077923096,0.00023690234,0.0032345587],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993198,0.00014307986,0.00004482427,0.00010354875,0.00031623154,0.00007250547],"domain_scores_gemma":[0.9968304,0.002230792,0.0002415194,0.00024428807,0.00038456838,0.00006854793],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008836338,0.0013054829,0.00057122775,0.0026177135,0.00047003813,0.000786518,0.0008558974,0.00087568583,0.002631639],"category_scores_gemma":[0.006537459,0.00042334464,0.0007352445,0.0016594627,0.000671923,0.0022418888,0.0007093185,0.0006989337,0.0011081019],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021377279,0.00007876466,0.003966951,0.00011295134,0.00004610898,0.00012604934,0.000050075698,0.74636716,0.010592532,0.034225695,0.0029066042,0.20131335],"study_design_scores_gemma":[0.000012314377,0.00013561475,0.00042844302,0.000013675303,0.000014182252,0.000093690214,0.000009715793,0.9644384,0.00543945,0.027617056,0.0017792721,0.000018333465],"about_ca_topic_score_codex":0.0013270228,"about_ca_topic_score_gemma":0.0014197613,"teacher_disagreement_score":0.002631639,"about_ca_system_score_codex":0.0008923762,"about_ca_system_score_gemma":0.0005683754,"threshold_uncertainty_score":0.008803666},"labels":[],"label_agreement":null},{"id":"W2099124997","doi":"10.1109/tcad.2011.2153853","title":"An Optimal and Practical Approach to Single Constant Multiplication","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Multiplication (music); Constant (computer programming); Arithmetic; Mathematics; Computer science; Combinatorics; Programming language","score_opus":0.1102515315918191,"score_gpt":0.2907375211890358,"score_spread":0.18048598959721668,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099124997","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004736237,0.00049101905,0.98367494,0.00045698273,0.000072630886,0.000056457528,0.000034633093,0.00074097846,0.009736133],"genre_scores_gemma":[0.13789232,0.0005616655,0.85615,0.00026125004,0.00011727854,0.00012389693,0.000099557496,0.00015876853,0.004635233],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9983846,0.00028881908,0.0000787977,0.00023545384,0.0008312792,0.00018105943],"domain_scores_gemma":[0.9984806,0.000490269,0.00010823249,0.0005023235,0.0003708623,0.000047768648],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010223098,0.0009251239,0.000818697,0.0014362679,0.0010061901,0.0018784738,0.0018987436,0.0012823689,0.011609661],"category_scores_gemma":[0.006652712,0.0005406167,0.000659071,0.0018004477,0.0014480223,0.002580293,0.0017879001,0.0018950864,0.0029739197],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021598546,0.00014866558,0.0005690358,0.00034713646,0.000047042624,0.0001603872,0.00014472872,0.17015125,0.010975494,0.26724052,0.01309654,0.53690314],"study_design_scores_gemma":[0.00006801583,0.00010626186,0.00011904408,0.000057081437,0.000023169683,0.00037988715,0.000060615628,0.79623675,0.007517058,0.17414266,0.021263205,0.000026255944],"about_ca_topic_score_codex":0.0016522116,"about_ca_topic_score_gemma":0.0026062415,"teacher_disagreement_score":0.011609661,"about_ca_system_score_codex":0.0010159672,"about_ca_system_score_gemma":0.00275197,"threshold_uncertainty_score":0.038838208},"labels":[],"label_agreement":null},{"id":"W2099432024","doi":"10.1109/tcad.2005.859507","title":"Dynamic-range estimation","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Nonlinear system; Computer science; Dynamic range; Algorithm; Polynomial; Dynamic demand; Range (aeronautics); Polynomial chaos; Mathematics; Mathematical optimization; Power (physics); Parallel computing; Monte Carlo method","score_opus":0.015383481134595301,"score_gpt":0.202546854744286,"score_spread":0.18716337360969068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099432024","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009377903,0.00068247167,0.9825556,0.000084362415,0.000051694537,0.000034061355,0.00014163418,0.001480851,0.0055913357],"genre_scores_gemma":[0.62946695,0.0020888161,0.35720125,0.00025995672,0.00016895458,0.00016450993,0.0009984634,0.00055056147,0.009100581],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99905294,0.0001274291,0.00004161797,0.00029456717,0.000394804,0.00008874665],"domain_scores_gemma":[0.99882513,0.00042903426,0.00015680803,0.00021326989,0.00034413466,0.000031623586],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004584988,0.000846575,0.0007954191,0.0015689961,0.00040820942,0.0010253198,0.0010672346,0.00086470664,0.0036203503],"category_scores_gemma":[0.0044546686,0.00033381648,0.0004625187,0.0013156859,0.00038487097,0.0020245556,0.0009846906,0.0008915552,0.0027674143],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003788449,0.000111748224,0.0044658063,0.00042046155,0.00008184443,0.00027106577,0.00018890516,0.109543405,0.16299011,0.027094238,0.005907953,0.68854564],"study_design_scores_gemma":[0.000018795585,0.00012344062,0.004267121,0.000073116695,0.000059579088,0.0012717828,0.000093954004,0.8088058,0.1388952,0.018051354,0.028241612,0.0000982148],"about_ca_topic_score_codex":0.00082183717,"about_ca_topic_score_gemma":0.00077274913,"teacher_disagreement_score":0.0036203503,"about_ca_system_score_codex":0.0004801993,"about_ca_system_score_gemma":0.00043475567,"threshold_uncertainty_score":0.012111306},"labels":[],"label_agreement":null},{"id":"W2101029991","doi":"10.1109/tcad.2005.860953","title":"Voltage-Aware Static Timing Analysis","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Voltage; Computer science; Path (computing); Network analysis; Critical path method; Process (computing); Power (physics); Benchmark (surveying); Node (physics); Electronic circuit; Grid; Electronic engineering; Electrical engineering; Engineering; Mathematics; Embedded system","score_opus":0.020360344627829957,"score_gpt":0.2073118645911856,"score_spread":0.18695151996335566,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101029991","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02044252,0.0006936863,0.9623918,0.000106564024,0.00008090227,0.000067852074,0.00035300953,0.0034920012,0.012371704],"genre_scores_gemma":[0.66913015,0.0013434242,0.314912,0.0002115223,0.00014360754,0.0001769362,0.0010196842,0.00089303986,0.0121696675],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99931407,0.000109282315,0.000038253598,0.00010304889,0.00032288657,0.000112472415],"domain_scores_gemma":[0.999111,0.00030283016,0.00008109137,0.00018166177,0.00030895078,0.000014480902],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039208814,0.0011248763,0.00076674524,0.00227156,0.00058788946,0.0009922548,0.0012532879,0.00045738963,0.0068295514],"category_scores_gemma":[0.00151701,0.00052897807,0.0011361003,0.0016085866,0.00031789226,0.0014674349,0.00054254604,0.00057662855,0.0013549267],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018458272,0.00007547691,0.0018094742,0.00029422753,0.000091932554,0.0002134412,0.000065258995,0.62847257,0.052777775,0.03220644,0.0055027218,0.2783061],"study_design_scores_gemma":[0.000010409804,0.00007436072,0.0004076896,0.000024509829,0.000063564745,0.00013751739,0.000018711738,0.9620325,0.019965094,0.010503569,0.0067400043,0.000022007061],"about_ca_topic_score_codex":0.0027370749,"about_ca_topic_score_gemma":0.0050116987,"teacher_disagreement_score":0.0068295514,"about_ca_system_score_codex":0.0009775446,"about_ca_system_score_gemma":0.0018038352,"threshold_uncertainty_score":0.022847176},"labels":[],"label_agreement":null},{"id":"W2102704825","doi":"10.1109/tcad.2004.828124","title":"Area Optimization of Delay-Optimized Structures Using Intrinsic Constraint Graphs","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Sizing; Block (permutation group theory); Computer science; Mathematical optimization; Routing (electronic design automation); Similarity (geometry); Constraint (computer-aided design); Optimization problem; Relation (database); Algorithm; Mathematics; Data mining; Artificial intelligence","score_opus":0.030453359302128807,"score_gpt":0.22006195759192956,"score_spread":0.18960859828980076,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102704825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025008276,0.00009801575,0.971907,0.00004218903,0.0000065142704,0.000035882415,0.00003945026,0.00015875456,0.0027039852],"genre_scores_gemma":[0.3753149,0.00030715304,0.62149704,0.000050432882,0.000014425555,0.0001830631,0.00018153459,0.00022224209,0.0022293231],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99949276,0.00013720772,0.000022051943,0.00006506515,0.0002459827,0.000036926638],"domain_scores_gemma":[0.9994696,0.0002871372,0.00008198094,0.000075755794,0.000075098695,0.00001046979],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005921357,0.0005537091,0.00036877804,0.00050612114,0.00027182527,0.000576139,0.0007269353,0.0002970712,0.0013263242],"category_scores_gemma":[0.0014069029,0.00029786787,0.00053880515,0.0006248004,0.00041757105,0.001039631,0.00045371373,0.00055813964,0.00018239931],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003088414,0.000034565448,0.00042697473,0.00010927828,0.000031743824,0.000045671495,0.00005163821,0.85031056,0.023832211,0.063605286,0.00046111664,0.06105999],"study_design_scores_gemma":[0.0000107509895,0.00006893313,0.00013374216,0.000008725286,0.00001727735,0.000037334667,0.000017047978,0.96507895,0.0147944745,0.016848795,0.0029764106,0.000007604561],"about_ca_topic_score_codex":0.0010829741,"about_ca_topic_score_gemma":0.0024490943,"teacher_disagreement_score":0.0013263242,"about_ca_system_score_codex":0.0008562979,"about_ca_system_score_gemma":0.0009485919,"threshold_uncertainty_score":0.00621289},"labels":[],"label_agreement":null},{"id":"W2104038618","doi":"10.1109/tcad.2008.915532","title":"Fast Design Space Exploration Using Local Regression Modeling With Application to ASIPs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Design space exploration; Speedup; Computer science; Parallel computing; Benchmark (surveying); Cache; CPU cache; Space (punctuation); Inference; Cache-oblivious algorithm; Set (abstract data type); Microarchitecture; Point (geometry); Algorithm; Computer engineering; Cache algorithms; Mathematics; Artificial intelligence; Embedded system; Programming language","score_opus":0.0869615773731119,"score_gpt":0.2521887357295356,"score_spread":0.1652271583564237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104038618","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009668225,0.00010650369,0.9878732,0.00006600747,0.0000060992606,0.000039115108,0.0000432824,0.0017208556,0.0004766241],"genre_scores_gemma":[0.4162224,0.0003281412,0.5797089,0.00013071066,0.000030899522,0.0007227363,0.00030548536,0.0005289689,0.0020218536],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990866,0.0004520686,0.00003110436,0.00011865667,0.00024457774,0.00006696734],"domain_scores_gemma":[0.9955338,0.0034379007,0.0004020354,0.000254552,0.00031327066,0.00005834674],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018210687,0.0015073911,0.0014675774,0.0014256436,0.0004871573,0.0009764512,0.0016002266,0.0009491637,0.0025111411],"category_scores_gemma":[0.0069186143,0.0009768389,0.0013622793,0.0014440563,0.0006413247,0.0011850066,0.0009022386,0.0017079423,0.00066330435],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037811704,0.000031646625,0.00044656228,0.000035983856,0.000029432338,0.000018867404,0.000027554783,0.97579217,0.00081439706,0.0019723051,0.00021334078,0.020579895],"study_design_scores_gemma":[0.0000037002594,0.000008655917,0.000014735982,0.0000013711842,0.0000018614165,0.0000031067918,0.0000016405355,0.9990546,0.00019592834,0.00064113224,0.000071645845,0.0000015679439],"about_ca_topic_score_codex":0.0062915236,"about_ca_topic_score_gemma":0.0061114547,"teacher_disagreement_score":0.0062915236,"about_ca_system_score_codex":0.00078007043,"about_ca_system_score_gemma":0.0015813162,"threshold_uncertainty_score":0.012509763},"labels":[],"label_agreement":null},{"id":"W2108431736","doi":"10.1109/tcad.2010.2061250","title":"Decomposition-Based Vectorless Toggle Rate Computation for FPGA Circuits","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Stratix; Electronic circuit; Computation; Combinational logic; Gate array; Logic gate; Algorithm; Logic synthesis; Electronic engineering; Computer engineering; Computer hardware; Engineering; Electrical engineering","score_opus":0.020841038485976283,"score_gpt":0.23707811865186249,"score_spread":0.2162370801658862,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108431736","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011790484,0.000065568434,0.9864482,0.000017843122,0.000008006678,0.000020927691,0.00004154422,0.0010597808,0.0005475988],"genre_scores_gemma":[0.3309479,0.00015507876,0.6664292,0.000045143748,0.000014228282,0.0000719601,0.00025848963,0.00021279491,0.001865149],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996032,0.00006273481,0.000022841536,0.0000548298,0.00022600856,0.000030371311],"domain_scores_gemma":[0.9992729,0.000281231,0.0001523552,0.00012112851,0.00014540495,0.000026906244],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038491227,0.0008357172,0.00044820664,0.0012450017,0.0002694925,0.0007153115,0.0006284503,0.00032393486,0.0023292224],"category_scores_gemma":[0.002201202,0.00031840152,0.00036458173,0.00048243385,0.0002571508,0.0008744876,0.00047867015,0.0005024263,0.00057796226],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024422587,0.0000665528,0.0024554713,0.0001577046,0.00005085359,0.000081454986,0.0001236232,0.55354995,0.04825103,0.012111904,0.0019227833,0.38098446],"study_design_scores_gemma":[0.0000074687587,0.000032128723,0.00031036267,0.000008227584,0.0000054254924,0.00004107982,0.0000098566925,0.98713756,0.009983868,0.0015470035,0.0009084721,0.000008542126],"about_ca_topic_score_codex":0.0031535549,"about_ca_topic_score_gemma":0.004757674,"teacher_disagreement_score":0.0031535549,"about_ca_system_score_codex":0.00073640083,"about_ca_system_score_gemma":0.00073318323,"threshold_uncertainty_score":0.0077920556},"labels":[],"label_agreement":null},{"id":"W2109356829","doi":"10.1109/tcad.2005.852680","title":"Fast detection of data retention faults and other SRAM cell open defects","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of British Columbia","funders":"Université de Bordeaux; Université de Montpellier; University of British Columbia","keywords":"Static random-access memory; Computer science; Spice; Data retention; Reduction (mathematics); Embedded system; Power (physics); Random access memory; Random access; Computer hardware; Electronic engineering; Engineering","score_opus":0.08542952895031618,"score_gpt":0.26888772569246083,"score_spread":0.18345819674214464,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109356829","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6576189,0.0011566769,0.3355449,0.00019009747,0.00006755882,0.000053092146,0.00014855311,0.002292081,0.0029280998],"genre_scores_gemma":[0.9513551,0.00015743653,0.04707857,0.000054825767,0.000016357675,0.00002215546,0.00009199943,0.00002753707,0.0011960116],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979347,0.000023228416,0.000010024699,0.000030487552,0.00012424865,0.000018624798],"domain_scores_gemma":[0.9987803,0.0005819275,0.00023178503,0.00015173097,0.00021511893,0.00003911182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001816038,0.0002713504,0.00025625454,0.00059852557,0.00013675504,0.0002539774,0.00042348853,0.00047022293,0.00081249006],"category_scores_gemma":[0.001507862,0.00014065945,0.000178661,0.0002258916,0.00022406678,0.00051990466,0.00028856684,0.00025042062,0.00020508704],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037242458,0.000083268045,0.008933303,0.00018004244,0.000025779105,0.0007893753,0.00012981087,0.0066148946,0.6573115,0.0021394368,0.0006603512,0.32275978],"study_design_scores_gemma":[0.000054451026,0.0010611701,0.012343105,0.000021959917,0.00003508609,0.0043544048,0.0000730532,0.084019296,0.8925027,0.0017481494,0.0037494646,0.0000370835],"about_ca_topic_score_codex":0.00017262915,"about_ca_topic_score_gemma":0.00058799365,"teacher_disagreement_score":0.00081249006,"about_ca_system_score_codex":0.0001514739,"about_ca_system_score_gemma":0.00018388941,"threshold_uncertainty_score":0.002718091},"labels":[],"label_agreement":null},{"id":"W2109797003","doi":"10.1109/tcad.2003.818127","title":"Design and optimization of multithreshold cmos (mtcmos) circuits","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":187,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Electronic engineering; Subthreshold conduction; CMOS; Dissipation; Leakage (economics); Engineering; Very-large-scale integration; Computer science; Dynamic demand; Cluster analysis; Power (physics); Transistor; Electrical engineering; Voltage","score_opus":0.02538849318033979,"score_gpt":0.20657763934333515,"score_spread":0.18118914616299536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109797003","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25684643,0.0035632674,0.72611296,0.00042910193,0.000089178415,0.0001578078,0.00031020888,0.0010271986,0.011463847],"genre_scores_gemma":[0.80975354,0.0008100566,0.18625794,0.00010526634,0.000037678725,0.00013327652,0.00016745055,0.00010294353,0.0026319285],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998301,0.000026092845,0.000008802477,0.000029736395,0.00007406574,0.00003119651],"domain_scores_gemma":[0.99983716,0.000063800966,0.00004920757,0.000009465123,0.000030000116,0.000010335619],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019426945,0.0005221511,0.0003208224,0.0003863948,0.00019834281,0.000550178,0.00068695826,0.00040006897,0.0018253615],"category_scores_gemma":[0.00044993585,0.0002788999,0.00028549152,0.00050231494,0.00016241924,0.0004992849,0.00034001662,0.00024176654,0.00023424569],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000095834024,0.000047516627,0.0008543923,0.0002595504,0.000040566145,0.000117813135,0.000043085314,0.7979182,0.07737643,0.005847762,0.0011490732,0.11624983],"study_design_scores_gemma":[0.00003561036,0.00026361548,0.0006507522,0.000013975946,0.0000318378,0.0001131764,0.000024284736,0.9764181,0.015851336,0.0037440797,0.002844933,0.000008398177],"about_ca_topic_score_codex":0.00090831565,"about_ca_topic_score_gemma":0.0032672645,"teacher_disagreement_score":0.0018253615,"about_ca_system_score_codex":0.0006243155,"about_ca_system_score_gemma":0.00041569167,"threshold_uncertainty_score":0.0061064363},"labels":[],"label_agreement":null},{"id":"W2110405757","doi":"10.1109/tcad.2005.860957","title":"Placement Algorithm in Analog-Layout Designs","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University; Dalhousie University","funders":"","keywords":"Computer science; Algorithm","score_opus":0.026449712335902133,"score_gpt":0.21781510018232786,"score_spread":0.19136538784642573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110405757","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0030665707,0.0004076125,0.99262154,0.0000875399,0.000038196365,0.00004490548,0.000020748019,0.0003215541,0.0033913995],"genre_scores_gemma":[0.11541727,0.0006813597,0.8795368,0.00010471275,0.00004303341,0.00017890193,0.00009391359,0.00008748402,0.0038564221],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995702,0.00017634266,0.000023646826,0.000067596884,0.00013540236,0.000026942396],"domain_scores_gemma":[0.9997377,0.00014041088,0.000038410923,0.000030343404,0.000045158624,0.00000798143],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006289821,0.0007274338,0.0005956066,0.0007080707,0.00042650677,0.0007778699,0.0007121656,0.00079429883,0.0032831016],"category_scores_gemma":[0.001054596,0.00040859097,0.0004357234,0.0010273145,0.0004938255,0.00070863165,0.00052588026,0.0006089886,0.000850372],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040301038,0.000041684554,0.00025796832,0.00018127107,0.000037687954,0.00006996925,0.0000666208,0.75702447,0.0050618,0.033490345,0.001933065,0.20179477],"study_design_scores_gemma":[0.000028982278,0.00007191869,0.00010674972,0.000033135377,0.000013931175,0.00007578523,0.000024501349,0.9652022,0.002549265,0.02311809,0.00876538,0.0000100235175],"about_ca_topic_score_codex":0.0014199757,"about_ca_topic_score_gemma":0.0015895859,"teacher_disagreement_score":0.0032831016,"about_ca_system_score_codex":0.0006682118,"about_ca_system_score_gemma":0.00080127915,"threshold_uncertainty_score":0.0109831095},"labels":[],"label_agreement":null},{"id":"W2115095638","doi":"10.1109/tcad.2008.2003288","title":"Design-Specific Optimization Considering Supply and Threshold Voltage Variations","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science","score_opus":0.03502099396976653,"score_gpt":0.19715809126229353,"score_spread":0.162137097292527,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115095638","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4568244,0.0015614431,0.4013414,0.0014390986,0.0002709549,0.00051623804,0.0014985229,0.002370552,0.13417742],"genre_scores_gemma":[0.91830343,0.00020748962,0.06509389,0.00019386085,0.000029810893,0.00021422189,0.0004319464,0.0003190013,0.01520642],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999579,0.000086666194,0.000012908528,0.000082744955,0.00013533396,0.00010336583],"domain_scores_gemma":[0.99951375,0.00019645218,0.00006650396,0.00004171801,0.00015646157,0.000025117835],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00057790196,0.0010395839,0.0007952319,0.00078092207,0.00031959123,0.0011303934,0.0007812012,0.00093259563,0.007429072],"category_scores_gemma":[0.0016973902,0.0004736933,0.000961784,0.00059067947,0.00033183116,0.00062275265,0.00044135578,0.00054625905,0.0008642359],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008346206,0.0000483098,0.0005274994,0.0001069123,0.000048153408,0.00010192803,0.000028433418,0.9715864,0.0067130583,0.0018063671,0.0014520263,0.017497428],"study_design_scores_gemma":[0.000025114672,0.00015884849,0.0004993313,0.000010903621,0.00004779304,0.000041108884,0.000029694373,0.9922775,0.0032147549,0.0011319795,0.0025523156,0.0000105853405],"about_ca_topic_score_codex":0.0031625647,"about_ca_topic_score_gemma":0.006121986,"teacher_disagreement_score":0.007429072,"about_ca_system_score_codex":0.0013599538,"about_ca_system_score_gemma":0.0016605929,"threshold_uncertainty_score":0.024852693},"labels":[],"label_agreement":null},{"id":"W2116518941","doi":"10.1109/tcad.2005.862748","title":"Force-Directed Methods for Generic Placement","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computation; Computer science; Placement; Cluster analysis; Minification; Mathematical optimization; Algorithm; Mathematics; Physical design; Artificial intelligence; Embedded system","score_opus":0.03467480259999626,"score_gpt":0.2627210986315455,"score_spread":0.22804629603154927,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116518941","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005233874,0.00017768054,0.9949987,0.000045164983,0.000032414766,0.000046817117,0.000042416923,0.00068406155,0.0034493087],"genre_scores_gemma":[0.023501381,0.00043876618,0.97025025,0.00010676272,0.0000494493,0.000344194,0.00017935577,0.00045238616,0.0046773637],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994362,0.00011870306,0.000025714435,0.00006865899,0.0003176843,0.00003307989],"domain_scores_gemma":[0.9994174,0.00027832238,0.000052226846,0.000121961435,0.00010900424,0.000021167662],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007794957,0.001234445,0.00064259,0.0010767387,0.00056947,0.0007539877,0.0015547555,0.0012195905,0.013345614],"category_scores_gemma":[0.0019188492,0.0005653889,0.00090209587,0.0008778685,0.00072986906,0.0007752454,0.0015153779,0.0015337454,0.004472053],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007025607,0.000075959855,0.00047080126,0.00070882327,0.00008855615,0.00018101171,0.00019882937,0.3861924,0.012501271,0.1984855,0.015716862,0.38530976],"study_design_scores_gemma":[0.00004879658,0.000041263866,0.00012615464,0.0000757103,0.000013252446,0.00013193837,0.000029610912,0.87273186,0.0032369143,0.067768775,0.055768088,0.000027718204],"about_ca_topic_score_codex":0.0022585124,"about_ca_topic_score_gemma":0.0030710674,"teacher_disagreement_score":0.013345614,"about_ca_system_score_codex":0.00071075605,"about_ca_system_score_gemma":0.00090797094,"threshold_uncertainty_score":0.044645548},"labels":[],"label_agreement":null},{"id":"W2116879325","doi":"10.1109/tcad.2009.2034499","title":"Comparison Study of Performance of Parallel Steady State Solver on Different Computer Architectures","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Solver; Multiprocessing; Computer science; Parallel computing; Nonlinear system; Steady state (chemistry); Distributed memory; State (computer science); Shared memory; Computational science; Algorithm; Programming language","score_opus":0.040769243670703025,"score_gpt":0.26979945721154824,"score_spread":0.2290302135408452,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116879325","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7018247,0.0026109852,0.24335094,0.0009846414,0.00020962006,0.00018736787,0.0009097464,0.011003797,0.038918216],"genre_scores_gemma":[0.89689386,0.00078611105,0.095926754,0.00009182872,0.000040832543,0.00014074102,0.0013736705,0.00085265934,0.0038934383],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99935585,0.00024281321,0.00004328913,0.00008003748,0.00018056843,0.00009742357],"domain_scores_gemma":[0.99511343,0.002990335,0.00018409929,0.0004003531,0.0011673413,0.00014455647],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010080857,0.0008444972,0.0008124475,0.0008347036,0.00061275606,0.0010219851,0.0009948389,0.00096280075,0.0055675455],"category_scores_gemma":[0.005311671,0.00036879876,0.00055107,0.0013422219,0.00043511743,0.001206114,0.00053633057,0.00060826633,0.0009982716],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021917769,0.00046773828,0.0072185313,0.0007242659,0.00032974686,0.00032095454,0.0003838324,0.8163362,0.032166734,0.008041627,0.006680588,0.12513803],"study_design_scores_gemma":[0.000081861705,0.00020160085,0.0008664194,0.000016288863,0.00004247577,0.000044370718,0.000074979376,0.98190606,0.014399645,0.0011896152,0.0011597367,0.000016988113],"about_ca_topic_score_codex":0.006143741,"about_ca_topic_score_gemma":0.0054651136,"teacher_disagreement_score":0.006143741,"about_ca_system_score_codex":0.0006509102,"about_ca_system_score_gemma":0.0013632482,"threshold_uncertainty_score":0.018625319},"labels":[],"label_agreement":null},{"id":"W2118049955","doi":"10.1109/tcad.2009.2013270","title":"Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Voltage; Computer science; Chip; Partition (number theory); Power (physics); Heuristic; Reduction (mathematics); Table (database); Embedded system; Engineering; Electrical engineering; Mathematics; Data mining; Artificial intelligence","score_opus":0.017556278889061423,"score_gpt":0.2115064228087039,"score_spread":0.1939501439196425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118049955","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051000547,0.00045072808,0.9436655,0.00012925836,0.000025135949,0.00011781,0.00004315037,0.0008452611,0.0037225499],"genre_scores_gemma":[0.51597166,0.00036169428,0.48103476,0.00012233871,0.00002708123,0.00025856053,0.00020265696,0.0002017973,0.0018194852],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99973124,0.00010816177,0.000011820757,0.000027212707,0.00009279303,0.00002876958],"domain_scores_gemma":[0.9996117,0.0001968516,0.000040289007,0.000057582205,0.000075534255,0.000018138822],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031689036,0.00051219173,0.00026894655,0.00043207302,0.00029625607,0.00033669238,0.0008069559,0.00025612485,0.0011786518],"category_scores_gemma":[0.0008246205,0.00020541975,0.00032531205,0.00050163287,0.0002458725,0.00043321832,0.0003548884,0.0005104294,0.00019368352],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011194527,0.00014094399,0.001242889,0.000254011,0.000043975913,0.00011776199,0.0001344434,0.7509147,0.0487066,0.013182902,0.0022315558,0.1829182],"study_design_scores_gemma":[0.00001279023,0.00010654364,0.00038584863,0.000008883417,0.0000147307055,0.00006322304,0.000017917533,0.97864646,0.012131556,0.0057384246,0.0028654947,0.000008207752],"about_ca_topic_score_codex":0.0014627541,"about_ca_topic_score_gemma":0.0038996632,"teacher_disagreement_score":0.0014627541,"about_ca_system_score_codex":0.0004670025,"about_ca_system_score_gemma":0.0007556861,"threshold_uncertainty_score":0.0039429665},"labels":[],"label_agreement":null},{"id":"W2118230018","doi":"10.1109/tcad.2010.2041839","title":"Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Modulo; Computer science; Bit (key); Arithmetic; Parallel computing; Computer hardware; Programming language; Theoretical computer science; Mathematics; Discrete mathematics; Computer security","score_opus":0.06306565625064503,"score_gpt":0.28423230625495444,"score_spread":0.2211666500043094,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118230018","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04631855,0.00094190903,0.9440112,0.0004196419,0.00009819906,0.00007767859,0.000070602764,0.000774935,0.007287375],"genre_scores_gemma":[0.49434134,0.00057302177,0.5023331,0.00015971967,0.00005140832,0.00014812833,0.00015870752,0.00016284393,0.0020717257],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99918073,0.0002881337,0.000064072694,0.00010722137,0.00028056055,0.000079268604],"domain_scores_gemma":[0.9985839,0.00087534776,0.00016339603,0.00022839243,0.00011625918,0.000032671043],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016138862,0.0004905898,0.0006249368,0.00083946873,0.0006456957,0.0017304873,0.0014018166,0.00055727287,0.0039783134],"category_scores_gemma":[0.0048257723,0.00040303828,0.0005775955,0.0009472138,0.00077927584,0.002650338,0.0010446024,0.0011356572,0.000634754],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046658952,0.00015748695,0.001306985,0.0005189455,0.00006566498,0.00013565637,0.0002709595,0.32355055,0.032490477,0.3447055,0.003684287,0.29264694],"study_design_scores_gemma":[0.000050438226,0.00012991943,0.00014125825,0.00007077197,0.000022433202,0.000055639634,0.00008079923,0.85707885,0.01538855,0.1215389,0.005423704,0.000018758305],"about_ca_topic_score_codex":0.000530416,"about_ca_topic_score_gemma":0.0012683844,"teacher_disagreement_score":0.0039783134,"about_ca_system_score_codex":0.0009544116,"about_ca_system_score_gemma":0.0012537421,"threshold_uncertainty_score":0.0133087635},"labels":[],"label_agreement":null},{"id":"W2118890464","doi":"10.1109/43.892852","title":"Fast and efficient parametric modeling of contact-to-substrate coupling","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Substrate coupling; Computer science; Parametric model; Parametric statistics; Coupling (piping); Backplane; Speedup; Microstrip; Substrate (aquarium); Electronic engineering; Layer (electronics); Parallel computing; Computer hardware; Materials science; Mechanical engineering; Engineering","score_opus":0.021312560546703597,"score_gpt":0.20986690074111852,"score_spread":0.18855434019441492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118890464","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034024622,0.00018447603,0.9603315,0.00006308706,0.000020924484,0.000045717534,0.00007361135,0.00059576234,0.0046603144],"genre_scores_gemma":[0.76635057,0.0005927607,0.22765093,0.000035829442,0.00002627485,0.0002629073,0.00020374477,0.000235725,0.004641267],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995993,0.000077578195,0.000017981092,0.000048022524,0.00022275872,0.00003448824],"domain_scores_gemma":[0.9994684,0.00021861329,0.000052339703,0.00018636089,0.00006381413,0.000010498022],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039898427,0.00072945986,0.000540243,0.00029807494,0.00026875583,0.00072659453,0.0012972868,0.00082541996,0.001697008],"category_scores_gemma":[0.0016750818,0.00044446657,0.00062907056,0.00030024143,0.00038442545,0.0012114616,0.0006372662,0.00081889785,0.00058083696],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043361015,0.000053774136,0.0008882795,0.00014644967,0.0000440852,0.00027760828,0.00026708227,0.8521945,0.074861534,0.034397572,0.0007341913,0.036091518],"study_design_scores_gemma":[0.0000056416707,0.000028936262,0.00012925513,0.000005033636,0.000008490532,0.00008096698,0.00001147327,0.9831198,0.012719299,0.0016654393,0.0022161081,0.000009600777],"about_ca_topic_score_codex":0.0010364446,"about_ca_topic_score_gemma":0.00084557536,"teacher_disagreement_score":0.001697008,"about_ca_system_score_codex":0.00042335433,"about_ca_system_score_gemma":0.00057010644,"threshold_uncertainty_score":0.0056770444},"labels":[],"label_agreement":null},{"id":"W2118952760","doi":"10.1109/tcad.2008.2006091","title":"Automated Scan Chain Division for Reducing Shift and Capture Power During Broadside At-Speed Test","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Scan chain; Automatic test pattern generation; Fault coverage; Division (mathematics); Broadside; Power (physics); Computer science; SIGNAL (programming language); Fault (geology); Algorithm; Real-time computing; Engineering; Electronic circuit; Integrated circuit; Electrical engineering; Arithmetic; Mathematics","score_opus":0.02896202890509353,"score_gpt":0.2295475162427321,"score_spread":0.20058548733763856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118952760","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36258128,0.00047793175,0.6327056,0.00009888286,0.000026201626,0.00008663355,0.00007454225,0.001125086,0.0028238192],"genre_scores_gemma":[0.81249994,0.00011789737,0.18581472,0.000053975076,0.00001668537,0.000052849493,0.00013381631,0.000067613335,0.0012424621],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996704,0.00006927525,0.000019182558,0.00006296008,0.00013863211,0.000039648716],"domain_scores_gemma":[0.9991234,0.00041996717,0.00012533161,0.00014988592,0.00014448148,0.000037020163],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020135846,0.00032393145,0.00027014618,0.00059836986,0.0003230987,0.00031709042,0.0004642571,0.00023070152,0.0016074206],"category_scores_gemma":[0.0010700698,0.00018045472,0.00013603737,0.0005423354,0.0003292343,0.00075648626,0.00040307443,0.00029826825,0.0002306516],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007291506,0.000090212394,0.0031219933,0.000103292085,0.000025199754,0.00020869156,0.00021781665,0.04800953,0.36390778,0.008169706,0.0010918704,0.57432467],"study_design_scores_gemma":[0.00008302853,0.0011014839,0.004636574,0.00003017804,0.000056731933,0.00080880825,0.00007704814,0.5435163,0.43436277,0.0068609584,0.008426488,0.00003966904],"about_ca_topic_score_codex":0.00079501176,"about_ca_topic_score_gemma":0.0022414844,"teacher_disagreement_score":0.0016074206,"about_ca_system_score_codex":0.00029050047,"about_ca_system_score_gemma":0.0006219634,"threshold_uncertainty_score":0.0053773522},"labels":[],"label_agreement":null},{"id":"W2119581103","doi":"10.1109/tcad.2009.2016546","title":"Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada); University of Toronto","funders":"","keywords":"Estimator; Chip; Autocorrelation; Computer science; Leakage (economics); Mathematics; Statistics; Telecommunications","score_opus":0.03969273568825802,"score_gpt":0.2360475379050289,"score_spread":0.19635480221677087,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119581103","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010869071,0.00022067224,0.98677766,0.000046897298,0.000012916155,0.000025220204,0.0002332747,0.0006760715,0.0011381805],"genre_scores_gemma":[0.7242191,0.0007416348,0.26322073,0.00026329106,0.000060293994,0.00046301167,0.0012179298,0.00039331865,0.009420757],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99935585,0.00014819196,0.000026793809,0.00015950053,0.00023531727,0.00007437992],"domain_scores_gemma":[0.9988932,0.0004833294,0.00011939369,0.00030658348,0.0001742815,0.000023152455],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00083847024,0.0010755699,0.0010591879,0.00074998976,0.00027870692,0.0010458954,0.0021922865,0.0011913123,0.0032409874],"category_scores_gemma":[0.0026598854,0.00076886057,0.0011692847,0.00089292566,0.0005279183,0.0023390118,0.0008887262,0.0009105578,0.0014254133],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026397856,0.000016538508,0.00046980457,0.000032813117,0.000027282009,0.000039710765,0.000012465482,0.9812159,0.0025553736,0.0035513546,0.0003335637,0.011718799],"study_design_scores_gemma":[0.00000117185,0.000008128993,0.00010215484,0.0000014812426,0.0000052209357,0.000017095866,0.0000011387222,0.99850225,0.00039306827,0.00075528794,0.00021010546,0.0000029286405],"about_ca_topic_score_codex":0.002952457,"about_ca_topic_score_gemma":0.0041215895,"teacher_disagreement_score":0.0032409874,"about_ca_system_score_codex":0.00088069896,"about_ca_system_score_gemma":0.0011012768,"threshold_uncertainty_score":0.0108421445},"labels":[],"label_agreement":null},{"id":"W2121209755","doi":"10.1109/tcad.2010.2061553","title":"Advanced Variance Reduction and Sampling Techniques for Efficient Statistical Timing Analysis","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Probabilistic and Robust Engineering Design","field":"Decision Sciences","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"IGNIS Innovation (Canada)","funders":"","keywords":"Control variates; Variance reduction; Quantile; Monte Carlo method; Random variate; Computer science; Reduction (mathematics); Statistics; Sampling (signal processing); Variance (accounting); Algorithm; Importance sampling; Mathematics; Markov chain Monte Carlo; Random variable; Hybrid Monte Carlo","score_opus":0.08450524157312866,"score_gpt":0.32439264676199175,"score_spread":0.2398874051888631,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121209755","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013792615,0.00010629162,0.99808156,0.000017571007,0.0000085898355,0.000010499493,0.000009611219,0.000115738396,0.0002708997],"genre_scores_gemma":[0.1015136,0.00041900433,0.8961238,0.000074414995,0.00007480905,0.00013680122,0.00009647251,0.00012560879,0.0014354505],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987142,0.00049606006,0.000044618762,0.00012329801,0.00057788176,0.00004394302],"domain_scores_gemma":[0.9984688,0.00092369196,0.000102475264,0.00021768456,0.00026711027,0.00002022107],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014313359,0.00058828626,0.00053886086,0.000995486,0.00023909366,0.00044031738,0.00062769605,0.00046547342,0.0019421902],"category_scores_gemma":[0.0048595294,0.0003383326,0.00064532046,0.0010303712,0.0005296857,0.0005940803,0.0005465447,0.0012239924,0.0005224962],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022595619,0.00009933017,0.0010625828,0.00026949059,0.00010222527,0.00015333277,0.00019973834,0.20503618,0.09475277,0.2035358,0.0023751827,0.4921874],"study_design_scores_gemma":[0.000025032798,0.00009232165,0.0004937615,0.000015988386,0.000022810342,0.00014274995,0.000007886698,0.94618154,0.025965603,0.021206442,0.0058189677,0.000026833179],"about_ca_topic_score_codex":0.0008916814,"about_ca_topic_score_gemma":0.0010074808,"teacher_disagreement_score":0.0019421902,"about_ca_system_score_codex":0.0003882948,"about_ca_system_score_gemma":0.00060350716,"threshold_uncertainty_score":0.0075696707},"labels":[],"label_agreement":null},{"id":"W2121845874","doi":"10.1109/tcad.2008.923635","title":"A Linear-Time Approach for Static Timing Analysis Covering All Process Corners","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Process (computing); Process corners; Computer science; Network analysis; Static analysis; Delay calculation; Algorithm; Control theory (sociology); Engineering; Propagation delay; Embedded system; Electrical engineering; Artificial intelligence","score_opus":0.04499501525916132,"score_gpt":0.23578543633198518,"score_spread":0.19079042107282385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121845874","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016831737,0.00015645497,0.9955647,0.0000643633,0.000015135061,0.000036880458,0.00004552709,0.0013519735,0.0010817386],"genre_scores_gemma":[0.08831341,0.00030344096,0.9049745,0.00017692128,0.000093414485,0.0002559226,0.0003910237,0.00035208612,0.0051392205],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99877566,0.00017500993,0.000059073598,0.00038134618,0.0004652245,0.00014372467],"domain_scores_gemma":[0.998178,0.0010529913,0.00019968116,0.00027276448,0.0002467674,0.00004978479],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00071712746,0.0018918845,0.00091298553,0.0014481912,0.0007271317,0.001138206,0.0018938881,0.00090551295,0.013422995],"category_scores_gemma":[0.0027992972,0.0005619319,0.0012247488,0.0018796212,0.00069782225,0.0017871165,0.0012126438,0.0016713334,0.003983441],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004502579,0.00021685602,0.00079062785,0.00047742663,0.0001203807,0.00014920479,0.00017169239,0.2228988,0.030642703,0.01812367,0.0073653245,0.71859306],"study_design_scores_gemma":[0.00007219685,0.00017775918,0.00027259125,0.000024201949,0.000061461884,0.00020903005,0.00003727254,0.9654938,0.00984686,0.017131852,0.006645139,0.000027863924],"about_ca_topic_score_codex":0.0049694856,"about_ca_topic_score_gemma":0.009352629,"teacher_disagreement_score":0.013422995,"about_ca_system_score_codex":0.0011751042,"about_ca_system_score_gemma":0.0021930668,"threshold_uncertainty_score":0.04490441},"labels":[],"label_agreement":null},{"id":"W2122035961","doi":"10.1109/tcad.2006.882595","title":"Dual-Threshold CAD Framework for Subthreshold Leakage Power Aware FPGAs","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Computer science; Subthreshold conduction; Dual (grammatical number); CAD; Embedded system; Leakage (economics); Computer architecture; Transistor; Engineering; Electrical engineering; Voltage","score_opus":0.028174232161904938,"score_gpt":0.23851146466711085,"score_spread":0.21033723250520592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122035961","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023780944,0.00037063652,0.9681496,0.00009685751,0.000037423608,0.000106732936,0.00009145508,0.0012831335,0.0060832696],"genre_scores_gemma":[0.3365206,0.00026537786,0.6603386,0.000067823086,0.0000135382015,0.00016334589,0.00017021771,0.00016269574,0.002297881],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99956757,0.0000990607,0.00002075578,0.000033997345,0.00023786079,0.000040845633],"domain_scores_gemma":[0.99954873,0.00016542693,0.000041262214,0.00007686282,0.00015233345,0.000015460648],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005020933,0.0006086073,0.0004651423,0.0009739005,0.0002700087,0.0008616971,0.0011754452,0.0005754302,0.0025660794],"category_scores_gemma":[0.001424018,0.00034315488,0.00048225725,0.00035216016,0.0003184777,0.00054682296,0.00036929187,0.0004405777,0.00030145928],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000112469956,0.000066651504,0.0013575314,0.00016634415,0.000053960794,0.00021677457,0.00009053277,0.76291823,0.03963238,0.039039284,0.0021557196,0.15419011],"study_design_scores_gemma":[0.000018294568,0.000053482792,0.00017491203,0.0000133906815,0.00001331645,0.000096073396,0.000010287603,0.98491585,0.007148719,0.0029088396,0.0046347314,0.000012129252],"about_ca_topic_score_codex":0.0024766559,"about_ca_topic_score_gemma":0.0037777617,"teacher_disagreement_score":0.0025660794,"about_ca_system_score_codex":0.0008377084,"about_ca_system_score_gemma":0.0007954396,"threshold_uncertainty_score":0.00858438},"labels":[],"label_agreement":null},{"id":"W2123198997","doi":"10.1109/tcad.2009.2023198","title":"Real-Time Lossless Compression for Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Lossless compression; Computer science; Lossy compression; Observability; Background debug mode interface; Embedded system; Metric (unit); Data compression; Computer engineering; Algorithm; Programming language; Engineering; Operating system; Mathematics","score_opus":0.0366892651194447,"score_gpt":0.25155631622908436,"score_spread":0.21486705110963966,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123198997","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07309017,0.0014163051,0.91610914,0.0004751648,0.00011448337,0.000113259506,0.00013515141,0.0035963089,0.0049499995],"genre_scores_gemma":[0.6808205,0.0007001931,0.31253904,0.00022304982,0.00010492899,0.00011355065,0.00025838576,0.0002386404,0.005001733],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995689,0.000087389875,0.000018961851,0.000044882763,0.00025445502,0.000025455609],"domain_scores_gemma":[0.99909735,0.0004273065,0.000100342746,0.00018743079,0.00016169167,0.000025876709],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054116116,0.00056154,0.00024545207,0.00062754354,0.00021982318,0.0006877663,0.00060012384,0.00046532394,0.0028795267],"category_scores_gemma":[0.0019458873,0.00016374582,0.00013243957,0.000539937,0.00044349633,0.000974036,0.00043434743,0.00047798525,0.0005715657],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013807967,0.00012426163,0.001731903,0.00022435498,0.000037108228,0.00032496508,0.00019926704,0.054399427,0.3094888,0.02209615,0.0070253434,0.60296756],"study_design_scores_gemma":[0.00005759412,0.0003291636,0.0011975226,0.000035214736,0.000022081438,0.0005617516,0.000041335396,0.7125014,0.26905948,0.0061905137,0.009974707,0.00002926825],"about_ca_topic_score_codex":0.0004408594,"about_ca_topic_score_gemma":0.00067211135,"teacher_disagreement_score":0.0028795267,"about_ca_system_score_codex":0.0006066464,"about_ca_system_score_gemma":0.0002595012,"threshold_uncertainty_score":0.009633005},"labels":[],"label_agreement":null},{"id":"W2123766056","doi":"10.1109/tcad.2002.805727","title":"A simplified model for the effect of interfinger metal on maximum temperature rise in a multifinger bipolar transistor","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Common emitter; Bipolar junction transistor; Materials science; Substrate (aquarium); Optoelectronics; Interconnection; Representation (politics); Thermal; Transistor; Reduction (mathematics); Computer science; Thermodynamics; Electrical engineering; Physics; Voltage","score_opus":0.026939785143039307,"score_gpt":0.23499218104106273,"score_spread":0.20805239589802343,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123766056","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6368099,0.00081795175,0.34285718,0.00057420245,0.00008633045,0.00014498804,0.00044000655,0.0007366815,0.017532758],"genre_scores_gemma":[0.9887926,0.0002525319,0.007046362,0.00003990669,0.000017145609,0.000076425145,0.000056014494,0.000039688646,0.0036794513],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998585,0.000030268913,0.0000048372935,0.000025680687,0.000045632052,0.000034938894],"domain_scores_gemma":[0.99981266,0.00009320023,0.000032183743,0.000025975423,0.000019887673,0.000016151565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002366127,0.0005354015,0.0006126428,0.00027147873,0.00041884696,0.00059613475,0.0010255987,0.0012425658,0.0018688365],"category_scores_gemma":[0.00086953805,0.00042084875,0.00069475523,0.00030093407,0.0007548001,0.0010520814,0.0003282427,0.00045588936,0.00035223606],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037948488,0.000015777912,0.00020080553,0.000027507747,0.000007747596,0.00007701933,0.00003969178,0.97628796,0.017522842,0.0047022756,0.0000877344,0.0009926835],"study_design_scores_gemma":[0.0000064089577,0.000023666189,0.00010326739,0.0000017154425,0.00000409776,0.000015387934,0.000002915935,0.9979664,0.0011803211,0.00059594435,0.00009598921,0.000003874919],"about_ca_topic_score_codex":0.005361864,"about_ca_topic_score_gemma":0.0036521156,"teacher_disagreement_score":0.005361864,"about_ca_system_score_codex":0.00097354886,"about_ca_system_score_gemma":0.00071786175,"threshold_uncertainty_score":0.010661304},"labels":[],"label_agreement":null},{"id":"W2125125126","doi":"10.1109/tcad.2007.911334","title":"Quantum Circuit Simplification and Level Compaction","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":257,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; University of New Brunswick; University of Waterloo","funders":"","keywords":"Toffoli gate; Quantum gate; Quantum circuit; Computer science; Quantum algorithm; Electronic circuit; Quantum computer; Heuristic; Quantum; Heuristics; Controlled NOT gate; Algorithm; Quantum Fourier transform; Quantum error correction; Theoretical computer science; Topology (electrical circuits); Mathematics; Physics; Quantum mechanics","score_opus":0.07469204808052234,"score_gpt":0.24353887815716968,"score_spread":0.16884683007664736,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125125126","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04008316,0.00021314202,0.9399405,0.00020696236,0.000055476845,0.00011813984,0.00016308631,0.002084109,0.017135577],"genre_scores_gemma":[0.40296,0.0002754172,0.58410937,0.0002090266,0.000039828727,0.00017830344,0.00046294153,0.00097228464,0.010792877],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994498,0.00008321965,0.00003822382,0.00009652821,0.00024194052,0.00009024643],"domain_scores_gemma":[0.99926907,0.00024263843,0.000056713783,0.00031066054,0.00010407204,0.000016844404],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037391786,0.0004797991,0.0007682842,0.00059048866,0.00049813115,0.0010838308,0.00090881303,0.0005748245,0.009319746],"category_scores_gemma":[0.0019548147,0.00039486933,0.0010199342,0.0008283723,0.00060075504,0.0013282405,0.0009813117,0.0008089939,0.0014362986],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025025432,0.00010917569,0.0008897213,0.00035926214,0.00007273314,0.00032443184,0.00031394523,0.2906014,0.09493202,0.25559795,0.008171467,0.34837762],"study_design_scores_gemma":[0.00005424234,0.00013073297,0.0004514511,0.000037481703,0.0000714157,0.0002887364,0.00006595261,0.77156377,0.114393674,0.089438125,0.023473872,0.000030618703],"about_ca_topic_score_codex":0.0009894078,"about_ca_topic_score_gemma":0.0018559343,"teacher_disagreement_score":0.009319746,"about_ca_system_score_codex":0.0010702086,"about_ca_system_score_gemma":0.0006728714,"threshold_uncertainty_score":0.0311777},"labels":[],"label_agreement":null},{"id":"W2125630634","doi":"10.1109/tcad.2006.883926","title":"Generalized Power-Delay Metrics in Deep Submicron CMOS Designs","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"CMOS; Metric (unit); Set (abstract data type); Computer science; Power (physics); Product (mathematics); Algorithm; Electrical engineering; Mathematics; Engineering; Physics; Programming language","score_opus":0.029103809409067597,"score_gpt":0.22690948213104978,"score_spread":0.19780567272198218,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125630634","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11055444,0.007886993,0.8735303,0.00035411288,0.00010580598,0.00015230263,0.00031388164,0.00076142245,0.00634072],"genre_scores_gemma":[0.6759264,0.0023239865,0.3189309,0.0001589652,0.00008678113,0.00020223662,0.00027665493,0.00020098305,0.0018930905],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976979,0.0008267628,0.00024847063,0.00024807805,0.000869065,0.000109746434],"domain_scores_gemma":[0.9956578,0.0021871717,0.00078442355,0.00057340687,0.0006682205,0.00012894465],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0022747274,0.0013655261,0.0006094249,0.0023187613,0.0003187119,0.0015049673,0.00066663814,0.0006756078,0.0006543018],"category_scores_gemma":[0.0076346914,0.00035190946,0.0004728245,0.0021355422,0.0010858745,0.0022872188,0.00096465455,0.0007341481,0.0001483672],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016848072,0.000028095224,0.004372477,0.00042942405,0.00009300307,0.0003091175,0.00030728107,0.6220693,0.026295243,0.15252054,0.0018126344,0.19159432],"study_design_scores_gemma":[0.00002952861,0.000604927,0.0043085325,0.00009758908,0.00008285817,0.0006377666,0.00011074967,0.7929641,0.014949588,0.17109497,0.015040106,0.000079159785],"about_ca_topic_score_codex":0.0011662835,"about_ca_topic_score_gemma":0.001595622,"teacher_disagreement_score":0.0023187613,"about_ca_system_score_codex":0.0016089673,"about_ca_system_score_gemma":0.0007913211,"threshold_uncertainty_score":0.012030005},"labels":[],"label_agreement":null},{"id":"W2130056453","doi":"10.1109/43.838996","title":"Time-domain thermal noise simulation of switched capacitor circuits and delta-sigma modulators","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Waveform; Time domain; Noise (video); Electronic engineering; Computer science; Delta-sigma modulation; Electronic circuit; Algorithm; Computation; Dither; White noise; Noise generator; Control theory (sociology); Noise shaping; Engineering; Electrical engineering; Telecommunications","score_opus":0.0178501335143002,"score_gpt":0.2029002222483071,"score_spread":0.18505008873400688,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130056453","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.100340724,0.0001781385,0.8906889,0.00010106079,0.00003806311,0.00006011077,0.000089187706,0.00086576556,0.0076379576],"genre_scores_gemma":[0.84546226,0.00022470398,0.14844081,0.00006473795,0.000015482115,0.00014912146,0.0001239268,0.00013143868,0.0053874725],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998406,0.00003579663,0.000006051435,0.000014149992,0.00008592965,0.000017384664],"domain_scores_gemma":[0.99964225,0.00023523053,0.00002424839,0.000024992909,0.0000611238,0.000012241605],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002865037,0.0003018484,0.00029704545,0.00025955957,0.0002712115,0.0003583946,0.0005145731,0.0006646807,0.0018376261],"category_scores_gemma":[0.0012223287,0.00019768634,0.0002950609,0.00028589927,0.00029753975,0.0005258695,0.0002192994,0.00032971613,0.00020051087],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025509173,0.000009828249,0.00018491108,0.000017612354,0.0000059630393,0.00002937292,0.000027745695,0.9866093,0.0040289485,0.003882395,0.000119066346,0.0050593787],"study_design_scores_gemma":[0.0000018018758,0.0000042089655,0.000021153848,8.7437513e-7,8.7645316e-7,0.0000043219725,0.000002150125,0.99836904,0.0010960646,0.00033051614,0.00016781944,0.0000011198733],"about_ca_topic_score_codex":0.0036674703,"about_ca_topic_score_gemma":0.0025467193,"teacher_disagreement_score":0.0036674703,"about_ca_system_score_codex":0.00062860304,"about_ca_system_score_gemma":0.0005786844,"threshold_uncertainty_score":0.0072922707},"labels":[],"label_agreement":null},{"id":"W2130070545","doi":"10.1109/tcad.2004.836735","title":"Reversible Cascades With Minimal Garbage","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":214,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Victoria","funders":"","keywords":"Garbage; Heuristics; Benchmark (surveying); Computer science; Function (biology); Garbage collection; Parallel computing; Algorithm; Programming language","score_opus":0.02111487469034606,"score_gpt":0.21679834585296465,"score_spread":0.19568347116261858,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130070545","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39745596,0.00084104936,0.54349875,0.00063686,0.000113423266,0.00021787247,0.00050270563,0.0019672413,0.05476606],"genre_scores_gemma":[0.9052914,0.00053619186,0.083653726,0.000105585816,0.000025767256,0.00022828276,0.00018887367,0.00020292698,0.009767169],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996282,0.000067524714,0.000022660328,0.0000768065,0.00013518982,0.00006971137],"domain_scores_gemma":[0.99921286,0.00039622045,0.000094616364,0.00016340885,0.00009217213,0.00004074012],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004610085,0.00041377934,0.0006035494,0.00058731175,0.0007681666,0.00089850463,0.00090843736,0.00073964556,0.0070073945],"category_scores_gemma":[0.002269488,0.0003514666,0.0008120505,0.00038368296,0.00083568454,0.0019135626,0.000753238,0.00057254086,0.00069928716],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040580053,0.00009531309,0.00070455053,0.0005237023,0.000062677376,0.00056947785,0.0001952332,0.25596085,0.11983074,0.57827634,0.0016821497,0.04169316],"study_design_scores_gemma":[0.000115728515,0.00032907314,0.00045281576,0.000064657754,0.00009174317,0.00038668106,0.000089618276,0.55629987,0.13935336,0.28959426,0.013162957,0.000059317055],"about_ca_topic_score_codex":0.00060564466,"about_ca_topic_score_gemma":0.0013115597,"teacher_disagreement_score":0.0070073945,"about_ca_system_score_codex":0.0009396752,"about_ca_system_score_gemma":0.0006486863,"threshold_uncertainty_score":0.02344203},"labels":[],"label_agreement":null},{"id":"W2135733515","doi":"10.1109/tcad.2010.2096593","title":"Fast Vectorless Power Grid Verification Under an RLC Model","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"RLC circuit; Computer science; Grid; Scalability; Process (computing); Power (physics); Node (physics); Power grid; Voltage; Electronic engineering; Electrical engineering; Engineering; Mathematics; Programming language; Capacitor","score_opus":0.049932091409427865,"score_gpt":0.21319882404320328,"score_spread":0.16326673263377542,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135733515","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0070070704,0.000031218166,0.98884124,0.000094738454,0.000011642569,0.00005883824,0.00011099638,0.0019080379,0.0019362239],"genre_scores_gemma":[0.73405653,0.00011339163,0.26130044,0.00027554523,0.000022831575,0.00023712381,0.0003161441,0.00050779193,0.003170144],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99687046,0.00069521123,0.00013015806,0.0004518432,0.0015912579,0.00026109544],"domain_scores_gemma":[0.9954125,0.002127138,0.00045217242,0.0012501144,0.0007112171,0.000046695342],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020412207,0.0009040604,0.00078994886,0.00061792816,0.00042421115,0.0014077077,0.0017284112,0.00079365494,0.004536769],"category_scores_gemma":[0.005693606,0.00054714514,0.0007579709,0.00048629552,0.0015045761,0.0031098847,0.001390697,0.0018085971,0.00087053835],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025221496,0.00005925599,0.0005763774,0.0001695264,0.000029829902,0.0002478065,0.0001438343,0.8398829,0.018120434,0.092394695,0.002663098,0.045460045],"study_design_scores_gemma":[0.000025666635,0.000031562402,0.000024639477,0.000009078856,0.0000050876456,0.000028932094,0.000009086123,0.9803428,0.006594105,0.012024096,0.00089780707,0.000007013864],"about_ca_topic_score_codex":0.00621085,"about_ca_topic_score_gemma":0.007868755,"teacher_disagreement_score":0.00621085,"about_ca_system_score_codex":0.0015921434,"about_ca_system_score_gemma":0.002210606,"threshold_uncertainty_score":0.0151770115},"labels":[],"label_agreement":null},{"id":"W2135797273","doi":"10.1109/tcad.2010.2044672","title":"Computation of Intermodulation Distortion in RF Circuits Using Single-Tone Moments Analysis","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Intermodulation; Computation; Harmonic balance; Nonlinear system; Distortion (music); Computer science; Nonlinear distortion; Set (abstract data type); Third order; Algorithm; Volterra series; Tone (literature); Control theory (sociology); Mathematical optimization; Mathematics; Telecommunications; Control (management)","score_opus":0.029423847523829857,"score_gpt":0.24766805944397685,"score_spread":0.21824421192014698,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135797273","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050105415,0.00018566642,0.94693947,0.000051126088,0.000011966912,0.00001903107,0.000031440577,0.0006782718,0.0019775727],"genre_scores_gemma":[0.80685025,0.00030538003,0.19048916,0.000024086452,0.00002346805,0.000031513166,0.00007426405,0.000103728926,0.0020982597],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998995,0.000011322409,0.00000472198,0.000011445171,0.00006451982,0.000008416347],"domain_scores_gemma":[0.9997912,0.000104906976,0.000034703462,0.000028142718,0.000033375585,0.0000077405175],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012999823,0.00042087823,0.00030616162,0.00039925988,0.00014405849,0.00039989775,0.00034471333,0.00031135647,0.0009399277],"category_scores_gemma":[0.0007951792,0.00020949343,0.00033495936,0.00022120326,0.00017807202,0.00048272434,0.00023850442,0.00034727398,0.0002920311],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019988933,0.00004619345,0.0020784242,0.00018934906,0.0000863666,0.00035941342,0.00014906567,0.50490904,0.21197958,0.030373087,0.0011418993,0.2484877],"study_design_scores_gemma":[0.000007814132,0.000028113567,0.0007749457,0.0000052579358,0.000008964741,0.00010861059,0.000007018505,0.9748103,0.021061698,0.002398616,0.00077954243,0.00000906438],"about_ca_topic_score_codex":0.0012133654,"about_ca_topic_score_gemma":0.0018124016,"teacher_disagreement_score":0.0012133654,"about_ca_system_score_codex":0.0004485687,"about_ca_system_score_gemma":0.00033536405,"threshold_uncertainty_score":0.0032545924},"labels":[],"label_agreement":null},{"id":"W2135880741","doi":"10.1109/tcad.2008.2006096","title":"A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Spice; Monte Carlo method; CMOS; Voltage; Electronic engineering; Computer science; Engineering; Electrical engineering; Mathematics; Statistics","score_opus":0.03452650148708319,"score_gpt":0.22233013453942596,"score_spread":0.18780363305234277,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135880741","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025206232,0.0002602223,0.9713613,0.00012361389,0.0000286028,0.000045946817,0.00015633668,0.00036371595,0.0024540445],"genre_scores_gemma":[0.8681979,0.001035248,0.12276198,0.00023043518,0.00010575557,0.00033952907,0.0004065796,0.0003345396,0.0065880255],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992975,0.00016742232,0.00003073208,0.00012003627,0.00030997454,0.000074280666],"domain_scores_gemma":[0.9987979,0.00058228,0.0002414143,0.00017723294,0.00017867307,0.000022401062],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008043518,0.0008192191,0.0005811199,0.0005663748,0.0002350007,0.00056926184,0.001089701,0.0008041411,0.0010720928],"category_scores_gemma":[0.0029522325,0.00043703747,0.0007082765,0.0007966627,0.00043220792,0.0011470092,0.00034580252,0.00093027356,0.0004303591],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000077607365,0.000007266381,0.00019015654,0.0000106081125,0.000009144835,0.000025162968,0.000007303815,0.98987633,0.003347689,0.003001851,0.000109974644,0.0034067356],"study_design_scores_gemma":[0.0000015832263,0.00001752934,0.00008650621,0.0000010658707,0.0000066565353,0.000019456615,0.0000013316244,0.9974826,0.0007494764,0.001343727,0.00028737946,0.0000027382894],"about_ca_topic_score_codex":0.001869623,"about_ca_topic_score_gemma":0.002539033,"teacher_disagreement_score":0.001869623,"about_ca_system_score_codex":0.0008865728,"about_ca_system_score_gemma":0.0009457303,"threshold_uncertainty_score":0.006432593},"labels":[],"label_agreement":null},{"id":"W2136544943","doi":"10.1109/tcad.2004.836722","title":"Compact, Netlist-Based Representation of Thermal Transient Coupling Using Controlled Sources","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Silicon Carbide Semiconductor Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); Carleton University","funders":"","keywords":"Netlist; Transient (computer programming); Representation (politics); Coupling (piping); Thermal; Topology (electrical circuits); Computer science; Trench; Electronic circuit simulation; Electronic engineering; Materials science; Physics; Electronic circuit; Electrical engineering; Engineering; Computer hardware","score_opus":0.04664765291323015,"score_gpt":0.2448781320113917,"score_spread":0.19823047909816155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136544943","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006858255,0.000084137784,0.9875422,0.000024241897,0.00002022456,0.000038380458,0.00029170662,0.0016796133,0.003461204],"genre_scores_gemma":[0.49377552,0.00049599935,0.49271724,0.00008937819,0.00005284625,0.0005505194,0.0019591688,0.00069255574,0.009666667],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998622,0.00003252634,0.000012674099,0.000023719424,0.000057179706,0.000011740365],"domain_scores_gemma":[0.9997292,0.00013081971,0.000029568848,0.000054563418,0.00004972483,0.0000061263777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021567677,0.0010575262,0.00042967088,0.00074143836,0.00023953516,0.0011019764,0.0010532562,0.0005192959,0.0053593116],"category_scores_gemma":[0.00071474153,0.00034170737,0.00044246978,0.00057874556,0.0002719344,0.0013666026,0.00025106873,0.000530981,0.0011168219],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010994205,0.00006817291,0.0003168498,0.0002760539,0.000050583636,0.00019537052,0.00006675735,0.84765327,0.041716196,0.044514228,0.0019535106,0.06307908],"study_design_scores_gemma":[0.000012211387,0.00003249306,0.000045190045,0.00001116833,0.000018819375,0.00007398748,0.000005303952,0.9792324,0.011195775,0.0057451027,0.0036201305,0.0000073746523],"about_ca_topic_score_codex":0.00083350186,"about_ca_topic_score_gemma":0.0018770554,"teacher_disagreement_score":0.0053593116,"about_ca_system_score_codex":0.00036869594,"about_ca_system_score_gemma":0.00045003215,"threshold_uncertainty_score":0.01792872},"labels":[],"label_agreement":null},{"id":"W2137437152","doi":"10.1109/tcad.2010.2043587","title":"Energy Optimization for Many-Core Platforms: Communication and PVT Aware Voltage-Island Formation and Voltage Selection Algorithm","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Selection (genetic algorithm); Core (optical fiber); Voltage; Computer science; Energy (signal processing); Algorithm; Electrical engineering; Telecommunications; Engineering; Mathematics; Artificial intelligence; Statistics","score_opus":0.024776539198103742,"score_gpt":0.22823246854126591,"score_spread":0.20345592934316217,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137437152","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049025357,0.00022493744,0.9468438,0.00018245807,0.000031087267,0.00005652492,0.000025595087,0.00056123536,0.0030490335],"genre_scores_gemma":[0.5620817,0.00014434547,0.43358442,0.00010609216,0.000035290388,0.00020458558,0.000124115,0.00013448551,0.0035850168],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99984527,0.0000396375,0.000006600482,0.000025166742,0.00005940921,0.000024023115],"domain_scores_gemma":[0.9998191,0.00008567087,0.000020953767,0.000018308192,0.000045859942,0.000010117545],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000306803,0.0005310757,0.00058445515,0.00038568967,0.00031376418,0.00033339698,0.0008619094,0.0004722756,0.0012259026],"category_scores_gemma":[0.0005905702,0.00024020001,0.0003858684,0.00036396773,0.00027097474,0.0005027166,0.00046128038,0.00047724682,0.00018427343],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006800929,0.00007961738,0.0006942829,0.000050798546,0.000038289247,0.00005598791,0.00004239729,0.85937476,0.00839697,0.0036613378,0.0014086728,0.12612894],"study_design_scores_gemma":[0.000015125498,0.000020547384,0.00009529208,0.0000015187935,0.000004513377,0.000011325634,0.000007095489,0.9970872,0.0014354597,0.0009629511,0.00035649486,0.0000023759771],"about_ca_topic_score_codex":0.0017780183,"about_ca_topic_score_gemma":0.0032195493,"teacher_disagreement_score":0.0017780183,"about_ca_system_score_codex":0.0004350755,"about_ca_system_score_gemma":0.0007507041,"threshold_uncertainty_score":0.0041009784},"labels":[],"label_agreement":null},{"id":"W2139061105","doi":"10.1109/tcad.2013.2293067","title":"Variation-Aware Geometric Programming Models for the Clock Network Buffer Sizing Problem","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Scheduling and Optimization Algorithms","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Compute Canada; CMC Microsystems","keywords":"Geometric programming; Skew; Mathematical optimization; Sizing; Computer science; Reduction (mathematics); Robustness (evolution); Heuristic; Clock network; Clock skew; Mathematics; Jitter","score_opus":0.0290336320966531,"score_gpt":0.21287268830427608,"score_spread":0.18383905620762298,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139061105","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0059606247,0.00026166037,0.9885557,0.00021322297,0.000037193855,0.000051355473,0.000073109564,0.00012905989,0.0047180178],"genre_scores_gemma":[0.3205881,0.0014201804,0.66832703,0.00034498144,0.00013066974,0.00052185316,0.0003937096,0.00041329212,0.007860237],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99901557,0.0004015376,0.000029145293,0.00015010117,0.0002951711,0.00010836889],"domain_scores_gemma":[0.9987311,0.00084622996,0.0001492512,0.00009342797,0.00014430277,0.000035693804],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014595309,0.002069554,0.0009995427,0.00093996094,0.00043006896,0.0015696281,0.0018362734,0.0012139325,0.0051791104],"category_scores_gemma":[0.0038395552,0.0008014659,0.0015261177,0.0013232473,0.0009447617,0.0018113883,0.0010565963,0.0019494727,0.00078658323],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014570613,0.00001585438,0.00008579131,0.000033095184,0.000008075501,0.000017334676,0.000014751015,0.97390807,0.00036864073,0.016952325,0.00055462343,0.008026956],"study_design_scores_gemma":[0.0000044752514,0.000015035522,0.000021217118,0.000005601111,0.0000042021697,0.000012450309,0.0000060151237,0.9916078,0.00022539405,0.0073007485,0.0007933833,0.0000037938391],"about_ca_topic_score_codex":0.002578373,"about_ca_topic_score_gemma":0.0038225562,"teacher_disagreement_score":0.0051791104,"about_ca_system_score_codex":0.0017078634,"about_ca_system_score_gemma":0.0014754604,"threshold_uncertainty_score":0.017325819},"labels":[],"label_agreement":null},{"id":"W2141261568","doi":"10.1109/tcad.2008.2009158","title":"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":130,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; Computer science; TRACE (psycholinguistics); State (computer science); Background debug mode interface; Embedded system; Software bug; Computer engineering; Algorithm; Software; Programming language; Mathematics","score_opus":0.07637195429485057,"score_gpt":0.2836938625974128,"score_spread":0.20732190830256225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141261568","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0029948207,0.00009029524,0.99429035,0.000041957323,0.000013438544,0.00005433042,0.000025039097,0.002234752,0.00025505852],"genre_scores_gemma":[0.04575704,0.000091377435,0.95267224,0.000043140848,0.000017971814,0.00025401823,0.00021213679,0.0002980431,0.00065395504],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972115,0.00081190193,0.00026826438,0.0004672857,0.0009798508,0.0002610513],"domain_scores_gemma":[0.9942351,0.0029642712,0.00074412464,0.0008906151,0.000987437,0.00017856079],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0025252565,0.0020675273,0.001426768,0.0030699084,0.00089537073,0.001671191,0.0024316136,0.0012505304,0.003960434],"category_scores_gemma":[0.013845055,0.0006504553,0.0008454408,0.001939435,0.0012904481,0.0030043856,0.0025501542,0.0024042341,0.001829716],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00060525275,0.0002365376,0.0021619927,0.00018741934,0.00005256965,0.000105194405,0.0003089426,0.106094845,0.021892907,0.03378257,0.0044120615,0.8301597],"study_design_scores_gemma":[0.0000904426,0.00018228851,0.0005144249,0.000036028592,0.000021885146,0.00011008559,0.00006007334,0.9474491,0.02056726,0.02640734,0.00451457,0.000046565005],"about_ca_topic_score_codex":0.0027652148,"about_ca_topic_score_gemma":0.004055374,"teacher_disagreement_score":0.003960434,"about_ca_system_score_codex":0.0015244589,"about_ca_system_score_gemma":0.0027934904,"threshold_uncertainty_score":0.013354957},"labels":[],"label_agreement":null},{"id":"W2141988600","doi":"10.1109/tcad.2015.2440316","title":"Robust Optimization of Multiple Timing Constraints","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Texas Instruments; Semiconductor Research Corporation","keywords":"Static timing analysis; Computer science; Field-programmable gate array; Electronic circuit; Clock skew; Digital clock manager; Extension (predicate logic); Clock network; Design flow; Computer engineering; Electronic engineering; Clock signal; Computer hardware; Embedded system; Engineering; Electrical engineering","score_opus":0.0778516902545223,"score_gpt":0.22629956962115338,"score_spread":0.1484478793666311,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141988600","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020993069,0.00039455682,0.96821165,0.0002044031,0.00006099565,0.00004819708,0.00013092007,0.00031549524,0.009640758],"genre_scores_gemma":[0.71564716,0.0005485779,0.27224123,0.00019558294,0.000099890276,0.00022995159,0.00026142763,0.0004411276,0.010335031],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992495,0.00017674126,0.00003074603,0.00016454894,0.00026991338,0.00010852915],"domain_scores_gemma":[0.99889994,0.00068002986,0.0001586609,0.00006860043,0.00015169676,0.000041066214],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001135623,0.0014916202,0.001066733,0.0005889003,0.00038351238,0.0012487676,0.000869892,0.0010674151,0.0044758143],"category_scores_gemma":[0.0032268113,0.00071447354,0.00090118224,0.00055077404,0.0008936964,0.0009506245,0.0009246133,0.0012397994,0.0004936765],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031859847,0.000008308649,0.00009136068,0.000051627303,0.000015833102,0.00005551175,0.000012770916,0.9792789,0.0023947984,0.008940327,0.00043743168,0.0086812675],"study_design_scores_gemma":[0.000009781711,0.000031443262,0.00004639631,0.0000074086065,0.000009389072,0.000022658338,0.0000046956893,0.994245,0.0013987136,0.00347377,0.00074463856,0.000006116366],"about_ca_topic_score_codex":0.0020990078,"about_ca_topic_score_gemma":0.002244151,"teacher_disagreement_score":0.0044758143,"about_ca_system_score_codex":0.0010739419,"about_ca_system_score_gemma":0.0013258853,"threshold_uncertainty_score":0.014973044},"labels":[],"label_agreement":null},{"id":"W2143096499","doi":"10.1109/43.905677","title":"Delay and current estimation in a CMOS inverter with an RC load","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Inverter; Capacitance; CMOS; Transistor; Voltage; Electronic engineering; Control theory (sociology); Electrical engineering; Mathematics; Computer science; Physics; Engineering","score_opus":0.022780986716321214,"score_gpt":0.2194090058420123,"score_spread":0.1966280191256911,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143096499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0720019,0.0002460825,0.9234918,0.000049419865,0.000014574656,0.000032515014,0.000091063375,0.001782398,0.0022902675],"genre_scores_gemma":[0.823237,0.0002471962,0.17353351,0.000025533498,0.000018257662,0.000040323204,0.00011332091,0.00010553868,0.002679395],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998348,0.000020341522,0.000008032682,0.000039302755,0.00007963838,0.000017903765],"domain_scores_gemma":[0.99973434,0.000119992925,0.000039405917,0.000029944153,0.000067384884,0.00000893764],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012775308,0.0005258567,0.00038848122,0.00053705694,0.00026152722,0.00044225893,0.00077219296,0.0004323361,0.0016495624],"category_scores_gemma":[0.0010349405,0.00024971037,0.0002557761,0.0004903334,0.00020676068,0.0011590928,0.00028786255,0.00032381012,0.00050170725],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003584692,0.00006902973,0.0026899104,0.00019887008,0.000051536852,0.00030014318,0.00022360633,0.53758675,0.17628953,0.014477597,0.00096182607,0.26679283],"study_design_scores_gemma":[0.0000081343,0.0000629008,0.00036280372,0.0000053509393,0.000013858026,0.000079599646,0.000010503461,0.96936315,0.027003456,0.0017487231,0.0013313148,0.000010196297],"about_ca_topic_score_codex":0.0028010416,"about_ca_topic_score_gemma":0.0032833293,"teacher_disagreement_score":0.0028010416,"about_ca_system_score_codex":0.0010099683,"about_ca_system_score_gemma":0.00045579986,"threshold_uncertainty_score":0.0073279142},"labels":[],"label_agreement":null},{"id":"W2143434775","doi":"10.1109/tcad.2005.852034","title":"Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; Royal Military College of Canada; Concordia University","funders":"","keywords":"Skew; Topology (electrical circuits); Embedding; Algorithm; Computer science; Merge (version control); Clock skew; Mathematics; Parallel computing; Clock signal; Combinatorics","score_opus":0.04773578789033503,"score_gpt":0.25578532864509124,"score_spread":0.2080495407547562,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143434775","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14988483,0.00016239422,0.847278,0.00004795047,0.000016230295,0.000038934413,0.000017456425,0.00093709194,0.0016170442],"genre_scores_gemma":[0.78944594,0.00005440751,0.20950581,0.000036403737,0.000010938852,0.00003534649,0.00003794672,0.000071487724,0.0008018128],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998147,0.000045539713,0.000010105388,0.00004189278,0.00006356529,0.00002425706],"domain_scores_gemma":[0.9995652,0.00016610815,0.000088516696,0.00007372763,0.000082520164,0.000023821174],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031308288,0.0002980775,0.00020402798,0.00040395895,0.00021190477,0.00026521386,0.00068148825,0.00021204138,0.0006610026],"category_scores_gemma":[0.00139369,0.00013883681,0.00014612275,0.00032844802,0.00020089054,0.0004263448,0.0003135163,0.00024356077,0.00015545495],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024591084,0.00009135128,0.0031855626,0.00008156477,0.000032020398,0.00011341506,0.00016680603,0.31626216,0.17847987,0.006628376,0.0011031247,0.4936099],"study_design_scores_gemma":[0.000037479087,0.00021426902,0.0009774244,0.0000053917174,0.000021845475,0.00013499221,0.000023326042,0.9535619,0.041057628,0.0016914726,0.002259737,0.000014550739],"about_ca_topic_score_codex":0.000900418,"about_ca_topic_score_gemma":0.0023298287,"teacher_disagreement_score":0.000900418,"about_ca_system_score_codex":0.00027657475,"about_ca_system_score_gemma":0.00042058603,"threshold_uncertainty_score":0.0022113323},"labels":[],"label_agreement":null},{"id":"W2144057305","doi":"10.1109/tcad.2008.2003291","title":"Early Analysis and Budgeting of Margins and Corners Using Two-Sided Analytical Yield Models","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Process (computing); Path (computing); Chip; Reliability engineering; Engineering; Embedded system; Telecommunications","score_opus":0.05201938884239618,"score_gpt":0.22387667473020964,"score_spread":0.17185728588781346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144057305","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010402275,0.00017209795,0.9872083,0.00003934771,0.000008852175,0.000022639468,0.000048657676,0.00024065381,0.0018572378],"genre_scores_gemma":[0.7119368,0.0009755476,0.28253928,0.000097008866,0.000046893427,0.00017479542,0.00019982221,0.00023583556,0.0037940305],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994573,0.00011280641,0.000028539938,0.0000773539,0.00026258762,0.0000613838],"domain_scores_gemma":[0.9991985,0.00040972908,0.000108261265,0.00014386288,0.00012529982,0.000014358099],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011044424,0.00091282674,0.000552087,0.000709642,0.00026939053,0.00070970797,0.0012479947,0.0006729772,0.0014227484],"category_scores_gemma":[0.0031649843,0.00049737445,0.00079096865,0.0005432752,0.0004639967,0.0011098302,0.00065598293,0.00074610865,0.000327668],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026955526,0.00001185692,0.0005506216,0.00004556945,0.000014313023,0.000059794387,0.000041105362,0.9411429,0.009680231,0.024884017,0.00021383763,0.023328826],"study_design_scores_gemma":[0.0000030306928,0.00002848888,0.00021271227,0.000008925048,0.0000124438175,0.000026329597,0.000005695684,0.987129,0.0053384164,0.0059666648,0.0012611796,0.000007180874],"about_ca_topic_score_codex":0.002804728,"about_ca_topic_score_gemma":0.0032597277,"teacher_disagreement_score":0.002804728,"about_ca_system_score_codex":0.0011253061,"about_ca_system_score_gemma":0.0010860204,"threshold_uncertainty_score":0.008164704},"labels":[],"label_agreement":null},{"id":"W2147083788","doi":"10.1109/tcad.2008.2009166","title":"Deviation-Based LFSR Reseeding for Test-Data Compression","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Metric (unit); Benchmark (surveying); Algorithm; Computer science; Cube (algebra); Mathematics; Data mining; Engineering; Combinatorics","score_opus":0.09581163215904408,"score_gpt":0.2845699873334522,"score_spread":0.1887583551744081,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147083788","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13067435,0.00045497966,0.8632299,0.00018426862,0.000045436722,0.00014711152,0.000140529,0.0029617276,0.0021616924],"genre_scores_gemma":[0.68004787,0.00018856412,0.31773457,0.0001055394,0.000030590796,0.000112539674,0.00045212967,0.00021970723,0.0011085108],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99893004,0.00019098366,0.00010058423,0.000120142024,0.0005996781,0.000058554775],"domain_scores_gemma":[0.99755436,0.0011426419,0.00041988346,0.00042737226,0.0004015503,0.000054178487],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006755862,0.0006185336,0.00043407193,0.0013521018,0.00024120173,0.0004631783,0.00070497044,0.00044316842,0.0013855835],"category_scores_gemma":[0.005243157,0.00015682497,0.00039801517,0.0011106071,0.00042974047,0.0007478391,0.00057311467,0.00051793654,0.00039758382],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00066604844,0.00017434824,0.0033749575,0.00022197085,0.00004989481,0.00041511474,0.0002114222,0.1175967,0.24301165,0.014425392,0.0017203272,0.6181322],"study_design_scores_gemma":[0.000088600726,0.00083016383,0.0019972594,0.000037944163,0.00004111649,0.00082013075,0.00005416844,0.6499799,0.33484244,0.008263755,0.002998103,0.000046462326],"about_ca_topic_score_codex":0.0005225164,"about_ca_topic_score_gemma":0.00079342735,"teacher_disagreement_score":0.0013855835,"about_ca_system_score_codex":0.00054247264,"about_ca_system_score_gemma":0.00048143236,"threshold_uncertainty_score":0.004635215},"labels":[],"label_agreement":null},{"id":"W2150435291","doi":"10.1109/tcad.2009.2026354","title":"Closed-Form Delay and Crosstalk Models for $RLC$ On-Chip Interconnects Using a Matrix Rational Approximation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Spice; RLC circuit; Overshoot (microwave communication); Crosstalk; Interconnection; Approximation error; Elmore delay; Algorithm; Mathematics; Computer science; Electronic engineering; Voltage; Telecommunications; Engineering; Electrical engineering; Delay calculation","score_opus":0.03620615573929071,"score_gpt":0.24867345453028222,"score_spread":0.21246729879099152,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150435291","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0058870027,0.000096942684,0.9914335,0.000043735472,0.000015747788,0.000019153244,0.000022389593,0.00039284525,0.0020887456],"genre_scores_gemma":[0.56699026,0.0006075997,0.42152628,0.0001199055,0.00004306368,0.00018352759,0.00019537305,0.0002858055,0.010048162],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99964666,0.00008946086,0.000012456395,0.000058113448,0.00015834748,0.000034896628],"domain_scores_gemma":[0.9995702,0.000202099,0.00005043266,0.00004561163,0.000120453806,0.000011160876],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00063071336,0.0009738726,0.00051461486,0.00046611569,0.00040897794,0.0008998322,0.0011324622,0.0011826064,0.0019878934],"category_scores_gemma":[0.0015603527,0.00035806216,0.0006553581,0.00048893323,0.0004855803,0.0012271771,0.00033632666,0.0009588466,0.0009367945],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027157175,0.000025278388,0.00018214679,0.00003824214,0.000010815449,0.000049763832,0.00006422702,0.9637832,0.005661246,0.017882906,0.0004276023,0.011847387],"study_design_scores_gemma":[0.0000014982091,0.0000058989754,0.0000114332925,0.0000015659614,0.0000016328006,0.000010621175,0.0000033616284,0.99861205,0.0005140894,0.0005244036,0.00031110033,0.0000024095882],"about_ca_topic_score_codex":0.006349608,"about_ca_topic_score_gemma":0.005976207,"teacher_disagreement_score":0.006349608,"about_ca_system_score_codex":0.0013874948,"about_ca_system_score_gemma":0.00089846906,"threshold_uncertainty_score":0.012625277},"labels":[],"label_agreement":null},{"id":"W2150787480","doi":"10.1109/tcad.2006.882119","title":"Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":127,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Heuristics; Lookup table; Computer science; Heuristic; Field-programmable gate array; Minification; Enhanced Data Rates for GSM Evolution; Parallel computing; Node (physics); Algorithm; Computer hardware; Artificial intelligence","score_opus":0.026212895875709748,"score_gpt":0.20879863204576316,"score_spread":0.18258573617005341,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150787480","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02926999,0.0007766818,0.9628206,0.00007841975,0.0000329822,0.00019498462,0.000114830036,0.0016192466,0.005092331],"genre_scores_gemma":[0.15676808,0.0003974573,0.8405058,0.00007525985,0.000018318377,0.00027553074,0.00022555474,0.00019508747,0.0015390149],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.999551,0.00017045713,0.000026491422,0.00005414252,0.00012547965,0.00007243674],"domain_scores_gemma":[0.998814,0.00083649834,0.00010685032,0.00009952482,0.00011822212,0.000024945139],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00068862084,0.0010269299,0.0006552216,0.0011990863,0.0004891143,0.0007201346,0.0011599023,0.0005455727,0.0038384956],"category_scores_gemma":[0.0020833365,0.00057492615,0.0005999351,0.0009810855,0.00040059062,0.00084147725,0.000601893,0.0005027793,0.0007690393],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017169381,0.00012999047,0.00095554127,0.00040941584,0.0000708337,0.00014766968,0.0001569702,0.6462622,0.009476564,0.016248941,0.0037249434,0.32224518],"study_design_scores_gemma":[0.00008393132,0.00016577184,0.0004232264,0.000051176296,0.000054655164,0.0001284489,0.00008561855,0.96886516,0.008967756,0.015767572,0.005381626,0.000025042773],"about_ca_topic_score_codex":0.0022463698,"about_ca_topic_score_gemma":0.0045184386,"teacher_disagreement_score":0.0038384956,"about_ca_system_score_codex":0.00087157375,"about_ca_system_score_gemma":0.0013939562,"threshold_uncertainty_score":0.012841105},"labels":[],"label_agreement":null},{"id":"W2151337961","doi":"10.1109/43.924826","title":"Low-power system-level design of VLSI packet switching fabrics","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Network packet; Computer science; Dissipation; Design space exploration; Power (physics); Embedded system; Computer network","score_opus":0.049613209952123476,"score_gpt":0.23473861444885805,"score_spread":0.18512540449673456,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151337961","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08947079,0.00034826214,0.8993003,0.00024153337,0.000035170648,0.00014936517,0.00014088934,0.00066783,0.009645981],"genre_scores_gemma":[0.8757663,0.00038155232,0.12078734,0.00010032562,0.00003124597,0.0002350669,0.0002177973,0.00013196675,0.0023484968],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99935967,0.00018836425,0.00003109236,0.0000694434,0.00023005322,0.00012137946],"domain_scores_gemma":[0.9996563,0.0001342306,0.000053405114,0.000048054222,0.0000903886,0.000017669461],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00063932,0.0005477429,0.00049120025,0.0003371893,0.00034488953,0.0011526457,0.0009520457,0.00039117679,0.0018494512],"category_scores_gemma":[0.0011596517,0.00031930738,0.0005316606,0.0002978849,0.0004334577,0.00058516726,0.0003828061,0.00059835333,0.00029884293],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035549263,0.000034636,0.0004558338,0.000101959035,0.000024421955,0.00005580414,0.000036957204,0.94758093,0.01309122,0.017389666,0.00044547895,0.020747578],"study_design_scores_gemma":[0.000009217679,0.000041796175,0.00012365257,0.0000044939234,0.000011443047,0.000013345171,0.00000799579,0.9922386,0.0033652107,0.0032279796,0.00095287093,0.0000034357402],"about_ca_topic_score_codex":0.0014812787,"about_ca_topic_score_gemma":0.0025198932,"teacher_disagreement_score":0.0018494512,"about_ca_system_score_codex":0.0009980834,"about_ca_system_score_gemma":0.001587674,"threshold_uncertainty_score":0.0072416067},"labels":[],"label_agreement":null},{"id":"W2151638498","doi":"10.1109/tcad.2010.2043593","title":"IR-Drop Management in FPGAs","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power network design; Field-programmable gate array; Routing (electronic design automation); Computer science; Voltage drop; Reduction (mathematics); Grid; CAD; Drop (telecommunication); Voltage; Electronic engineering; Embedded system; Electrical engineering; Engineering; Mathematics; Telecommunications","score_opus":0.016445714912362734,"score_gpt":0.20627998369265685,"score_spread":0.1898342687802941,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151638498","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30372608,0.0024894685,0.6720176,0.00037957382,0.00031960974,0.00012687751,0.000112711234,0.0031557651,0.017672323],"genre_scores_gemma":[0.94089144,0.0005184693,0.05407987,0.00015716052,0.00008115083,0.000024828112,0.000085745465,0.00010471964,0.0040564463],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995846,0.000044826706,0.000021784957,0.00006595153,0.00022116512,0.0000616269],"domain_scores_gemma":[0.9995721,0.00014301721,0.0000827245,0.00007345526,0.000113317976,0.000015443471],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025348293,0.00042149596,0.00030092805,0.0005288941,0.0003790243,0.0006074665,0.0010904954,0.0002718888,0.0018592098],"category_scores_gemma":[0.00086076325,0.00016299778,0.000215104,0.0002914373,0.00024385772,0.0005808311,0.0003787704,0.0003556013,0.0003014087],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00072773045,0.00016798181,0.0040521277,0.00046194936,0.00009133744,0.0013132025,0.00022552401,0.15712623,0.34512165,0.008530283,0.004528145,0.4776537],"study_design_scores_gemma":[0.00010025278,0.0010393028,0.0033420702,0.00006606882,0.000102276994,0.0012184959,0.00009271495,0.559358,0.4116204,0.0038643132,0.019152395,0.000043727785],"about_ca_topic_score_codex":0.00087162555,"about_ca_topic_score_gemma":0.0013118197,"teacher_disagreement_score":0.0018592098,"about_ca_system_score_codex":0.0006250902,"about_ca_system_score_gemma":0.00024893731,"threshold_uncertainty_score":0.006219685},"labels":[],"label_agreement":null},{"id":"W2151884108","doi":"10.1109/tcad.2010.2049150","title":"Validating Assertion Language Rewrite Rules and Semantics With Automated Theorem Provers","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; McGill University","funders":"Buddhist Tzu Chi Medical Foundation; École de technologie supérieure","keywords":"Assertion; Programming language; Computer science; Mathematical proof; Correctness; Semantics (computer science); Automated theorem proving; Syntax; Notation; Operational semantics; Artificial intelligence; Mathematics; Arithmetic","score_opus":0.02350517213242489,"score_gpt":0.2601432923140669,"score_spread":0.23663812018164201,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151884108","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014191611,0.00021972705,0.9703078,0.00055614515,0.00023684614,0.0003164721,0.00052014424,0.010184906,0.0034663405],"genre_scores_gemma":[0.19431522,0.0005867971,0.79623973,0.0004629892,0.00022893121,0.00058058684,0.0018963775,0.0025601296,0.003129222],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.95779234,0.019629974,0.0037967223,0.003143689,0.01422854,0.001408745],"domain_scores_gemma":[0.9002696,0.06589885,0.003794837,0.01806244,0.011607905,0.00036628902],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.027066553,0.0011172864,0.0013803225,0.0031669752,0.0015494839,0.006846322,0.0052874577,0.002204109,0.008090756],"category_scores_gemma":[0.11587384,0.0017536619,0.0032811128,0.001290453,0.003703753,0.0071482826,0.0033096797,0.0035354428,0.003779688],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005744392,0.0006957681,0.003460519,0.0020114018,0.00051569723,0.0017255452,0.0027096907,0.07964641,0.042289473,0.6268454,0.017674815,0.22185075],"study_design_scores_gemma":[0.0008524889,0.00047897198,0.0008977857,0.00056995475,0.000400928,0.0009950241,0.00070666097,0.453254,0.18027857,0.30053478,0.06077877,0.0002520694],"about_ca_topic_score_codex":0.00249588,"about_ca_topic_score_gemma":0.0021936826,"teacher_disagreement_score":0.027066553,"about_ca_system_score_codex":0.0021464813,"about_ca_system_score_gemma":0.005892982,"threshold_uncertainty_score":0.14314336},"labels":[],"label_agreement":null},{"id":"W2153245554","doi":"10.1109/tcad.2005.852040","title":"Calligrapher: a new layout-migration engine for hard intellectual property libraries","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Datapath; Standard cell; Metric (unit); Solver; Process (computing); Constraint (computer-aided design); Page layout; Computer engineering; Parallel computing; Integrated circuit; Programming language; Mathematics; Operating system; Engineering","score_opus":0.039085538524315996,"score_gpt":0.21243984616758857,"score_spread":0.1733543076432726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153245554","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01803508,0.00027076754,0.9457313,0.00014956084,0.00006206114,0.00016384946,0.00022670126,0.029231172,0.006129583],"genre_scores_gemma":[0.11425687,0.00025282762,0.87547064,0.00017763996,0.000020395511,0.00021801861,0.00075030676,0.0014001089,0.007453257],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99966645,0.000045461067,0.000021199607,0.000053583444,0.00017387283,0.000039486637],"domain_scores_gemma":[0.9997613,0.000064593514,0.00003911284,0.00006876114,0.00004539861,0.00002086838],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032496426,0.000811049,0.00042760797,0.0006494924,0.00036664095,0.00084036874,0.0017023302,0.00065932993,0.004057616],"category_scores_gemma":[0.00088721217,0.0003343162,0.0004976122,0.0006384553,0.00044873374,0.0012121779,0.0009009878,0.0011498935,0.0011665768],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034844552,0.00021066653,0.0014516513,0.0004262844,0.00007678839,0.00029825306,0.00021396058,0.20718312,0.10630927,0.03398917,0.027013661,0.62247866],"study_design_scores_gemma":[0.00008019791,0.00013124934,0.00053101167,0.000026430582,0.000029401208,0.00019576174,0.00003651475,0.87296295,0.07138452,0.0074695214,0.047110118,0.000042383388],"about_ca_topic_score_codex":0.002472182,"about_ca_topic_score_gemma":0.005487624,"teacher_disagreement_score":0.004057616,"about_ca_system_score_codex":0.0006486653,"about_ca_system_score_gemma":0.0012026076,"threshold_uncertainty_score":0.013574064},"labels":[],"label_agreement":null},{"id":"W2155470237","doi":"10.1109/tcad.2008.927673","title":"Input Vector Reordering for Leakage Power Reduction in FPGAs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Subthreshold conduction; Leakage (economics); Field-programmable gate array; Multiplexer; CMOS; Computer science; Electronic engineering; Transistor; Embedded system; Voltage; Electrical engineering; Engineering; Multiplexing","score_opus":0.028882713934343548,"score_gpt":0.21100763370011014,"score_spread":0.18212491976576659,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155470237","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17228627,0.0013257926,0.8165313,0.00014893348,0.00010344369,0.000102193604,0.00013643164,0.0029745991,0.006391037],"genre_scores_gemma":[0.6963544,0.0006529495,0.2967018,0.00012182601,0.000044674798,0.000055879085,0.0003147832,0.00021549975,0.005538272],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998517,0.00002824221,0.000015463194,0.000029281004,0.00005427903,0.00002100591],"domain_scores_gemma":[0.99981636,0.00005410816,0.00003622593,0.000044864384,0.000042523036,0.0000059097406],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011567465,0.0005801614,0.0002884348,0.0005170679,0.00029816644,0.00040976817,0.00050042744,0.00013179982,0.0024665804],"category_scores_gemma":[0.00040849188,0.00018398972,0.0002319134,0.00046357696,0.00016920459,0.00054770947,0.00018426449,0.00025392824,0.00038763258],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030516105,0.00007549284,0.0009297098,0.00020110335,0.000036932008,0.00018334099,0.00009113386,0.047256015,0.23064934,0.008441761,0.0017448592,0.7100851],"study_design_scores_gemma":[0.00006841186,0.00074727804,0.0026467307,0.000060966187,0.00010753893,0.0007319443,0.00008883871,0.37486422,0.5873662,0.010489268,0.022777585,0.00005095116],"about_ca_topic_score_codex":0.0006585098,"about_ca_topic_score_gemma":0.002033403,"teacher_disagreement_score":0.0024665804,"about_ca_system_score_codex":0.0002651269,"about_ca_system_score_gemma":0.00034102137,"threshold_uncertainty_score":0.008251548},"labels":[],"label_agreement":null},{"id":"W2155893249","doi":"10.1109/43.905679","title":"A 3D thermal simulation tool for integrated devices-Atar","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Thermal properties of materials","field":"Materials Science","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta; Carleton University","funders":"","keywords":"Computer science; Transient (computer programming); Solver; Simulation; Capacitance; Nonlinear system; Transistor; Thermal resistance; Semiconductor device; Electronic engineering; Heat transfer; Materials science; Electrical engineering; Mechanics; Engineering; Voltage; Physics","score_opus":0.05184015379281584,"score_gpt":0.25678599396749346,"score_spread":0.20494584017467762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155893249","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004815192,0.0002543389,0.95398664,0.00017235134,0.00011176507,0.00022604462,0.0026628724,0.024512494,0.013258288],"genre_scores_gemma":[0.104787365,0.0009856637,0.8566418,0.00033546536,0.00006172254,0.0030800404,0.007824292,0.008936752,0.017346792],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995511,0.00009527508,0.00003482033,0.000041428,0.000241568,0.00003583862],"domain_scores_gemma":[0.99945515,0.00027185262,0.000031641575,0.00008654842,0.00012560637,0.000029137658],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008283636,0.0012100276,0.0010749323,0.0006359869,0.0006952,0.001125132,0.0024196783,0.0016810489,0.02482263],"category_scores_gemma":[0.0015388166,0.0010830857,0.001645965,0.00061345584,0.00039976265,0.0009586493,0.001311674,0.001877967,0.0051109283],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015777614,0.00011635658,0.00089692394,0.00066085847,0.0001556318,0.000280184,0.00029728765,0.8424027,0.018489642,0.03463073,0.031318665,0.07059319],"study_design_scores_gemma":[0.00007109756,0.000029736171,0.00012992624,0.00003642414,0.000020821013,0.00008100616,0.000013491527,0.93267596,0.004624759,0.0051413537,0.057146102,0.000029280154],"about_ca_topic_score_codex":0.004055821,"about_ca_topic_score_gemma":0.0046662916,"teacher_disagreement_score":0.02482263,"about_ca_system_score_codex":0.0007787491,"about_ca_system_score_gemma":0.0012030166,"threshold_uncertainty_score":0.08303994},"labels":[],"label_agreement":null},{"id":"W2156662737","doi":"10.1109/tcad.2010.2090065","title":"Transient Simulation of Distributed Networks Using Delay Extraction Based Numerical Convolution","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Lightning and Electromagnetic Phenomena","field":"Physics and Astronomy","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Convolution (computer science); Transient (computer programming); Frequency domain; Computer science; Algorithm; Time domain; Nonlinear system; Fourier transform; Fast Fourier transform; Overlap–add method; Piecewise linear function; Piecewise; Computer simulation; Inverse; Mathematics; Mathematical analysis; Fourier analysis; Simulation; Geometry; Physics; Artificial intelligence","score_opus":0.04357824447982828,"score_gpt":0.24258265198486662,"score_spread":0.19900440750503834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156662737","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05529354,0.00004328282,0.9414863,0.00005403922,0.000015311902,0.000022453762,0.000020711943,0.0004330543,0.0026311788],"genre_scores_gemma":[0.8437975,0.00007818621,0.15406899,0.000026306527,0.000009991537,0.000069767106,0.00004233454,0.000056574823,0.0018503421],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998591,0.00003486409,0.000007938572,0.000017678913,0.0000653913,0.000014898045],"domain_scores_gemma":[0.99953246,0.000286852,0.000044791163,0.000062209925,0.00005511667,0.000018512143],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033325684,0.00030163725,0.00033368604,0.00029034904,0.00027058646,0.00042293745,0.0005136805,0.00060932385,0.0010454392],"category_scores_gemma":[0.0013576535,0.00019033872,0.00031233905,0.00029576078,0.00049176073,0.00074806466,0.00047428085,0.00041177782,0.0001581312],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006244018,0.000023465498,0.000444008,0.000021065453,0.000008837045,0.00006855195,0.000072822586,0.96616155,0.011747104,0.008899105,0.000111003166,0.012380005],"study_design_scores_gemma":[0.000002073021,0.000004980788,0.00001898238,8.584059e-7,7.466713e-7,0.0000074107297,0.000002202525,0.9981806,0.0012088649,0.00045481138,0.00011733096,0.0000011904438],"about_ca_topic_score_codex":0.0018052532,"about_ca_topic_score_gemma":0.0011256905,"teacher_disagreement_score":0.0018052532,"about_ca_system_score_codex":0.0005953645,"about_ca_system_score_gemma":0.00038014102,"threshold_uncertainty_score":0.004319668},"labels":[],"label_agreement":null},{"id":"W2157235056","doi":"10.1109/tcad.2005.857314","title":"An approach for the formal verification of DSP designs using Theorem proving","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"HOL; Computer science; Netlist; Digital signal processing; Formal verification; Automated theorem proving; Formal equivalence checking; Intelligent verification; Abstraction; Theoretical computer science; Programming language; Computer engineering; Embedded system; Computer hardware; Software development; Software","score_opus":0.06329172596101273,"score_gpt":0.26652986512947074,"score_spread":0.203238139168458,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157235056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00031895284,0.000084213825,0.99845374,0.0001132279,0.000025859053,0.000038466398,0.000016821754,0.0002767904,0.0006719692],"genre_scores_gemma":[0.0229175,0.0005060313,0.97510487,0.00017218424,0.0000701038,0.00022655047,0.00009399121,0.000117587326,0.0007910839],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99186534,0.003061181,0.0008360411,0.0008182817,0.003073326,0.00034582187],"domain_scores_gemma":[0.98996884,0.00639818,0.00046879062,0.0021984715,0.00084642955,0.000119366436],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.010719693,0.0013585007,0.0009380629,0.0019081498,0.00149629,0.0034548286,0.0040120287,0.0017326262,0.0043174047],"category_scores_gemma":[0.014200381,0.0011687145,0.0037293066,0.0010120859,0.0054271235,0.005433742,0.0031020155,0.004649762,0.0014155357],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059507198,0.00010692423,0.00023311099,0.0007369809,0.000094514864,0.00031251583,0.0006182284,0.032874502,0.009215922,0.8718153,0.0019469707,0.081985444],"study_design_scores_gemma":[0.00017516213,0.00030223263,0.00016741878,0.0005060018,0.00017004924,0.00063323195,0.00013483739,0.15995225,0.024630835,0.72308856,0.0901218,0.000117700176],"about_ca_topic_score_codex":0.0015363628,"about_ca_topic_score_gemma":0.0011945746,"teacher_disagreement_score":0.010719693,"about_ca_system_score_codex":0.0017474174,"about_ca_system_score_gemma":0.0043158885,"threshold_uncertainty_score":0.056691825},"labels":[],"label_agreement":null},{"id":"W2157855196","doi":"10.1109/tcad.2006.887921","title":"Exploration and Customization of FPGA-Based Soft Processors","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Microarchitecture; Personalization; Embedded system; Computer architecture; Set (abstract data type); Implementation; Scheme (mathematics); Processor design; Nios II; Parallel computing","score_opus":0.04017209727223339,"score_gpt":0.2543962330251981,"score_spread":0.2142241357529647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157855196","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.77725345,0.00044025577,0.20899218,0.00020094536,0.000036984246,0.00008559348,0.00007816807,0.001372245,0.01154016],"genre_scores_gemma":[0.94141996,0.00013927526,0.056969214,0.00004872846,0.0000078408375,0.0000360367,0.00004866586,0.00009101279,0.001239352],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996753,0.00007288003,0.00002164602,0.00005027545,0.00013389319,0.00004588804],"domain_scores_gemma":[0.9991947,0.00034160636,0.00015865717,0.00017574363,0.000102013466,0.000027342938],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029904387,0.00036765984,0.00016979678,0.00045340956,0.0001659076,0.00045118565,0.000582423,0.00019439378,0.0014077217],"category_scores_gemma":[0.0015614756,0.00023355302,0.00016609103,0.0002826365,0.00021319489,0.0005580053,0.0003521857,0.00031735082,0.00021351264],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000366567,0.00013037295,0.0072836704,0.00022954088,0.000044358203,0.00052201055,0.00017430354,0.36104023,0.29824883,0.011299729,0.001209813,0.3194506],"study_design_scores_gemma":[0.00005135011,0.00052709994,0.004653566,0.00003725781,0.000056011577,0.0003824522,0.000121010045,0.7935232,0.18680373,0.006773731,0.0070405607,0.0000299893],"about_ca_topic_score_codex":0.00032053166,"about_ca_topic_score_gemma":0.0008358788,"teacher_disagreement_score":0.0014077217,"about_ca_system_score_codex":0.00026653276,"about_ca_system_score_gemma":0.00032703197,"threshold_uncertainty_score":0.004709244},"labels":[],"label_agreement":null},{"id":"W2158332635","doi":"10.1109/tcad.2010.2046810","title":"Sensitivity Analysis of Lossy Multiconductor Transmission Lines Based on the Passive Method of Characteristics Macromodel","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Lightning and Electromagnetic Phenomena","field":"Physics and Astronomy","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Lossy compression; Sensitivity (control systems); Computer science; Nonlinear system; Electronic engineering; Electric power transmission; Frequency domain; Transmission (telecommunications); Time domain; Feature (linguistics); Algorithm; Engineering; Telecommunications; Electrical engineering; Artificial intelligence; Physics","score_opus":0.021650165707669738,"score_gpt":0.24525474728007046,"score_spread":0.22360458157240073,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158332635","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01983295,0.000093879426,0.9781115,0.000045782246,0.000009238655,0.000031695807,0.000028162298,0.00022163514,0.0016251215],"genre_scores_gemma":[0.87992406,0.00036645704,0.115944944,0.00005396562,0.000027586822,0.00018536404,0.000103204875,0.00017025995,0.0032242453],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995646,0.00016977415,0.00000972161,0.00005647135,0.00017709636,0.000022331304],"domain_scores_gemma":[0.9989046,0.0008364194,0.00009511698,0.000066217384,0.00008533219,0.000012255352],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00071831414,0.0008715758,0.0004062486,0.00049663516,0.00022484193,0.00046846736,0.00052496,0.0005202385,0.0011879948],"category_scores_gemma":[0.0024640665,0.0003658168,0.0004282911,0.00025327707,0.00044940753,0.00081542623,0.00049719075,0.0005044737,0.00015772144],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000041257692,0.000021690515,0.0002806556,0.00007653529,0.000032652526,0.00008271689,0.000053505242,0.9454264,0.022230273,0.016733294,0.00018081094,0.014840204],"study_design_scores_gemma":[0.0000027300755,0.0000165792,0.00008366537,0.0000033541587,0.0000042733004,0.000018321496,0.0000029083546,0.9940335,0.002889375,0.0025710054,0.0003696656,0.0000045498937],"about_ca_topic_score_codex":0.000768077,"about_ca_topic_score_gemma":0.0006408005,"teacher_disagreement_score":0.0011879948,"about_ca_system_score_codex":0.0006848198,"about_ca_system_score_gemma":0.00040977972,"threshold_uncertainty_score":0.004968703},"labels":[],"label_agreement":null},{"id":"W2158923166","doi":"10.1109/tcad.2002.807889","title":"Testing asics with multiple identical cores","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Application-specific integrated circuit; Testability; Design for testing; Automatic test pattern generation; Test compression; Volume (thermodynamics); Test (biology); Computer science; Integrated circuit; Test data; Embedded system; Computer hardware; Reliability engineering; Electronic circuit; Engineering; Electrical engineering","score_opus":0.0522484813425532,"score_gpt":0.2319286910252436,"score_spread":0.1796802096826904,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158923166","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6984292,0.0002791016,0.2972748,0.00012616115,0.00006553642,0.000120192344,0.00006125777,0.000560323,0.0030833217],"genre_scores_gemma":[0.936758,0.000084449064,0.061897483,0.00006244772,0.00002130825,0.000055571294,0.00007719725,0.000021755222,0.0010217982],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988563,0.00028621298,0.00008788064,0.00023639259,0.00042276908,0.00011039492],"domain_scores_gemma":[0.997771,0.00091998285,0.00043101827,0.00039675354,0.00040911915,0.000072022485],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005951974,0.0006144233,0.00040550245,0.00048923324,0.00022263976,0.0005125927,0.0012983017,0.0006206255,0.0010049102],"category_scores_gemma":[0.002143192,0.0001640978,0.00037282123,0.0003689004,0.00047791717,0.0008585774,0.00034690072,0.00033053002,0.00014132333],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001246855,0.0004423479,0.010109154,0.0004359495,0.00019204163,0.0011593627,0.00015037367,0.09642745,0.6123801,0.015188151,0.0009777021,0.26129043],"study_design_scores_gemma":[0.00021956206,0.0036911934,0.0039918055,0.000032775624,0.00013542394,0.0016951894,0.00009513826,0.46492592,0.51521426,0.0058459975,0.004126506,0.0000262224],"about_ca_topic_score_codex":0.00062119536,"about_ca_topic_score_gemma":0.00082503265,"teacher_disagreement_score":0.0012983017,"about_ca_system_score_codex":0.0004799462,"about_ca_system_score_gemma":0.00047168866,"threshold_uncertainty_score":0.0034822822},"labels":[],"label_agreement":null},{"id":"W2161942462","doi":"10.1109/tcad.2008.915545","title":"Scalable Synthesis and Clustering Techniques Using Decision Diagrams","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Speedup; Binary decision diagram; Computer science; Scalability; Field-programmable gate array; Cluster analysis; Leverage (statistics); Logic synthesis; Electronic design automation; Parallel computing; Reduction (mathematics); Data-flow analysis; Design flow; Theoretical computer science; Algorithm; Data flow diagram; Logic gate; Mathematics; Computer hardware; Embedded system","score_opus":0.03977928161711857,"score_gpt":0.22769522824453112,"score_spread":0.18791594662741254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161942462","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004369265,0.00020235352,0.99288803,0.00004967112,0.000017463246,0.000054943706,0.000049757884,0.00079189066,0.0015767073],"genre_scores_gemma":[0.08975969,0.0003662856,0.9077392,0.00004708008,0.00001956451,0.00012679925,0.00027723648,0.00013870596,0.0015253162],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99914443,0.00016008802,0.000065028136,0.0001901756,0.00037707598,0.00006310045],"domain_scores_gemma":[0.99926156,0.00039179006,0.000061968494,0.00014123353,0.00012433933,0.000019137373],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007245361,0.0009333698,0.0006815435,0.0014393239,0.00049927155,0.00089652237,0.0008956276,0.00051657454,0.004817814],"category_scores_gemma":[0.0015804281,0.0005865853,0.00093430316,0.0010160839,0.0005294835,0.0010993959,0.0008276666,0.0008292162,0.00086941506],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011342763,0.00006206684,0.000435151,0.00043023127,0.00008193746,0.00014194485,0.0001265852,0.42470735,0.04639115,0.06865758,0.0028758643,0.4559768],"study_design_scores_gemma":[0.00008424383,0.00007839078,0.0001679577,0.000042736858,0.000045925877,0.000115344854,0.00003606297,0.91574913,0.030777767,0.03886365,0.014018224,0.000020656755],"about_ca_topic_score_codex":0.002174186,"about_ca_topic_score_gemma":0.0034874852,"teacher_disagreement_score":0.004817814,"about_ca_system_score_codex":0.00092901126,"about_ca_system_score_gemma":0.0011829039,"threshold_uncertainty_score":0.016117215},"labels":[],"label_agreement":null},{"id":"W2162203172","doi":"10.1109/tcad.2007.895791","title":"Test and Measurement of Analog and RF Cores in Mixed-Signal SoC Environment","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Chip; Waveform; Bandwidth (computing); Electronic engineering; Amplifier; CMOS; Sampling (signal processing); System on a chip; Test method; Engineering; Computer science; Electrical engineering; Voltage; Telecommunications; Detector; Embedded system","score_opus":0.042336293711384615,"score_gpt":0.22148011225798325,"score_spread":0.17914381854659864,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162203172","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.65586656,0.0003784837,0.33824313,0.00006581685,0.00007532185,0.00016331124,0.00017623717,0.0015465987,0.0034845846],"genre_scores_gemma":[0.9293643,0.00008523673,0.06912677,0.000070770824,0.000015414895,0.00007155454,0.00012496494,0.000060366838,0.0010805079],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992048,0.00018804001,0.000047482972,0.00009432154,0.00039955645,0.0000658262],"domain_scores_gemma":[0.9986191,0.00038905957,0.00020726862,0.00015071606,0.00054711325,0.00008676085],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004758371,0.0004613802,0.00027201246,0.0004212981,0.00012162942,0.00036371715,0.00044527146,0.00034798085,0.00082955323],"category_scores_gemma":[0.0016056914,0.0001495726,0.0001322953,0.0002241948,0.00020068034,0.00056784746,0.0003554403,0.00016509094,0.00024863775],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071102567,0.000161199,0.011913328,0.0002968893,0.000064849024,0.00052119064,0.00023206258,0.008750959,0.8547022,0.0013332723,0.0004283002,0.120884866],"study_design_scores_gemma":[0.000059745278,0.0035693164,0.013118447,0.00002570078,0.000077039316,0.0013667558,0.000121019104,0.10450177,0.87169963,0.0004218885,0.0050042644,0.000034529934],"about_ca_topic_score_codex":0.00025654008,"about_ca_topic_score_gemma":0.0006492711,"teacher_disagreement_score":0.00082955323,"about_ca_system_score_codex":0.0002192465,"about_ca_system_score_gemma":0.0002342008,"threshold_uncertainty_score":0.0027751327},"labels":[],"label_agreement":null},{"id":"W2164900024","doi":"10.1109/tcad.2005.852438","title":"PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Princeton University","keywords":"Interconnection; Computer science; Router; Power (physics); Power budget; Spare part; Distributed computing; Distributed power; Computer network; Electric power system; Engineering","score_opus":0.022843212074690724,"score_gpt":0.23711593741676754,"score_spread":0.2142727253420768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164900024","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024527114,0.0003401401,0.96802384,0.00021239638,0.00010002638,0.00017296727,0.000093909475,0.00405722,0.0024723345],"genre_scores_gemma":[0.6841372,0.00028940727,0.30903852,0.00029654667,0.00013334697,0.00048499607,0.00025106352,0.00055590656,0.004813022],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988863,0.0002212179,0.00008691509,0.000305514,0.0003469324,0.00015311645],"domain_scores_gemma":[0.99755543,0.0007016031,0.00029391726,0.00096901314,0.00029416516,0.0001858145],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018326263,0.0011115533,0.0011513601,0.0009691986,0.0013700951,0.0012637773,0.0036159772,0.0007894221,0.0041151517],"category_scores_gemma":[0.0044524996,0.000561142,0.00034762142,0.0008229476,0.0010486055,0.002638509,0.003238956,0.0013089604,0.00067165826],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013652691,0.00040417438,0.0014935868,0.00029112893,0.000106845306,0.0003242832,0.00047246055,0.36947644,0.06640123,0.036166035,0.016968977,0.50652957],"study_design_scores_gemma":[0.00021464133,0.0001926638,0.00021087717,0.000012208924,0.000029813033,0.00011522192,0.000038882816,0.956351,0.017530223,0.016509674,0.008754886,0.000039902996],"about_ca_topic_score_codex":0.0012172909,"about_ca_topic_score_gemma":0.0034705456,"teacher_disagreement_score":0.0041151517,"about_ca_system_score_codex":0.001223827,"about_ca_system_score_gemma":0.0011985422,"threshold_uncertainty_score":0.013766587},"labels":[],"label_agreement":null},{"id":"W2165203480","doi":"10.1109/43.851996","title":"Analytical models for RTL power estimation of combinational and sequential circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Combinational logic; Benchmark (surveying); Sequential logic; Algorithm; Computer science; Quadratic equation; Power (physics); Electronic circuit; Logic gate; Mathematics; Electronic engineering; Engineering; Electrical engineering","score_opus":0.028828533259097282,"score_gpt":0.22903290346106012,"score_spread":0.20020437020196283,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165203480","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008573979,0.00022078118,0.9880447,0.00008317185,0.000012419587,0.00003321353,0.000102748796,0.00081933447,0.002109746],"genre_scores_gemma":[0.77812374,0.0011087024,0.20859843,0.00015791369,0.00007271505,0.0004183313,0.00049097615,0.0005707924,0.010458447],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99959594,0.00006539848,0.000020651956,0.000070659895,0.00020640231,0.000040975465],"domain_scores_gemma":[0.99923337,0.0003659415,0.00013020245,0.0001055158,0.00015412031,0.0000108653585],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004315624,0.00089558156,0.000559815,0.00080829265,0.0002876623,0.0007200419,0.0017077592,0.0008413867,0.0035639072],"category_scores_gemma":[0.0028797346,0.0007084409,0.00079575984,0.0007043006,0.00039311044,0.0018718481,0.00033314628,0.0009274243,0.0014398311],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001642569,0.000019548208,0.00020429581,0.000060711543,0.000017104303,0.000032705415,0.00004924745,0.96881247,0.007063649,0.00582458,0.00038031864,0.017519059],"study_design_scores_gemma":[0.0000012755702,0.000007591993,0.000036463847,0.0000029208395,0.0000033715105,0.000011563332,0.0000023502485,0.99701905,0.0010647486,0.0013164842,0.00053175323,0.0000024783972],"about_ca_topic_score_codex":0.0028238534,"about_ca_topic_score_gemma":0.0036826443,"teacher_disagreement_score":0.0035639072,"about_ca_system_score_codex":0.0010554101,"about_ca_system_score_gemma":0.0006308745,"threshold_uncertainty_score":0.011922479},"labels":[],"label_agreement":null},{"id":"W2166075056","doi":"10.1109/tcad.2005.844092","title":"Context sensitive symbolic pointer analysis","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Pointer analysis; Computer science; Pointer (user interface); Compile time; Binary decision diagram; Theoretical computer science; Compiler; Abstract interpretation; Generality; Algorithm; Programming language; Static analysis; Artificial intelligence","score_opus":0.02657423014802609,"score_gpt":0.24268842373627283,"score_spread":0.21611419358824674,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166075056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014315638,0.00031368685,0.9775839,0.00018782723,0.000054125147,0.000040799892,0.000102199294,0.0031650115,0.00423695],"genre_scores_gemma":[0.5134419,0.00082469074,0.47618896,0.00040935364,0.00011978616,0.00020629648,0.00034381732,0.00065757474,0.0078076245],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99863595,0.00027716742,0.00006246859,0.00019993095,0.0006452349,0.00017924448],"domain_scores_gemma":[0.99800664,0.00088488957,0.0001855882,0.0005677683,0.00030854545,0.000046636378],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006784917,0.00073084247,0.00062271435,0.0017093307,0.000690425,0.0014385318,0.0019265127,0.00076695834,0.005351595],"category_scores_gemma":[0.004715707,0.0003562436,0.0007459888,0.0019280583,0.0016387814,0.0027483003,0.0020078602,0.0017836443,0.0010373124],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027569354,0.000067856345,0.0013873143,0.00032740866,0.00004662933,0.00022740423,0.00027542442,0.107197605,0.035893243,0.5019257,0.005030014,0.34734574],"study_design_scores_gemma":[0.00004183936,0.00008255408,0.00040380386,0.00005758868,0.00005625496,0.00014346247,0.00006383532,0.6278342,0.035722114,0.32381132,0.011730407,0.00005251346],"about_ca_topic_score_codex":0.0030412916,"about_ca_topic_score_gemma":0.0027105208,"teacher_disagreement_score":0.005351595,"about_ca_system_score_codex":0.0013878451,"about_ca_system_score_gemma":0.0023668073,"threshold_uncertainty_score":0.01790291},"labels":[],"label_agreement":null},{"id":"W2166163625","doi":"10.1109/tcad.2004.829797","title":"Scan Architecture With Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":194,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Engineering and Physical Sciences Research Council","keywords":"Reduction (mathematics); Architecture; Power (physics); Computer science; History; Mathematics; Physics; Geometry","score_opus":0.021146672964793136,"score_gpt":0.21950877927494936,"score_spread":0.19836210631015622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166163625","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38762763,0.0008033211,0.5938424,0.00031067815,0.00004457852,0.00017254303,0.00018811352,0.0036359509,0.013374823],"genre_scores_gemma":[0.863816,0.0002708862,0.13005376,0.00014083485,0.000029152186,0.00014363283,0.00026076575,0.00013680835,0.0051481677],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997223,0.0000698691,0.000024342227,0.000042432184,0.00010190831,0.000039214963],"domain_scores_gemma":[0.99938715,0.00019856502,0.00010405288,0.00012967335,0.00015667094,0.000023985218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019376277,0.0003528168,0.0002145755,0.0005821569,0.00021482074,0.00028027323,0.00087165384,0.0003712833,0.0034690748],"category_scores_gemma":[0.00048635041,0.000192543,0.00030953094,0.00044062725,0.00025801724,0.0005864084,0.00042688713,0.00034073717,0.000728579],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071287534,0.0001885191,0.00416459,0.00036038033,0.000112217305,0.0005153086,0.00020610259,0.043788824,0.51624966,0.013228207,0.0026007772,0.4178725],"study_design_scores_gemma":[0.00018057095,0.0033749528,0.010621851,0.00006967382,0.0003729387,0.0036093392,0.00015739468,0.3250184,0.61160845,0.011279413,0.033619557,0.00008748461],"about_ca_topic_score_codex":0.0004250505,"about_ca_topic_score_gemma":0.0017058916,"teacher_disagreement_score":0.0034690748,"about_ca_system_score_codex":0.00019979349,"about_ca_system_score_gemma":0.00039701548,"threshold_uncertainty_score":0.011605203},"labels":[],"label_agreement":null},{"id":"W2166386966","doi":"10.1109/tcad.2007.907234","title":"Variability-Aware Bulk-MOS Device Design","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"University of Waterloo; Qualcomm","keywords":"CMOS; Leakage (economics); Transistor; Saturation current; Electronic engineering; Monte Carlo method; Saturation (graph theory); Design flow; Computer science; Materials science; Electrical engineering; Voltage; Engineering; Mathematics","score_opus":0.037113703538487836,"score_gpt":0.21200302100833887,"score_spread":0.17488931746985104,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166386966","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2262189,0.0011533905,0.7546659,0.00027918242,0.00009350981,0.00013933983,0.00060042675,0.0012969031,0.015552434],"genre_scores_gemma":[0.8734846,0.0003343076,0.12318241,0.00006707586,0.000029639445,0.00011091544,0.00026737878,0.00013199137,0.0023916306],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998412,0.000023217654,0.000007345819,0.0000294825,0.00007539304,0.000023227509],"domain_scores_gemma":[0.99986243,0.000032151445,0.000023824712,0.000023521021,0.00005185753,0.0000061687642],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021277716,0.0003416406,0.00033513154,0.00020596734,0.00016385765,0.00037368055,0.00068244274,0.00019822107,0.001189246],"category_scores_gemma":[0.0003145492,0.00013802384,0.00033190614,0.00020783195,0.00013734442,0.00036478773,0.00028684834,0.00026721953,0.00026975214],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022836447,0.000061002025,0.0029315995,0.0004152788,0.00012925536,0.00033391415,0.00011698674,0.52476424,0.31303698,0.020102909,0.0046012285,0.13327815],"study_design_scores_gemma":[0.00003362748,0.00026363556,0.0010385367,0.0000136612825,0.000055884695,0.00018206863,0.000027232076,0.93652487,0.048445873,0.0063100047,0.0070889085,0.000015740377],"about_ca_topic_score_codex":0.0005079311,"about_ca_topic_score_gemma":0.0013691032,"teacher_disagreement_score":0.001189246,"about_ca_system_score_codex":0.00033449507,"about_ca_system_score_gemma":0.0005992545,"threshold_uncertainty_score":0.0039783716},"labels":[],"label_agreement":null},{"id":"W2170504575","doi":"10.1109/tcad.2003.818376","title":"Addressing useless test data in core-based system-on-a-chip test","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Test data; Test compression; Benchmark (surveying); Automatic test pattern generation; Test (biology); Scan chain; Partition (number theory); Algorithm; Volume (thermodynamics); Test method; System on a chip; Data structure; Parallel computing; Electronic circuit; Embedded system; Integrated circuit; Mathematics; Engineering; Statistics; Programming language","score_opus":0.14947956746633065,"score_gpt":0.2856432605805939,"score_spread":0.13616369311426327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170504575","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4398143,0.0016427898,0.5539628,0.0003866066,0.000059996895,0.00013001605,0.00012668596,0.0015708518,0.002305978],"genre_scores_gemma":[0.91292036,0.00030961368,0.0851244,0.00018987773,0.000062998304,0.00012263555,0.00024707164,0.00017022558,0.0008527842],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99817634,0.0006936742,0.00014498287,0.00016617724,0.0006495148,0.000169486],"domain_scores_gemma":[0.9892236,0.0067015258,0.001031352,0.0016217477,0.0012338053,0.0001879276],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001241014,0.0007180616,0.0008958106,0.0015091398,0.00047661265,0.00096417876,0.0015127497,0.00052026677,0.0009396914],"category_scores_gemma":[0.007662183,0.00036047868,0.00031471148,0.0014563425,0.0008196188,0.0024699501,0.00089877227,0.00049856014,0.00024565903],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0027261304,0.00021679427,0.019412918,0.00091668003,0.00016918931,0.0014004789,0.0009596276,0.18403132,0.17441478,0.024585102,0.003750103,0.5874168],"study_design_scores_gemma":[0.00015882212,0.0028308178,0.008282611,0.00013289005,0.00028560622,0.0024351736,0.00040298025,0.6790294,0.26887804,0.024825227,0.012668102,0.000070339505],"about_ca_topic_score_codex":0.00059022306,"about_ca_topic_score_gemma":0.0012384446,"teacher_disagreement_score":0.0015127497,"about_ca_system_score_codex":0.0006009666,"about_ca_system_score_gemma":0.00081667694,"threshold_uncertainty_score":0.0065631866},"labels":[],"label_agreement":null},{"id":"W2170918065","doi":"10.1109/tcad.2008.923251","title":"Statistical Thermal Profile Considering Process Variations: Analysis and Applications","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Leakage (economics); Chip; Monte Carlo method; Thermal; Spectrum analyzer; Electronic engineering; Integrated circuit; Hotspot (geology); Process variation; Materials science; Computer science; Reliability engineering; Process (computing); Engineering; Optoelectronics; Electrical engineering; Statistics; Mathematics; Physics","score_opus":0.021167093630266302,"score_gpt":0.21902090501511517,"score_spread":0.19785381138484887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170918065","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053983405,0.0003648854,0.9424769,0.000056258268,0.000010968047,0.000028830122,0.00008905575,0.0014899276,0.0014997829],"genre_scores_gemma":[0.943494,0.0004670916,0.05483651,0.000040852094,0.000030334391,0.00006696667,0.00016045713,0.00017357826,0.00073014706],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99964607,0.000088310444,0.000014090673,0.000050723786,0.00017924569,0.000021547434],"domain_scores_gemma":[0.9988098,0.00064813386,0.00015549902,0.00017884142,0.00018642504,0.000021220825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004513244,0.00055165624,0.00031861648,0.00073967903,0.0001321086,0.00036955407,0.00046625565,0.00038426754,0.0006904639],"category_scores_gemma":[0.0031620145,0.00024161329,0.00035658648,0.0010068493,0.00024912515,0.0006885592,0.00028939173,0.00039609874,0.00032923682],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006956791,0.000033562563,0.0044135842,0.00007760603,0.00005488055,0.00014813045,0.0000686814,0.8605318,0.039073266,0.010383879,0.000526733,0.08461826],"study_design_scores_gemma":[0.0000013415566,0.000010578055,0.0010969073,0.000002371906,0.0000044845397,0.000054510467,0.000003426559,0.99236554,0.0044733207,0.0015934609,0.0003882567,0.000005800703],"about_ca_topic_score_codex":0.0012224313,"about_ca_topic_score_gemma":0.0006715658,"teacher_disagreement_score":0.0012224313,"about_ca_system_score_codex":0.00036484475,"about_ca_system_score_gemma":0.00031870703,"threshold_uncertainty_score":0.0026471019},"labels":[],"label_agreement":null},{"id":"W2246439441","doi":"10.1109/tcad.2015.2459041","title":"Lithography-Aware Analog Layout Retargeting","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advancements in Photolithography Techniques","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Retargeting; Computer science; IC layout editor; Integrated circuit layout; Page layout; Graph; Lithography; Representation (politics); Computer engineering; Integrated circuit; Theoretical computer science; Circuit extraction; Artificial intelligence; Engineering; Electrical engineering","score_opus":0.041989711815437224,"score_gpt":0.2413779869203095,"score_spread":0.19938827510487228,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2246439441","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10518573,0.00016465015,0.88920933,0.00007026312,0.000024867204,0.000055445213,0.00006175924,0.0029831256,0.0022447894],"genre_scores_gemma":[0.7510118,0.00011807997,0.2450332,0.00008070152,0.000012013492,0.00005306575,0.00017492511,0.00026113453,0.0032550362],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985015,0.000023870884,0.00000765365,0.000039708826,0.00005383297,0.00002477513],"domain_scores_gemma":[0.99969316,0.000106058505,0.00006111304,0.000088786415,0.000040844454,0.000010042715],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011764538,0.00054840837,0.00034036752,0.00047333897,0.00021425186,0.0003118594,0.00070528727,0.0002677441,0.0017897777],"category_scores_gemma":[0.000526446,0.00018390517,0.0003762887,0.0003222343,0.00026687834,0.00045900367,0.0005115784,0.00024252148,0.00028303073],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001939447,0.000071679795,0.0013090469,0.00016202369,0.000051765237,0.00030941627,0.00018076565,0.39933163,0.19036216,0.0053944862,0.0016570938,0.40097603],"study_design_scores_gemma":[0.00003039074,0.0001522836,0.00090186973,0.000007121244,0.00004175122,0.00022762034,0.000042574768,0.9070959,0.08455596,0.0036487659,0.0032801724,0.00001559998],"about_ca_topic_score_codex":0.0014389079,"about_ca_topic_score_gemma":0.0024200296,"teacher_disagreement_score":0.0017897777,"about_ca_system_score_codex":0.00040881967,"about_ca_system_score_gemma":0.00034878158,"threshold_uncertainty_score":0.005987406},"labels":[],"label_agreement":null},{"id":"W2303696326","doi":"10.1109/tcad.2015.2474411","title":"TSV Extracted Equivalent Circuit Model and an On-Chip Test Solution","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Parametric statistics; Through-silicon via; Equivalent circuit; Electronic engineering; Chip; Void (composites); Parametric model; Electronic circuit; Realization (probability); Integrated circuit; Testability; Computer science; Circuit extraction; Engineering; Materials science; Reliability engineering; Electrical engineering","score_opus":0.08736034808519404,"score_gpt":0.24822835143823585,"score_spread":0.1608680033530418,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2303696326","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08556463,0.00017550288,0.8574212,0.00028505136,0.000110281144,0.000360922,0.0028524527,0.0039513335,0.049278636],"genre_scores_gemma":[0.87313676,0.00023094912,0.10147258,0.0001664721,0.000029389455,0.0005122335,0.0018012763,0.0003334073,0.022316933],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978787,0.000031741794,0.000007156641,0.00002862539,0.00012322744,0.000021402633],"domain_scores_gemma":[0.9998092,0.000054590266,0.000022205299,0.000046834815,0.00006308116,0.0000041694834],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011445586,0.0007633952,0.00040847628,0.00044699915,0.00028066096,0.0006914628,0.001131959,0.0012002833,0.008868018],"category_scores_gemma":[0.0006160411,0.00026258308,0.00080560404,0.0003508807,0.00029287286,0.00087177305,0.00025253344,0.0004933425,0.0013416748],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000055004544,0.00006142987,0.00044122073,0.00012360806,0.000039848295,0.00021584105,0.00006504599,0.9258719,0.03213894,0.012240485,0.002559789,0.026186816],"study_design_scores_gemma":[0.000010510406,0.000069509406,0.0002012724,0.0000070106203,0.000015085902,0.000060874278,0.000014566587,0.986912,0.007380126,0.001797762,0.003523703,0.000007574348],"about_ca_topic_score_codex":0.0059715887,"about_ca_topic_score_gemma":0.005960846,"teacher_disagreement_score":0.008868018,"about_ca_system_score_codex":0.0009501387,"about_ca_system_score_gemma":0.001105098,"threshold_uncertainty_score":0.029666424},"labels":[],"label_agreement":null},{"id":"W2331856596","doi":"10.1109/tcad.2016.2538087","title":"Automated Selection of Assertions for Bit-Flip Detection During Post-Silicon Validation","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Illinois at Urbana-Champaign; McGill University","keywords":"Computer science; Metric (unit); Reliability engineering; Computer engineering; Algorithm; Engineering","score_opus":0.030424653436380858,"score_gpt":0.2413277926657911,"score_spread":0.21090313922941023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2331856596","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14419352,0.0006406681,0.83348256,0.00021221132,0.0001087435,0.00045006353,0.00072262983,0.017902438,0.0022871944],"genre_scores_gemma":[0.6346884,0.00019021455,0.3597146,0.00015838095,0.000050119947,0.00027184736,0.002176859,0.001007025,0.0017425704],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9952826,0.0012178179,0.00040090914,0.00057467574,0.0020913188,0.00043276945],"domain_scores_gemma":[0.9746626,0.01376846,0.0026247047,0.0030924357,0.0053073717,0.0005444355],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00417091,0.0012251944,0.0008556475,0.0025231913,0.00042117282,0.0013856686,0.001552192,0.00070027355,0.0035929778],"category_scores_gemma":[0.0193488,0.00033238143,0.00092493754,0.0005295272,0.00059119903,0.0015059995,0.0009866984,0.0007065308,0.0016599164],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002078802,0.00052670535,0.037473697,0.0014054654,0.00021144451,0.0013498537,0.00094204367,0.048304208,0.2824399,0.013332078,0.006869091,0.60506666],"study_design_scores_gemma":[0.00015459424,0.00089273264,0.009796545,0.00029832686,0.00017702102,0.00072788715,0.00034915513,0.60571057,0.3631305,0.009589126,0.009068448,0.00010511209],"about_ca_topic_score_codex":0.001229974,"about_ca_topic_score_gemma":0.002086553,"teacher_disagreement_score":0.00417091,"about_ca_system_score_codex":0.00054541125,"about_ca_system_score_gemma":0.0016325396,"threshold_uncertainty_score":0.02205813},"labels":[],"label_agreement":null},{"id":"W2342707322","doi":"10.1109/tcad.2016.2524659","title":"Generating Current Budgets to Guarantee Power Grid Safety","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation","keywords":"Current (fluid); Power grid; Grid; Power (physics); Electrical engineering; Computer science; Automotive engineering; Business; Environmental science; Engineering; Mathematics; Physics","score_opus":0.019587216149945533,"score_gpt":0.21654645118893678,"score_spread":0.19695923503899126,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2342707322","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03383761,0.00007749823,0.96047753,0.00019550991,0.000024457779,0.000108561115,0.00020287419,0.001039865,0.0040359837],"genre_scores_gemma":[0.5873932,0.0001216544,0.40941155,0.00010258523,0.000026800413,0.00024172913,0.00051145954,0.00045979608,0.0017310986],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991586,0.00025662017,0.000057518737,0.00012650773,0.00029031018,0.00011043781],"domain_scores_gemma":[0.9967776,0.0020754377,0.00028526562,0.0004060006,0.00037829526,0.000077345925],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011479919,0.0007482957,0.0006355304,0.00060173584,0.00034748972,0.00093879335,0.0008774126,0.0006778137,0.004179683],"category_scores_gemma":[0.008617674,0.00043603437,0.00046645818,0.0005736601,0.0006070371,0.0016510489,0.0011007232,0.0008575219,0.0005942052],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023126457,0.00006591517,0.0012562507,0.000160755,0.000017731187,0.00012052677,0.00016522138,0.8207096,0.015502169,0.07211288,0.0031632222,0.08649457],"study_design_scores_gemma":[0.00004795452,0.000045809997,0.00015072049,0.000018211082,0.0000049132777,0.00004020338,0.000033687167,0.94774914,0.0130738355,0.036088638,0.0027370309,0.000009938268],"about_ca_topic_score_codex":0.0012185548,"about_ca_topic_score_gemma":0.0013086556,"teacher_disagreement_score":0.004179683,"about_ca_system_score_codex":0.0007691786,"about_ca_system_score_gemma":0.0012065719,"threshold_uncertainty_score":0.013982415},"labels":[],"label_agreement":null},{"id":"W2345908052","doi":"10.1109/tcad.2016.2565204","title":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Tracing; Field-programmable gate array; Computer science; SIGNAL (programming language); Electronic circuit; Embedded system; Computer hardware; Programming language; Engineering; Electrical engineering","score_opus":0.050554701927112346,"score_gpt":0.2394350009629695,"score_spread":0.18888029903585715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2345908052","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027335487,0.00012726118,0.9630167,0.00005832062,0.000018328712,0.00004571796,0.000065860055,0.007844714,0.0014876588],"genre_scores_gemma":[0.4877437,0.00021111417,0.5086397,0.000070908674,0.000018018753,0.00007515801,0.00017395847,0.0006501819,0.0024172124],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99932015,0.00022526596,0.000053297113,0.00008013604,0.00026204326,0.0000591009],"domain_scores_gemma":[0.99729985,0.0011814027,0.0002923806,0.0008795458,0.00030142133,0.000045488203],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006637005,0.00058861217,0.0002137534,0.0010367493,0.00029707458,0.0006327707,0.00087609893,0.0003804762,0.0037252023],"category_scores_gemma":[0.003498817,0.00028773933,0.00021980033,0.00057433796,0.00039227167,0.00077985344,0.00043219142,0.0006424326,0.0005295471],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006470815,0.00022235762,0.0049757157,0.00034768836,0.00006130267,0.00035538696,0.00085876865,0.065067135,0.23105769,0.018179597,0.0034970038,0.6747303],"study_design_scores_gemma":[0.00008728606,0.00047202915,0.0024679464,0.00006665333,0.000053948846,0.00049291446,0.00010194551,0.48898888,0.48240656,0.0090767555,0.015743,0.00004206544],"about_ca_topic_score_codex":0.0015757655,"about_ca_topic_score_gemma":0.0028245568,"teacher_disagreement_score":0.0037252023,"about_ca_system_score_codex":0.00066905544,"about_ca_system_score_gemma":0.00076055207,"threshold_uncertainty_score":0.01246202},"labels":[],"label_agreement":null},{"id":"W2403319193","doi":"10.1109/tcad.2015.2481874","title":"On-Chip Cube-Based Constrained-Random Stimuli Generation for Post-Silicon Validation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Intel Corporation","keywords":"Computer science; Chip; Cube (algebra); Volume (thermodynamics); Representation (politics); Embedded system; Mathematics","score_opus":0.09274722704112391,"score_gpt":0.26872572905390013,"score_spread":0.1759785020127762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2403319193","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.085781164,0.0001772135,0.9059257,0.00013428148,0.000056190784,0.00023720281,0.0001675545,0.002641233,0.0048794546],"genre_scores_gemma":[0.6205144,0.00011256332,0.37595114,0.0001806622,0.000019464684,0.00027571456,0.0002650472,0.00031580063,0.0023652252],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995074,0.000111001034,0.000022912562,0.00006231762,0.00025449594,0.000041810308],"domain_scores_gemma":[0.99878293,0.00051574764,0.00017971969,0.00029562096,0.00018633842,0.000039666895],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004881309,0.0005287003,0.00032024487,0.00029444997,0.00017268745,0.0003333544,0.000981912,0.00034400044,0.0032200925],"category_scores_gemma":[0.0016765672,0.00017421893,0.00019950075,0.00026196794,0.00051262934,0.0006206858,0.00072721654,0.000422222,0.0004864151],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052109774,0.00015903666,0.0009102652,0.0003405694,0.000049105754,0.00044748478,0.00024594358,0.22179875,0.5680782,0.026560407,0.0034163115,0.1774728],"study_design_scores_gemma":[0.000043879732,0.0005560893,0.00041781244,0.00001900885,0.000017983646,0.00033098145,0.00003248316,0.5958511,0.39018366,0.005522827,0.006983622,0.000040486597],"about_ca_topic_score_codex":0.00036916442,"about_ca_topic_score_gemma":0.0007234194,"teacher_disagreement_score":0.0032200925,"about_ca_system_score_codex":0.00043340772,"about_ca_system_score_gemma":0.0005433368,"threshold_uncertainty_score":0.010772228},"labels":[],"label_agreement":null},{"id":"W2467266971","doi":"10.1109/tcad.2016.2589899","title":"Fast Vectorless RLC Grid Verification","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"RLC circuit; Speedup; Computer science; Grid; Computation; Scalability; Process (computing); Matrix (chemical analysis); Power (physics); Computer engineering; Algorithm; Electronic engineering; Voltage; Parallel computing; Electrical engineering; Mathematics; Capacitor; Engineering","score_opus":0.02124078053858001,"score_gpt":0.19943366421777176,"score_spread":0.17819288367919175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2467266971","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012396572,0.00010107738,0.97902006,0.00009627318,0.00003695475,0.00004397429,0.000087494365,0.005303612,0.0029139835],"genre_scores_gemma":[0.652202,0.00009431684,0.3432133,0.00013040622,0.00002286228,0.00008656997,0.00035848413,0.0006689913,0.003223053],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983676,0.00032894997,0.000069661,0.00021648682,0.00085891434,0.0001584746],"domain_scores_gemma":[0.99647933,0.0016711002,0.00032823608,0.0008474177,0.0006179587,0.000055999],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010981387,0.00077274546,0.0005109225,0.0006644004,0.000420381,0.00089359673,0.0012438624,0.00053612865,0.0067791967],"category_scores_gemma":[0.0050967922,0.00040368774,0.0003979681,0.0004621994,0.0008284828,0.0019629782,0.001146758,0.0009676707,0.0012725318],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005255325,0.00009059433,0.002817642,0.00035559593,0.000049390797,0.00026771988,0.00020032923,0.52356887,0.05392797,0.059637792,0.011348918,0.3472097],"study_design_scores_gemma":[0.000022860007,0.000034220786,0.00012969579,0.000011993396,0.00000466561,0.000052489915,0.000013743522,0.9713018,0.017669102,0.008631397,0.0021184175,0.000009594725],"about_ca_topic_score_codex":0.004106488,"about_ca_topic_score_gemma":0.0061222995,"teacher_disagreement_score":0.0067791967,"about_ca_system_score_codex":0.0009921994,"about_ca_system_score_gemma":0.0018507966,"threshold_uncertainty_score":0.022678673},"labels":[],"label_agreement":null},{"id":"W2529958663","doi":"10.1109/tcad.2017.2681075","title":"FALCON: Feature Driven Selective Classification for Energy-Efficient Image Recognition","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Defense Advanced Research Projects Agency; Microelectronics Advanced Research Corporation; Canadian Institute for Advanced Research; Intel Corporation; Semiconductor Research Corporation; National Science Foundation","keywords":"Computer science; Classifier (UML); Artificial intelligence; Scalability; Pattern recognition (psychology); Machine learning; Contextual image classification; Modular design; AdaBoost; Data mining; Image (mathematics); Database","score_opus":0.05555985660566954,"score_gpt":0.2549462936519125,"score_spread":0.19938643704624298,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2529958663","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.088617966,0.0010375709,0.8813393,0.00048739545,0.00022674384,0.00018940459,0.0006343533,0.018630026,0.00883727],"genre_scores_gemma":[0.6715219,0.00043425377,0.31662023,0.0006749346,0.00006778421,0.0004005771,0.001736914,0.0007407928,0.0078025293],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978215,0.000022792003,0.000010169077,0.00005361357,0.000092988485,0.00003833669],"domain_scores_gemma":[0.99972874,0.00007745908,0.000026657075,0.00006428121,0.000085132946,0.00001773446],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029215755,0.0005604524,0.0003974741,0.00040286852,0.00026428624,0.0005707086,0.001936032,0.00055144646,0.0031969943],"category_scores_gemma":[0.0007988704,0.00021940818,0.00034868467,0.00055478676,0.0002871789,0.0012577268,0.0005727734,0.00065173017,0.0010302789],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004447619,0.0004485389,0.0034414097,0.00036021287,0.0001524343,0.0003384035,0.00012535173,0.1345603,0.13860077,0.01619048,0.047759313,0.65757805],"study_design_scores_gemma":[0.000035536643,0.00015365443,0.0008182588,0.000012858508,0.000027462867,0.00014966037,0.000025356356,0.93166023,0.04870686,0.0073863133,0.011001272,0.000022608356],"about_ca_topic_score_codex":0.002877326,"about_ca_topic_score_gemma":0.0061871815,"teacher_disagreement_score":0.0031969943,"about_ca_system_score_codex":0.0006578596,"about_ca_system_score_gemma":0.0006942823,"threshold_uncertainty_score":0.010694981},"labels":[],"label_agreement":null},{"id":"W2555866191","doi":"10.1109/tcad.2016.2626437","title":"Process-Variation-Aware Rule-Based Optical Proximity Correction for Analog Layout Migration","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advancements in Photolithography Techniques","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Process (computing); Process variation; Analogue electronics; Computer science; Optical proximity correction; Enhanced Data Rates for GSM Evolution; Transistor; Electronic engineering; Integrated circuit layout; Integrated circuit; Electronic circuit; Electrical engineering; Engineering; Artificial intelligence; Voltage","score_opus":0.022526637783670745,"score_gpt":0.24440681377240409,"score_spread":0.22188017598873333,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2555866191","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11268192,0.000489457,0.87937456,0.00011358005,0.00013421345,0.000098196775,0.000058700483,0.0028597421,0.0041896673],"genre_scores_gemma":[0.7448301,0.00016273516,0.25266466,0.000103677,0.000033531414,0.000044604614,0.00008446889,0.00012656773,0.0019496966],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995881,0.000036600504,0.000022542252,0.000094027324,0.00022322897,0.000035589503],"domain_scores_gemma":[0.99928916,0.00010944887,0.00014956249,0.00031141046,0.00012195822,0.000018348483],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019529706,0.0003387202,0.00022468528,0.00037702173,0.00025859746,0.00045021105,0.0011246084,0.0002968034,0.0008504028],"category_scores_gemma":[0.0010266624,0.0001530242,0.00021587861,0.00037476863,0.0003178477,0.00050556235,0.00051139854,0.0003920795,0.00024329571],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012950564,0.00012446409,0.0022465636,0.0001750646,0.000046411264,0.00033348525,0.00015636474,0.050994176,0.5335103,0.0057584527,0.0016203427,0.4049049],"study_design_scores_gemma":[0.000032853786,0.000305901,0.0025121332,0.000017530308,0.000062417275,0.001025716,0.00005746931,0.4316566,0.54946864,0.0026224116,0.012194925,0.000043365177],"about_ca_topic_score_codex":0.00062583346,"about_ca_topic_score_gemma":0.0013567861,"teacher_disagreement_score":0.0011246084,"about_ca_system_score_codex":0.00028148122,"about_ca_system_score_gemma":0.0004977408,"threshold_uncertainty_score":0.0028449297},"labels":[],"label_agreement":null},{"id":"W2574936453","doi":"10.1109/tcad.2017.2651807","title":"Accelerated and Reliable Analog Circuits Yield Analysis Using SMT Solving Techniques","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Parametric statistics; Algorithm; Solver; Computation; Monte Carlo method; Process variation; Ranking (information retrieval); Process (computing); Mathematical optimization; Mathematics; Artificial intelligence; Statistics","score_opus":0.055651984135343426,"score_gpt":0.250828936756482,"score_spread":0.19517695262113857,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2574936453","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00588428,0.000037197275,0.9926041,0.000027678989,0.000004680122,0.000013837614,0.000025122434,0.0006732031,0.00072994217],"genre_scores_gemma":[0.4104101,0.0002076457,0.5866991,0.0000512528,0.00003145667,0.00016841565,0.00023210638,0.00037865274,0.001821208],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99945647,0.00010112308,0.000021721882,0.00006490747,0.00031602182,0.000039885465],"domain_scores_gemma":[0.9989518,0.0005036194,0.00015102833,0.0001532954,0.00022145786,0.000018736213],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000604351,0.0009963727,0.0006516457,0.0009283627,0.00037672406,0.0005347576,0.0009309128,0.0004914445,0.0031110928],"category_scores_gemma":[0.0031520324,0.0004165538,0.0009190658,0.0006778144,0.00046734564,0.0010148562,0.0008188636,0.00090718525,0.00071525393],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043634893,0.000026619831,0.0009142996,0.00010335853,0.000046328685,0.000108722124,0.000075876465,0.8599711,0.014124555,0.017045747,0.0007845414,0.106755316],"study_design_scores_gemma":[0.0000029460896,0.000011067097,0.00006586818,0.0000027505027,0.0000037514615,0.000021951026,0.000005132625,0.99511516,0.0021641345,0.0022321532,0.00037207679,0.0000029484506],"about_ca_topic_score_codex":0.002665035,"about_ca_topic_score_gemma":0.0030507152,"teacher_disagreement_score":0.0031110928,"about_ca_system_score_codex":0.0006022514,"about_ca_system_score_gemma":0.000925361,"threshold_uncertainty_score":0.010407627},"labels":[],"label_agreement":null},{"id":"W2616807090","doi":"10.1109/tcad.2017.2705123","title":"MCXplore: Automating the Validation Process of DRAM Memory Controller Designs","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Correctness; Construct (python library); Set (abstract data type); Dram; Model checking; Process (computing); Programming language; Regression testing; Software engineering; Reliability engineering; Embedded system; Software; Computer hardware; Software development; Engineering","score_opus":0.08582618862246036,"score_gpt":0.3059920161716072,"score_spread":0.22016582754914685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2616807090","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018905561,0.00030542267,0.9150195,0.00024246766,0.000059260234,0.0003147286,0.0006854057,0.061597932,0.0028696717],"genre_scores_gemma":[0.24268845,0.0003031368,0.7439039,0.00038128372,0.00003773597,0.0005654644,0.0022705814,0.00679798,0.0030516111],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99377716,0.0023923132,0.0003395942,0.00084036664,0.00219986,0.00045066775],"domain_scores_gemma":[0.9879346,0.0057461457,0.0010841809,0.0037816467,0.0013062947,0.00014708337],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005754217,0.0017524577,0.00082022906,0.0018386741,0.00071195123,0.002058915,0.0034256736,0.0014955642,0.007552626],"category_scores_gemma":[0.02142581,0.0012046415,0.0017219564,0.0004455171,0.0015827157,0.002850201,0.003057526,0.002011432,0.0015387777],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00069636514,0.00042766763,0.010709809,0.0014134038,0.00039413697,0.0011129465,0.0008773078,0.36012894,0.0792243,0.06458023,0.035446823,0.44498807],"study_design_scores_gemma":[0.00016319935,0.00016787543,0.0010177884,0.00025542662,0.0000645922,0.00042987952,0.00006923435,0.8563004,0.093239374,0.01833343,0.029870506,0.000088388326],"about_ca_topic_score_codex":0.005482066,"about_ca_topic_score_gemma":0.0064427005,"teacher_disagreement_score":0.007552626,"about_ca_system_score_codex":0.0016473422,"about_ca_system_score_gemma":0.003920492,"threshold_uncertainty_score":0.030431569},"labels":[],"label_agreement":null},{"id":"W2738612849","doi":"10.1109/tcad.2017.2729458","title":"Bit-Flip Detection-Driven Selection of Trace Signals","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Debugging; TRACE (psycholinguistics); Computer science; Selection (genetic algorithm); Software; Focus (optics); Identification (biology); Bit (key); Extension (predicate logic); Chip; Embedded system; Computer engineering; Programming language; Artificial intelligence; Telecommunications","score_opus":0.04722724355126078,"score_gpt":0.2527988955484167,"score_spread":0.20557165199715594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2738612849","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.089169376,0.0001483376,0.9059468,0.00008824691,0.00004675401,0.00010267208,0.00007226315,0.0032094226,0.0012161141],"genre_scores_gemma":[0.6400689,0.00010747171,0.3557251,0.00013898472,0.000035561105,0.00014259116,0.0002830467,0.00033578457,0.0031625715],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99883884,0.00022516133,0.000074699485,0.00022817857,0.00051562954,0.00011762081],"domain_scores_gemma":[0.99648213,0.0014413259,0.0004287318,0.00055948633,0.00093452714,0.00015384673],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008880499,0.0007429977,0.0005725818,0.0013518409,0.000339589,0.00084510894,0.0012511231,0.0005937181,0.0018876052],"category_scores_gemma":[0.0049693133,0.00022877417,0.0002838214,0.00064980536,0.00055790105,0.00082447,0.00087017135,0.00063528,0.0007174077],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012890723,0.00031998282,0.008715532,0.00020004355,0.000072648996,0.0004912488,0.00032507206,0.05448904,0.33670884,0.015646996,0.0022845573,0.57945704],"study_design_scores_gemma":[0.00006146874,0.00035631008,0.0013173074,0.000017970788,0.000028474986,0.00041838933,0.00004751005,0.71139395,0.27690852,0.0062274677,0.0031905882,0.000032036543],"about_ca_topic_score_codex":0.0005783301,"about_ca_topic_score_gemma":0.0011919911,"teacher_disagreement_score":0.0018876052,"about_ca_system_score_codex":0.00041542167,"about_ca_system_score_gemma":0.00079904357,"threshold_uncertainty_score":0.006314695},"labels":[],"label_agreement":null},{"id":"W2751462251","doi":"10.1109/tcad.2017.2747999","title":"Methodologies for Diagnosis of Unreachable States via Property Directed Reachability","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Liveness; Reachability; Computer science; Debugging; Set (abstract data type); Property (philosophy); Relation (database); State space; State (computer science); Theoretical computer science; Model checking; Unobservable; Algorithm; Distributed computing; Programming language; Mathematics; Data mining","score_opus":0.05909652637436456,"score_gpt":0.2743100096345526,"score_spread":0.21521348326018805,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2751462251","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0043921666,0.00013922123,0.9940807,0.000062359795,0.0000061439464,0.000073340714,0.000036064343,0.0007721497,0.00043782196],"genre_scores_gemma":[0.17515726,0.00032093303,0.82317805,0.00007375344,0.00001446009,0.00019341665,0.00025703822,0.0001851444,0.00062002323],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99569714,0.0014130002,0.00027638077,0.00074441166,0.0015734454,0.00029563517],"domain_scores_gemma":[0.9892721,0.007030114,0.0011469529,0.0016358098,0.0008173045,0.000097765704],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0033690133,0.0017202058,0.001039571,0.0029960007,0.00066428963,0.0015470461,0.003354754,0.0012992269,0.0021976556],"category_scores_gemma":[0.011864827,0.0008715699,0.002024236,0.0010886841,0.0019731158,0.0024956416,0.0029913979,0.0019441101,0.00056696107],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025504516,0.00029835268,0.004711668,0.0011621726,0.00025348054,0.00079299445,0.0009557087,0.5174894,0.049532626,0.09798266,0.001286871,0.32527903],"study_design_scores_gemma":[0.00003933729,0.0001324395,0.00033146824,0.00014146624,0.0000807118,0.00037655781,0.000119683355,0.9040467,0.02438145,0.067449495,0.0028596597,0.000040997023],"about_ca_topic_score_codex":0.0029664272,"about_ca_topic_score_gemma":0.0034724374,"teacher_disagreement_score":0.0033690133,"about_ca_system_score_codex":0.0012324519,"about_ca_system_score_gemma":0.0023979226,"threshold_uncertainty_score":0.017817259},"labels":[],"label_agreement":null},{"id":"W2752793715","doi":"10.1109/tcad.2017.2748027","title":"Automatic Selection of Process Corner Simulations for Faster Design Verification","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Bottleneck; Benchmark (surveying); Process (computing); Set (abstract data type); Computer science; Transistor; Algorithm; Power (physics); Selection (genetic algorithm); Voltage; Process corners; Speedup; Die (integrated circuit); Integrated circuit; Engineering; Parallel computing; Electrical engineering; Artificial intelligence; Embedded system","score_opus":0.05011577823575271,"score_gpt":0.2648827685851671,"score_spread":0.21476699034941443,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2752793715","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.077409714,0.00026173884,0.9062983,0.00009896217,0.000035935882,0.00011334594,0.0002036011,0.01410515,0.001473206],"genre_scores_gemma":[0.44375607,0.00010323598,0.5526194,0.0000852601,0.000019650108,0.00020892541,0.0010065173,0.0014372113,0.0007637118],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985808,0.0005177597,0.00012301037,0.00024923348,0.00040482823,0.00012433654],"domain_scores_gemma":[0.9953002,0.00285601,0.00035206985,0.00068706874,0.0007121617,0.00009258795],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012374653,0.0017170463,0.0012985213,0.0017361135,0.0005411459,0.00094943825,0.0010560306,0.00073617627,0.0052286335],"category_scores_gemma":[0.0073014884,0.0007093124,0.0008011551,0.0009429825,0.00032003608,0.001294407,0.00085445633,0.0008895488,0.0016549353],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013298964,0.0003667882,0.010389236,0.00036918215,0.00018282683,0.00034909556,0.00028569665,0.26699775,0.15391447,0.005834292,0.0066978647,0.5532829],"study_design_scores_gemma":[0.00012709733,0.0001079577,0.0009944803,0.000021971186,0.00003369816,0.0001044902,0.000032645807,0.93901175,0.054462057,0.0028233551,0.0022504544,0.000030077194],"about_ca_topic_score_codex":0.001504001,"about_ca_topic_score_gemma":0.002304249,"teacher_disagreement_score":0.0052286335,"about_ca_system_score_codex":0.0004721948,"about_ca_system_score_gemma":0.0014038674,"threshold_uncertainty_score":0.01749152},"labels":[],"label_agreement":null},{"id":"W2772234823","doi":"10.1109/tcad.2017.2783303","title":"Failure Triage in RTL Regression Verification","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Root cause; Ranking (information retrieval); Overhead (engineering); Data mining; Triage; Cluster analysis; Root (linguistics); Root cause analysis; Reliability engineering; Machine learning; Programming language; Engineering","score_opus":0.05604785648069878,"score_gpt":0.26474819069780625,"score_spread":0.20870033421710749,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2772234823","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0077201035,0.00015547157,0.9863187,0.000092621856,0.000013758256,0.00005164793,0.0000696428,0.0052997475,0.0002784501],"genre_scores_gemma":[0.35650292,0.00020736952,0.64069396,0.0001506447,0.000043218344,0.000136874,0.00044159082,0.00055214914,0.0012712183],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9962029,0.0009434961,0.0002879591,0.00081409566,0.0013404803,0.0004109773],"domain_scores_gemma":[0.99258125,0.0029850819,0.0013954393,0.0018045396,0.0010042224,0.00022953964],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029711397,0.001353158,0.0015620772,0.0036142822,0.0009651028,0.0017385879,0.0027065498,0.0015451044,0.0022403488],"category_scores_gemma":[0.011354234,0.00072483305,0.0015183903,0.0017542128,0.0013770406,0.0029919057,0.002051211,0.0021669958,0.0009986107],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039807046,0.00020729151,0.0073017213,0.00028629997,0.00011788541,0.00031949885,0.0005924584,0.4718352,0.018424273,0.030303614,0.004429848,0.46578383],"study_design_scores_gemma":[0.000014072697,0.000072598516,0.00044130653,0.000026676524,0.000021667847,0.00011081814,0.000038228976,0.9725928,0.010785683,0.01399787,0.0018714399,0.00002677082],"about_ca_topic_score_codex":0.0063507003,"about_ca_topic_score_gemma":0.007863352,"teacher_disagreement_score":0.0063507003,"about_ca_system_score_codex":0.0015307385,"about_ca_system_score_gemma":0.002341881,"threshold_uncertainty_score":0.015713096},"labels":[],"label_agreement":null},{"id":"W2782281681","doi":"10.1109/tcad.2018.2789728","title":"Density-Uniformity-Aware Analog Layout Retargeting","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Retargeting; Computer science; Process (computing); Electronic engineering; Capacitance; Set (abstract data type); Integrated circuit layout; Place and route; Integrated circuit; Electrical engineering; Engineering; Artificial intelligence; Routing (electronic design automation)","score_opus":0.025244253969223664,"score_gpt":0.2188628959097165,"score_spread":0.19361864194049283,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2782281681","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.51682717,0.0009625619,0.46872288,0.00019625535,0.00012075258,0.000102932136,0.00015906192,0.004569547,0.008338864],"genre_scores_gemma":[0.9529008,0.00012975253,0.04472448,0.00008063351,0.000020483363,0.000018936771,0.00006707716,0.000120483775,0.0019373897],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997427,0.000032610653,0.0000149143625,0.0000812306,0.000093600225,0.000034985525],"domain_scores_gemma":[0.999363,0.00010983308,0.00017364557,0.00022647092,0.00010042027,0.000026568912],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015792326,0.00041376808,0.00019816776,0.00032242114,0.00021225297,0.00032162017,0.00070489146,0.00016144957,0.0010514811],"category_scores_gemma":[0.0008186299,0.00017606896,0.00012804872,0.0002637219,0.0002852826,0.0004325158,0.0005862818,0.00019955267,0.00025965215],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001706087,0.00006950493,0.0017114037,0.00014395549,0.00002873854,0.00016782997,0.0001979915,0.017096195,0.8866086,0.0025401649,0.0009033941,0.09036164],"study_design_scores_gemma":[0.00003661169,0.0004992146,0.005118314,0.000011822226,0.000060697228,0.0006276716,0.00007651081,0.100347385,0.8832803,0.0011985867,0.008710345,0.00003263331],"about_ca_topic_score_codex":0.0004533201,"about_ca_topic_score_gemma":0.001191966,"teacher_disagreement_score":0.0010514811,"about_ca_system_score_codex":0.00033180966,"about_ca_system_score_gemma":0.00020801077,"threshold_uncertainty_score":0.003517568},"labels":[],"label_agreement":null},{"id":"W2793637056","doi":"10.1109/tcad.2018.2801222","title":"Automatic Application-Specific Calibration to Enable Dynamic Voltage Scaling in FPGAs","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Ontario Centres of Excellence; Intel Corporation","keywords":"Field-programmable gate array; Computer science; Calibration; Process (computing); Computer hardware; Embedded system; Lookup table; Scaling; Power (physics); Operating system; Mathematics","score_opus":0.015178182253190458,"score_gpt":0.21293828665394934,"score_spread":0.1977601044007589,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2793637056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038458355,0.0003605005,0.8894579,0.00013240904,0.00013028068,0.0003403967,0.00044808828,0.06372929,0.006942825],"genre_scores_gemma":[0.42994428,0.00031835583,0.5552712,0.00033781718,0.000086429616,0.0004311328,0.0010149822,0.0059839454,0.0066118855],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986761,0.00021689208,0.00012246634,0.00029411394,0.0005414422,0.00014886018],"domain_scores_gemma":[0.9970892,0.0013811351,0.00033657407,0.00068831496,0.00045327522,0.000051496365],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00096729235,0.0014834519,0.0005868241,0.001173108,0.00036089408,0.001024934,0.0016272607,0.0005880954,0.0072503565],"category_scores_gemma":[0.005313677,0.00064821355,0.0005483002,0.00069050095,0.00047043318,0.0012331776,0.0008075832,0.0010441194,0.0017353122],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049433735,0.00017505711,0.0054089157,0.00068179367,0.000093155846,0.00069296936,0.00056227786,0.072981246,0.15736431,0.012738203,0.020952867,0.72785485],"study_design_scores_gemma":[0.00014499109,0.00038585372,0.0036663408,0.00015260985,0.000061519684,0.0015379923,0.00012506085,0.37895548,0.5207509,0.011281269,0.0827612,0.00017686818],"about_ca_topic_score_codex":0.00089638395,"about_ca_topic_score_gemma":0.001203615,"teacher_disagreement_score":0.0072503565,"about_ca_system_score_codex":0.0006541584,"about_ca_system_score_gemma":0.0009853556,"threshold_uncertainty_score":0.024254918},"labels":[],"label_agreement":null},{"id":"W2842591198","doi":"10.1109/tcad.2018.2855168","title":"A Lifetime Reliability-Constrained Runtime Mapping for Throughput Optimization in Many-Core Systems","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Nova; Natural Science Foundation of Guangdong Province; National Natural Science Foundation of China","keywords":"Computer science; Throughput; Reliability (semiconductor); Constraint (computer-aided design); Computation; Distributed computing; Multi-core processor; Task (project management); Time constraint; Scheme (mathematics); Computer engineering; Parallel computing; Algorithm; Power (physics); Engineering; Wireless; Mathematics","score_opus":0.04215419102446877,"score_gpt":0.2596485821550559,"score_spread":0.2174943911305871,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2842591198","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13240124,0.0006150676,0.863132,0.00015144679,0.00004875853,0.000052423984,0.00004626215,0.0010774974,0.0024753232],"genre_scores_gemma":[0.8831259,0.00017867297,0.11529844,0.00004602428,0.000026500746,0.000060101385,0.00005963993,0.00010386767,0.0011007739],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996207,0.00011105607,0.000018623463,0.00008248643,0.0001054594,0.000061662104],"domain_scores_gemma":[0.99957496,0.00012928355,0.00005998006,0.00009477837,0.000099666766,0.000041446696],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047154038,0.00056894263,0.0005042047,0.00037137626,0.0005549579,0.00038708662,0.00077893096,0.00026891578,0.0009739719],"category_scores_gemma":[0.0016376511,0.00019470265,0.00026577833,0.00038786695,0.0002652576,0.0008905733,0.00061703834,0.0005184754,0.00016808188],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018554096,0.00012108088,0.001054814,0.000094180155,0.00002095044,0.00012942399,0.00013325873,0.77444494,0.06351673,0.0077718785,0.0018059323,0.15072127],"study_design_scores_gemma":[0.0000059796275,0.000085471554,0.00023620707,0.0000033885667,0.0000062963445,0.000049745027,0.000018545667,0.9900731,0.0071637146,0.0017793716,0.00057023164,0.000007980561],"about_ca_topic_score_codex":0.0011166353,"about_ca_topic_score_gemma":0.0013586986,"teacher_disagreement_score":0.0011166353,"about_ca_system_score_codex":0.00045382357,"about_ca_system_score_gemma":0.00080158695,"threshold_uncertainty_score":0.003292799},"labels":[],"label_agreement":null},{"id":"W2844974720","doi":"10.1109/tcad.2018.2855165","title":"ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-Core Processors","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Youth Innovation Promotion Association of the Chinese Academy of Sciences; National Natural Science Foundation of China; Ministère de l'Économie, de la Science et de l'Innovation - Québec","keywords":"Control reconfiguration; Computer science; Network on a chip; Latency (audio); Power consumption; Network packet; Bandwidth (computing); Traverse; Airfield traffic pattern; Many core; Provisioning; Power (physics); Electrical efficiency; Distributed computing; Embedded system; Computer network; Telecommunications; Parallel computing","score_opus":0.03706762900793073,"score_gpt":0.2504595890412046,"score_spread":0.21339196003327385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2844974720","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27265012,0.005122559,0.65501165,0.000941602,0.0006897092,0.0007714754,0.00068534823,0.02753837,0.03658919],"genre_scores_gemma":[0.9294385,0.000636045,0.06380105,0.0003511673,0.000057101355,0.0002460115,0.00080747344,0.0003123792,0.0043502552],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996877,0.00003744565,0.0000134879965,0.00004733407,0.00013912827,0.000075038406],"domain_scores_gemma":[0.99962246,0.000050574206,0.000056437955,0.000085355,0.00013092204,0.000054147687],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024621477,0.00058184867,0.00030404172,0.0005625265,0.00036469055,0.0005109656,0.0015673282,0.00037408152,0.0032239824],"category_scores_gemma":[0.00068676384,0.00016890993,0.0002332457,0.00044086695,0.00031818636,0.00087041844,0.00097451033,0.0006862437,0.0005205703],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010991317,0.0003935055,0.0043104542,0.0010921102,0.00012514174,0.00078708044,0.0001841455,0.23710585,0.16338225,0.02334125,0.052290708,0.51588845],"study_design_scores_gemma":[0.00019684368,0.0013599372,0.0032764943,0.00007058913,0.00010993345,0.0006966997,0.00007618368,0.8510309,0.07986565,0.00659617,0.056622125,0.0000983926],"about_ca_topic_score_codex":0.0014229375,"about_ca_topic_score_gemma":0.0026030354,"teacher_disagreement_score":0.0032239824,"about_ca_system_score_codex":0.0006060393,"about_ca_system_score_gemma":0.0010060046,"threshold_uncertainty_score":0.010785282},"labels":[],"label_agreement":null},{"id":"W2898485213","doi":"10.1109/tcad.2018.2878162","title":"System-on-a-Chip (SoC)-Based Hardware Acceleration for an Online Sequential Extreme Learning Machine (OS-ELM)","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Machine Learning and ELM","field":"Computer Science","cited_by":48,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Extreme learning machine; Hardware acceleration; Latency (audio); Field-programmable gate array; Embedded system; Acceleration; Artificial intelligence; Low latency (capital markets); Throughput; Process (computing); Gate array; ARM architecture; Artificial neural network; Wireless; Operating system","score_opus":0.10261901660781445,"score_gpt":0.2822112202880875,"score_spread":0.17959220368027304,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2898485213","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15510902,0.0016199935,0.78749955,0.0005359855,0.0005737048,0.0003896511,0.000635876,0.024936546,0.028699763],"genre_scores_gemma":[0.8440389,0.0002622983,0.14774826,0.00033724672,0.00008932007,0.0001775329,0.00043116062,0.00019110745,0.0067241606],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997218,0.000037880072,0.0000165393,0.000065318134,0.000093503164,0.000064899454],"domain_scores_gemma":[0.99967647,0.00006979817,0.000038946535,0.00007260458,0.00011512756,0.000027018752],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023186297,0.00073665247,0.0003489554,0.0006704528,0.0002434744,0.0005372879,0.0013773253,0.0003206961,0.008060489],"category_scores_gemma":[0.0006022307,0.00018384084,0.00025868526,0.00047769604,0.00020034691,0.00073479203,0.00039506302,0.0005683104,0.0016516352],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00090408523,0.00059361965,0.0052329833,0.0011406402,0.00025742847,0.000731113,0.0002711022,0.0499478,0.22833127,0.02582033,0.04299325,0.64377636],"study_design_scores_gemma":[0.00022762388,0.0026666294,0.004020744,0.00012513195,0.00022799689,0.0010832419,0.00008129231,0.69987005,0.20294228,0.006463751,0.0821853,0.000106002306],"about_ca_topic_score_codex":0.0010327572,"about_ca_topic_score_gemma":0.0022613108,"teacher_disagreement_score":0.008060489,"about_ca_system_score_codex":0.00055082154,"about_ca_system_score_gemma":0.00079214084,"threshold_uncertainty_score":0.026965022},"labels":[],"label_agreement":null},{"id":"W2906644324","doi":"10.1109/tcad.2018.2889764","title":"Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Benchmark (surveying); Sensitivity (control systems); Computer science; Parametric statistics; Nonparametric statistics; Process variation; Electronic circuit; Speedup; Algorithm; Statistics; Process (computing); Mathematics; Electronic engineering; Engineering; Parallel computing","score_opus":0.043919346662045056,"score_gpt":0.26113044759375326,"score_spread":0.2172111009317082,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2906644324","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005818647,0.00006088121,0.9933333,0.000029468121,0.0000050572007,0.00002552234,0.000025290972,0.00033484475,0.00036705044],"genre_scores_gemma":[0.5754285,0.00020053187,0.42246526,0.00010028627,0.00004801959,0.0003005326,0.00025154193,0.00017041316,0.0010348844],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971585,0.0012410025,0.00015632393,0.00036650902,0.00091567816,0.00016202203],"domain_scores_gemma":[0.9905376,0.007005011,0.0007787755,0.00096741586,0.0006460187,0.00006525484],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0035779285,0.0012384882,0.0010179324,0.0021828192,0.0004189708,0.0007496189,0.00092252553,0.00076998124,0.001929437],"category_scores_gemma":[0.015717283,0.00046298516,0.0014723619,0.0009470861,0.0008911429,0.0011131136,0.0011419251,0.0011881872,0.00039782096],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012952859,0.00007359218,0.0032669322,0.00016484,0.00016919398,0.0002646177,0.00011742783,0.73943806,0.03289406,0.04140538,0.00068813143,0.18138826],"study_design_scores_gemma":[0.0000047566386,0.00004028429,0.00040228106,0.000007144975,0.0000123993905,0.000064101194,0.000008530604,0.98314524,0.0061995955,0.009730274,0.00037414132,0.000011355253],"about_ca_topic_score_codex":0.0015611611,"about_ca_topic_score_gemma":0.0012408309,"teacher_disagreement_score":0.0035779285,"about_ca_system_score_codex":0.000713145,"about_ca_system_score_gemma":0.0010587379,"threshold_uncertainty_score":0.01892215},"labels":[],"label_agreement":null},{"id":"W2908171364","doi":"10.1109/tcad.2018.2890532","title":"A Novel Heuristic Search Method for Two-Level Approximate Logic Synthesis","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Complement (music); Heuristic; Set (abstract data type); Computer science; Product (mathematics); Prime (order theory); Constraint (computer-aided design); State (computer science); Algorithm; Mathematical optimization; Mathematics; Combinatorics","score_opus":0.05738437659770701,"score_gpt":0.2621432517209108,"score_spread":0.2047588751232038,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2908171364","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0066120625,0.00018335014,0.99028647,0.000059648617,0.00003180689,0.000064775566,0.000046767505,0.00058662024,0.0021285638],"genre_scores_gemma":[0.13758902,0.0001585368,0.85935616,0.000113367285,0.00003196418,0.00023268159,0.00023699718,0.0001402061,0.0021410992],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995447,0.000094737006,0.000028277165,0.00007825876,0.00019726632,0.000056757835],"domain_scores_gemma":[0.99960953,0.00019082437,0.000032724936,0.00006460614,0.00008346793,0.000018901595],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047045268,0.0007297022,0.0008571449,0.0013382082,0.0005314952,0.0007789929,0.0009597999,0.00072607264,0.0047873203],"category_scores_gemma":[0.0014159328,0.0004333559,0.0009120452,0.0010554006,0.000512964,0.00086964085,0.00077639107,0.0007158707,0.000694107],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028862208,0.00014112372,0.00068232394,0.0002963689,0.00008774713,0.00020656764,0.00013042254,0.418389,0.03351299,0.044418667,0.005154329,0.49669185],"study_design_scores_gemma":[0.00006839726,0.000067574896,0.00008097974,0.000013635222,0.00002170714,0.000091890535,0.000015739715,0.9832503,0.004269354,0.008672966,0.00343456,0.000012867335],"about_ca_topic_score_codex":0.002396853,"about_ca_topic_score_gemma":0.0030700034,"teacher_disagreement_score":0.0047873203,"about_ca_system_score_codex":0.00067023904,"about_ca_system_score_gemma":0.001388204,"threshold_uncertainty_score":0.016015172},"labels":[],"label_agreement":null},{"id":"W2929289575","doi":"10.1109/tcad.2019.2908921","title":"On Error Injection for NoC Platforms: A UVM-Based Generic Verification Environment","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Emulation; Router; Computer science; Embedded system; Error detection and correction; Network on a chip; Fault injection; Operating system; Computer network; Algorithm; Software","score_opus":0.039603583040303675,"score_gpt":0.22685687875849697,"score_spread":0.1872532957181933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2929289575","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033054367,0.00017272338,0.9567975,0.0001043321,0.000032503845,0.00019319268,0.00013175387,0.0062604756,0.0032531729],"genre_scores_gemma":[0.3816647,0.00026365404,0.6130051,0.00018171383,0.000032119147,0.00028233856,0.0003621976,0.0008317629,0.0033764765],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99655306,0.0012921819,0.00024846947,0.00053231383,0.0010927694,0.00028111864],"domain_scores_gemma":[0.99588263,0.0013089711,0.00046968414,0.0018389097,0.00041812498,0.00008167855],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0031773597,0.0010386152,0.0006143258,0.00084619963,0.00043450002,0.0010677533,0.001966379,0.000999836,0.0027327882],"category_scores_gemma":[0.0065323077,0.000391171,0.00093482673,0.00038533172,0.0013859808,0.0020275714,0.0024032576,0.0010853393,0.0006118051],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00092399865,0.0004441371,0.009197024,0.0013184773,0.00015028942,0.002039836,0.00093615113,0.23698227,0.23977639,0.16443934,0.0041347607,0.33965722],"study_design_scores_gemma":[0.00012964061,0.00085115596,0.0018086751,0.00024519415,0.00010743813,0.0016189916,0.00008907095,0.6439742,0.27367032,0.040575795,0.036836956,0.00009255838],"about_ca_topic_score_codex":0.0005554106,"about_ca_topic_score_gemma":0.00079635193,"teacher_disagreement_score":0.0031773597,"about_ca_system_score_codex":0.00065881514,"about_ca_system_score_gemma":0.0010101892,"threshold_uncertainty_score":0.016803682},"labels":[],"label_agreement":null},{"id":"W3000602293","doi":"10.1109/tcad.2020.2966448","title":"Searching for Bugs Using Probabilistic Suspect Implications","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Software Engineering Research","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Suspect; Computer science; Probabilistic logic; Set (abstract data type); Machine learning; Hyperparameter; Algorithmic program debugging; Artificial intelligence; Software bug; Data mining; Programming language; Software","score_opus":0.10228609820325334,"score_gpt":0.28921066827009445,"score_spread":0.1869245700668411,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3000602293","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26458532,0.00072647585,0.7234868,0.001298296,0.00004053731,0.00015811205,0.0008179267,0.0061023124,0.0027842321],"genre_scores_gemma":[0.8456114,0.00015577633,0.15227777,0.000121609024,0.000019164225,0.00005661129,0.0006508368,0.0001285592,0.0009781957],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99899143,0.00023087513,0.00006741744,0.0002607811,0.00036944263,0.00008014683],"domain_scores_gemma":[0.990905,0.006629077,0.00092642,0.000520407,0.00088612904,0.00013292246],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001419399,0.00091616437,0.00061450386,0.0034037298,0.0005475837,0.001138258,0.0014264095,0.0009936255,0.0026811296],"category_scores_gemma":[0.015365427,0.0005506764,0.0008086606,0.0011162934,0.0006865096,0.0025874896,0.0011371224,0.0010669698,0.00039574245],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00066514505,0.00029403198,0.09512095,0.00041662634,0.00012476233,0.00083407795,0.0007515766,0.36745003,0.009053805,0.015020754,0.0056636785,0.5046045],"study_design_scores_gemma":[0.000022653727,0.00006948395,0.0023124237,0.0000363985,0.00003130648,0.00018743446,0.00007343568,0.9786734,0.0025658032,0.015308288,0.0007043138,0.000015019436],"about_ca_topic_score_codex":0.0048921513,"about_ca_topic_score_gemma":0.01153109,"teacher_disagreement_score":0.0048921513,"about_ca_system_score_codex":0.00082289474,"about_ca_system_score_gemma":0.0014141666,"threshold_uncertainty_score":0.009727359},"labels":[],"label_agreement":null},{"id":"W3002185530","doi":"10.1109/tcad.2020.2968549","title":"Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Traveling wave; Computer science; Simulation; Electronic circuit simulation; Electrical engineering; Electronic circuit; Engineering","score_opus":0.07633249842186351,"score_gpt":0.23972731811054263,"score_spread":0.1633948196886791,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3002185530","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0096596815,0.000042330295,0.9817015,0.00008614299,0.000035907888,0.00006398735,0.0001317963,0.00049345935,0.007785173],"genre_scores_gemma":[0.3886623,0.00031416462,0.5922874,0.00012375375,0.000039982486,0.0006285288,0.0004440287,0.00047091045,0.017028907],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998136,0.000037974267,0.000010654875,0.000015778287,0.00010637489,0.000015641712],"domain_scores_gemma":[0.99964535,0.00016375982,0.000024949788,0.000060307102,0.00008802911,0.000017601289],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035821155,0.00046649398,0.00040596523,0.00039004348,0.0003357436,0.00066162867,0.00132756,0.00071598636,0.0042932034],"category_scores_gemma":[0.0012213885,0.00034545388,0.0007243507,0.00029264344,0.0003553795,0.00089006725,0.0006195059,0.0010126734,0.00080217497],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018453737,0.000042009422,0.00027608883,0.00004797535,0.000022105682,0.000068948524,0.000068042,0.9268489,0.007014012,0.05321615,0.00048729905,0.01189002],"study_design_scores_gemma":[0.0000025427667,0.000005708069,0.000011792298,0.00000239192,0.000002179341,0.000007941332,0.0000037125687,0.99589396,0.0006784188,0.0020951813,0.0012942608,0.0000018547705],"about_ca_topic_score_codex":0.004381902,"about_ca_topic_score_gemma":0.0053795367,"teacher_disagreement_score":0.004381902,"about_ca_system_score_codex":0.0006816832,"about_ca_system_score_gemma":0.0012990648,"threshold_uncertainty_score":0.014362216},"labels":[],"label_agreement":null},{"id":"W3009193187","doi":"10.1109/tcad.2020.2977605","title":"An Automated Topology Synthesis Framework for Analog Integrated Circuits","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Network topology; Topology (electrical circuits); Computer science; Algorithm; Tree (set theory); Mathematics; Engineering; Electrical engineering","score_opus":0.04061444235109959,"score_gpt":0.2629130206829645,"score_spread":0.22229857833186492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3009193187","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00044163922,0.0001358104,0.99612457,0.00003242518,0.000020559715,0.000047546255,0.000088038374,0.0013325842,0.0017768966],"genre_scores_gemma":[0.03279183,0.00041204956,0.9635423,0.000056098543,0.00004916169,0.000289894,0.00048424836,0.00031845187,0.002055976],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99920434,0.00016980639,0.000055843895,0.00011533543,0.0004044686,0.000050185434],"domain_scores_gemma":[0.9996594,0.00012590864,0.000026113008,0.00008456888,0.000088651424,0.000015392208],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008613314,0.001128539,0.0007650527,0.0015659177,0.0007094405,0.00143426,0.001810554,0.00067854347,0.0075070984],"category_scores_gemma":[0.001400461,0.00055119424,0.0015042144,0.000999345,0.0007657891,0.0013699196,0.0010598783,0.001257734,0.0023086842],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000055196022,0.00006538283,0.00021360378,0.00045624207,0.00008060108,0.00035495468,0.00015212456,0.2833542,0.025290499,0.31984803,0.0077827666,0.3623464],"study_design_scores_gemma":[0.00006556827,0.00009254759,0.00010659439,0.000095368414,0.00004568493,0.00033811427,0.000035730227,0.72769725,0.010362605,0.18475601,0.07636119,0.000043358315],"about_ca_topic_score_codex":0.0024471018,"about_ca_topic_score_gemma":0.003494444,"teacher_disagreement_score":0.0075070984,"about_ca_system_score_codex":0.0009758241,"about_ca_system_score_gemma":0.0014066825,"threshold_uncertainty_score":0.025113702},"labels":[],"label_agreement":null},{"id":"W3012508368","doi":"10.1109/tcad.2020.2982145","title":"Monitoring Aging Defects in STT-MRAMs","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Integrated Circuits and Semiconductor Failure Analysis","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada; Canada First Research Excellence Fund","keywords":"Testability; Tunnel magnetoresistance; Reliability (semiconductor); Computer science; CMOS; Scheme (mathematics); Electronic engineering; Process (computing); Spin-transfer torque; Materials science; Engineering; Reliability engineering; Power (physics); Nanotechnology; Magnetic field; Magnetization; Physics","score_opus":0.03653444929072989,"score_gpt":0.21830528285699174,"score_spread":0.18177083356626186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3012508368","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9853344,0.0002694616,0.013639418,0.000029621571,0.000011291155,0.00001626376,0.00011558085,0.00027073894,0.0003131968],"genre_scores_gemma":[0.9955848,0.000058004574,0.004091094,0.0000125693605,0.0000026519667,0.000009916289,0.000045250843,0.000007816411,0.00018804509],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985397,0.000019922647,0.000011224255,0.000034835128,0.0000669,0.000013146847],"domain_scores_gemma":[0.99937636,0.00014866098,0.00025011713,0.000060788898,0.0001413066,0.000022908684],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016195189,0.00020074446,0.00018044165,0.00042504034,0.000098957105,0.00018105088,0.00033455723,0.00031202834,0.0003373782],"category_scores_gemma":[0.0006831035,0.00007720249,0.00007982594,0.00020483007,0.00013268518,0.00039606006,0.00017963636,0.00012981279,0.000072083596],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003224366,0.00006202877,0.017444648,0.00012091644,0.000016889628,0.00028807748,0.000113445414,0.0071489317,0.93693274,0.0003071351,0.00015033779,0.037092492],"study_design_scores_gemma":[0.000012188461,0.0010671627,0.023829106,0.000009690355,0.000030550927,0.000780387,0.00006666409,0.07409381,0.89903,0.0002017163,0.0008595043,0.000019223056],"about_ca_topic_score_codex":0.00025530445,"about_ca_topic_score_gemma":0.00057171006,"teacher_disagreement_score":0.00042504034,"about_ca_system_score_codex":0.00019314354,"about_ca_system_score_gemma":0.00009672981,"threshold_uncertainty_score":0.0014014244},"labels":[],"label_agreement":null},{"id":"W3021440659","doi":"10.1109/tcad.2020.2990896","title":"SmartHeating: On the Performance and Lifetime Improvement of Self-Healing SSDs","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Data Storage Technologies","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"St. Francis Xavier University","funders":"Fundamental Research Funds for the Central Universities; Natural Science Foundation of Hubei Province; National Natural Science Foundation of China","keywords":"Flash memory; Flash (photography); Computer science; Reliability (semiconductor); Overhead (engineering); Flash file system; Embedded system; Computer hardware; NAND gate; Dwell time; Reliability engineering; Logic gate; Computer memory; Operating system; Semiconductor memory; Algorithm; Engineering; Power (physics)","score_opus":0.033827821453744855,"score_gpt":0.2232374552513742,"score_spread":0.18940963379762935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3021440659","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9394109,0.003788816,0.05288562,0.00013309903,0.00006486507,0.000040001138,0.00009248236,0.0020847553,0.0014993842],"genre_scores_gemma":[0.9907783,0.00029322464,0.00825341,0.000046368375,0.000018376733,0.000008950093,0.00005912416,0.000040450544,0.00050177163],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998184,0.00001680699,0.000011813852,0.000052615866,0.00006165684,0.000038747956],"domain_scores_gemma":[0.9995815,0.000102675396,0.00005156368,0.00011811072,0.00011643826,0.000029684665],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021757762,0.00036605034,0.0003209047,0.00028901672,0.00021170867,0.00024593793,0.0006959537,0.00024238924,0.000998052],"category_scores_gemma":[0.00053052546,0.00013028401,0.00019067641,0.00025525186,0.00023685444,0.00096015295,0.0004463843,0.00021866405,0.00019218423],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005981504,0.00016006503,0.0055334144,0.00024713718,0.000049409668,0.00021331657,0.00020266407,0.038491007,0.7310178,0.00083525025,0.001467186,0.22118458],"study_design_scores_gemma":[0.000055375804,0.0014114534,0.008189385,0.000016462234,0.00010005158,0.0005665738,0.00009583432,0.32353726,0.6597876,0.0010109614,0.005173795,0.000055250886],"about_ca_topic_score_codex":0.00061795465,"about_ca_topic_score_gemma":0.00063299446,"teacher_disagreement_score":0.000998052,"about_ca_system_score_codex":0.0003027121,"about_ca_system_score_gemma":0.0001637249,"threshold_uncertainty_score":0.0033388138},"labels":[],"label_agreement":null},{"id":"W3032902986","doi":"10.1109/tcad.2020.3012210","title":"Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems; National Science Foundation","keywords":"Computer science; Memory bandwidth; Bandwidth (computing); Bandwidth throttling; Parallel computing; Central processing unit; Profiling (computer programming); Kernel (algebra); Embedded system; Operating system; Computer network","score_opus":0.033058374834083935,"score_gpt":0.24583730397931516,"score_spread":0.21277892914523122,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3032902986","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47049198,0.0015676437,0.5178914,0.0003023045,0.00010748665,0.00007169502,0.00013257485,0.004866656,0.004568283],"genre_scores_gemma":[0.9771243,0.000098249504,0.022031646,0.00004003903,0.0000104974915,0.00002469805,0.000047155827,0.00007709133,0.0005463845],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99928063,0.00014585331,0.000043225147,0.00016549867,0.00018913217,0.00017565051],"domain_scores_gemma":[0.9988136,0.00025138943,0.0002862777,0.00035561202,0.00021565997,0.00007749578],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005686187,0.0008278145,0.0003758818,0.0010696857,0.00043811827,0.00075499073,0.0012153307,0.00035481263,0.000819134],"category_scores_gemma":[0.002662723,0.00028969286,0.00022627272,0.00055066595,0.00038166903,0.0011251009,0.00068953104,0.00056119385,0.00019403399],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013134986,0.00027223243,0.014096194,0.00018774875,0.000109777015,0.00034410876,0.00040565451,0.530379,0.19015045,0.007849324,0.0029447488,0.25194734],"study_design_scores_gemma":[0.000013837594,0.00009039869,0.0015368941,0.000013538217,0.000023073293,0.0000759982,0.000042755186,0.95855314,0.036197457,0.0017111987,0.001722574,0.000019234016],"about_ca_topic_score_codex":0.003968998,"about_ca_topic_score_gemma":0.006301431,"teacher_disagreement_score":0.003968998,"about_ca_system_score_codex":0.001001606,"about_ca_system_score_gemma":0.0010038749,"threshold_uncertainty_score":0.007891774},"labels":[],"label_agreement":null},{"id":"W3036728738","doi":"10.1109/tcad.2020.3003906","title":"A Design Framework for Invertible Logic","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Precursory Research for Embryonic Science and Technology; Ministry of Education, Culture, Sports, Science and Technology; Canon Medical Systems Corporation","keywords":"SystemC; Computer science; Logic synthesis; Invertible matrix; Stochastic computing; Logic family; Sequential logic; Field-programmable gate array; Probabilistic logic; Digital electronics; Theoretical computer science; Logic gate; Computer engineering; Computer architecture; Electronic circuit; Algorithm; Parallel computing; Embedded system; Mathematics; Engineering; Computation","score_opus":0.062238130245596754,"score_gpt":0.23381927871655434,"score_spread":0.17158114847095757,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3036728738","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00617199,0.00017541272,0.9822466,0.00016427145,0.000037125257,0.000059727805,0.000053683023,0.0006622931,0.010428917],"genre_scores_gemma":[0.34449664,0.00047498665,0.6443714,0.00028453968,0.0000649632,0.0002850428,0.00013563894,0.00027485084,0.009611956],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99970883,0.000057705776,0.000014254632,0.000046929592,0.00014016723,0.00003210625],"domain_scores_gemma":[0.99986017,0.000051422852,0.000011395756,0.000037069094,0.000031825508,0.000008066295],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004385917,0.00037089875,0.00023772457,0.00033645766,0.00040381844,0.0007237128,0.00092557975,0.0005564794,0.005491933],"category_scores_gemma":[0.00058562227,0.00026562635,0.00053412974,0.00019034851,0.00071083085,0.00088387425,0.00059203355,0.00093987526,0.0008451718],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031234875,0.000030942363,0.000108197804,0.0001443545,0.000013967288,0.00014010066,0.000120036326,0.080921225,0.02871517,0.84747463,0.0015372535,0.040762927],"study_design_scores_gemma":[0.000052377847,0.00020532607,0.00008800218,0.000047256486,0.000028855342,0.00030449496,0.00004038204,0.61890954,0.024767376,0.27907085,0.07645313,0.00003237901],"about_ca_topic_score_codex":0.00070121716,"about_ca_topic_score_gemma":0.0012918992,"teacher_disagreement_score":0.005491933,"about_ca_system_score_codex":0.0005406433,"about_ca_system_score_gemma":0.0007324356,"threshold_uncertainty_score":0.018372357},"labels":[],"label_agreement":null},{"id":"W3087976346","doi":"10.1109/tcad.2020.3025068","title":"An LDE-Aware <i>g</i> <sub> <i>m</i> </sub>/<i>I</i> <sub> <i>D</i> </sub>-Based Hybrid Sizing Method for Analog Integrated Circuits","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Sizing; Sensitivity (control systems); Computer science; Algorithm; Computation; Electronic circuit; Topology (electrical circuits); Mathematics; Electronic engineering; Engineering; Electrical engineering; Combinatorics","score_opus":0.0300492102004446,"score_gpt":0.23417788038704782,"score_spread":0.20412867018660322,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3087976346","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006279443,0.00009609493,0.99022967,0.00005217048,0.000015195018,0.000034045763,0.00005212895,0.00036734727,0.0028738733],"genre_scores_gemma":[0.22133905,0.00014653328,0.7730435,0.00016018945,0.00002554946,0.00014988794,0.00024056919,0.00020749004,0.0046872473],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997198,0.000052226555,0.000014245072,0.00007139872,0.00012554704,0.000016737562],"domain_scores_gemma":[0.9997204,0.0001089454,0.00003817052,0.000045146604,0.00007781048,0.000009506697],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029212885,0.00075689255,0.00048531077,0.0005712547,0.00031180796,0.0006582506,0.0009077819,0.0005052504,0.0027253754],"category_scores_gemma":[0.0007057176,0.00037707167,0.00060409016,0.0004742992,0.00026296865,0.0009410469,0.0006400556,0.0005797667,0.0005421744],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000920362,0.000096182586,0.0008586865,0.00023964013,0.00008234994,0.00009318585,0.00011971795,0.5085942,0.16556251,0.014881808,0.0030352229,0.30634442],"study_design_scores_gemma":[0.000013189454,0.000046211404,0.00020816532,0.000010429499,0.000021446893,0.00006464603,0.000014961626,0.967363,0.02535141,0.0029734692,0.003922246,0.00001086915],"about_ca_topic_score_codex":0.0013035156,"about_ca_topic_score_gemma":0.004018976,"teacher_disagreement_score":0.0027253754,"about_ca_system_score_codex":0.00057330617,"about_ca_system_score_gemma":0.000747198,"threshold_uncertainty_score":0.009117246},"labels":[],"label_agreement":null},{"id":"W3099119422","doi":"10.1109/tcad.2020.3037310","title":"A Deflection-Based Deadlock Recovery Framework to Achieve High Throughput for Faulty NoCs","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; National Key Research and Development Program of China; Natural Science Foundation of Guangdong Province; Nova; Ministry of Science and Technology of the People's Republic of China; Chinese Academy of Sciences; National Natural Science Foundation of China","keywords":"Deadlock prevention algorithms; Deadlock; Computer science; Throughput; Distributed computing; Computer network; Network packet; Latency (audio); Concurrency control; Wireless; Database transaction","score_opus":0.05258363901333988,"score_gpt":0.2568730001466262,"score_spread":0.2042893611332863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3099119422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021859927,0.0005451081,0.97295713,0.00016372811,0.00008779981,0.00008127374,0.00004604162,0.0022125968,0.0020463276],"genre_scores_gemma":[0.6517349,0.0006547016,0.34263402,0.00020220102,0.00007502623,0.00021991854,0.00020123646,0.00023733053,0.0040405625],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995679,0.00007062262,0.00002972029,0.00007692113,0.00015845646,0.000096330856],"domain_scores_gemma":[0.9994906,0.00012336763,0.000050743718,0.00010442831,0.00018539184,0.00004535223],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008400993,0.00061890273,0.00047257147,0.00066288945,0.00076018256,0.0006164091,0.0015377122,0.00056622823,0.0020153201],"category_scores_gemma":[0.0012002039,0.00022808897,0.00046267282,0.00038137136,0.000656152,0.00093078153,0.0013808951,0.00089227926,0.00035592233],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035806472,0.00018281827,0.0017254944,0.0003926435,0.000080259044,0.000477477,0.0003649983,0.47596884,0.19667488,0.07365089,0.0067877667,0.24333587],"study_design_scores_gemma":[0.000038968676,0.00018962327,0.00029603558,0.000023520886,0.00004101665,0.00016475854,0.00005144739,0.946295,0.02899056,0.015663292,0.008198103,0.000047614103],"about_ca_topic_score_codex":0.0021568122,"about_ca_topic_score_gemma":0.0031288425,"teacher_disagreement_score":0.0021568122,"about_ca_system_score_codex":0.0008590275,"about_ca_system_score_gemma":0.0016041251,"threshold_uncertainty_score":0.006741941},"labels":[],"label_agreement":null},{"id":"W3119147336","doi":"10.1109/tcad.2021.3091436","title":"Noise Sensitivity-Based Energy Efficient and Robust Adversary Detection in Neural Networks","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Adversarial Robustness in Machine Learning","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institute for Advanced Research; National Science Foundation","keywords":"Detector; Computer science; MNIST database; Subnetwork; Artificial intelligence; Robustness (evolution); Artificial neural network; Adversarial system; Convolutional neural network; Deep learning; Inference; Computer engineering; Telecommunications","score_opus":0.019666066305374482,"score_gpt":0.21438165053981104,"score_spread":0.19471558423443655,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3119147336","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034552738,0.00049927173,0.96144557,0.000250083,0.000052795374,0.000044828434,0.00006537732,0.0008477802,0.0022415617],"genre_scores_gemma":[0.85800225,0.00038457167,0.13837261,0.00025276328,0.000046793793,0.00008605325,0.00014761137,0.0001409989,0.0025664568],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989813,0.00024074904,0.000047990638,0.00024103576,0.00037338186,0.00011555607],"domain_scores_gemma":[0.9982231,0.00097370567,0.00020635998,0.00029347604,0.00024526802,0.00005808994],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012891982,0.0011924919,0.00090919586,0.000643382,0.00048244465,0.0008405809,0.0016976625,0.0010122934,0.0013128201],"category_scores_gemma":[0.006086328,0.00051977334,0.0005702323,0.0004460759,0.0014989967,0.0021733865,0.0021369704,0.0018355971,0.00040772898],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014647604,0.0000593049,0.000698126,0.00007937703,0.000054319964,0.000093020724,0.00005737622,0.90064096,0.017083406,0.017724516,0.0012778384,0.062085263],"study_design_scores_gemma":[0.0000035888352,0.000032064636,0.000102470425,0.0000075256175,0.000007811834,0.000035637622,0.000005435516,0.9863306,0.0069870106,0.0061386554,0.00034184736,0.0000073235624],"about_ca_topic_score_codex":0.0018673696,"about_ca_topic_score_gemma":0.0024243998,"teacher_disagreement_score":0.0018673696,"about_ca_system_score_codex":0.0013720948,"about_ca_system_score_gemma":0.00089074095,"threshold_uncertainty_score":0.009955347},"labels":[],"label_agreement":null},{"id":"W3160865949","doi":"10.1109/tcad.2021.3079126","title":"Algorithm Selection Framework for Legalization Using Deep Convolutional Neural Networks and Transfer Learning","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Conselho Nacional de Desenvolvimento Científico e Tecnológico; Natural Sciences and Engineering Research Council of Canada; Coordenação de Aperfeiçoamento de Pessoal de Nível Superior","keywords":"Legalization; Convolutional neural network; Computer science; Transfer of learning; Artificial intelligence; Routing (electronic design automation); Selection (genetic algorithm); Artificial neural network; Deep learning; Algorithm; Machine learning; Displacement (psychology); Embedded system","score_opus":0.0413645283119608,"score_gpt":0.25118282700599187,"score_spread":0.20981829869403107,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3160865949","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04962398,0.00039088886,0.94191116,0.00023290455,0.00004058599,0.00013633938,0.00009688289,0.005239096,0.0023280762],"genre_scores_gemma":[0.6169417,0.00023025727,0.37669617,0.0003262012,0.000052563326,0.00023430256,0.0005757153,0.0004869881,0.0044560297],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989833,0.00021994246,0.000061686944,0.00024876394,0.00035779123,0.00012856198],"domain_scores_gemma":[0.99873203,0.00042250205,0.00018720527,0.0002123372,0.00038859536,0.000057406844],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016795923,0.0010066796,0.0009777141,0.0012674001,0.00044025254,0.0009166827,0.001984282,0.0008660945,0.0025242153],"category_scores_gemma":[0.003510339,0.00043028116,0.0007279849,0.0005879827,0.0007168415,0.0015755832,0.000818532,0.0013005642,0.0006239655],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018379603,0.00018237806,0.0029688885,0.00008187711,0.000063284024,0.00012186769,0.00008455435,0.59370816,0.0113503365,0.00985728,0.0044161784,0.37698144],"study_design_scores_gemma":[0.000008453798,0.000027351023,0.000089833,0.0000029753835,0.00000534417,0.000014188684,0.0000047918584,0.99410677,0.0033993158,0.0018644931,0.0004730182,0.0000034718248],"about_ca_topic_score_codex":0.0053782687,"about_ca_topic_score_gemma":0.008477981,"teacher_disagreement_score":0.0053782687,"about_ca_system_score_codex":0.0018192009,"about_ca_system_score_gemma":0.0018669039,"threshold_uncertainty_score":0.013199329},"labels":[],"label_agreement":null},{"id":"W3176877422","doi":"10.1109/tcad.2021.3093016","title":"An Efficient EM-Based Synthesis Technique for Single-Band and Dual-Band Waveguide Filters","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Microwave Engineering and Waveguides","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Prototype filter; Filter (signal processing); Waveguide filter; m-derived filter; Filter design; Computer science; Network synthesis filters; Multi-band device; Electronic engineering; Dual (grammatical number); Band-pass filter; Constant k filter; Ideal (ethics); Electronic filter topology; Topology (electrical circuits); Telecommunications; Engineering; Electrical engineering","score_opus":0.024515815378432653,"score_gpt":0.21396046702181037,"score_spread":0.18944465164337773,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3176877422","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020392777,0.00020829226,0.9707789,0.000069906026,0.000054096006,0.000044619268,0.00005116732,0.0004264336,0.007973902],"genre_scores_gemma":[0.18530329,0.00031061895,0.8075468,0.000054162265,0.000038115075,0.00011330935,0.00011135888,0.00013879007,0.006383579],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99986017,0.000016524167,0.000009161393,0.000025463294,0.00007267126,0.000015987891],"domain_scores_gemma":[0.9998933,0.000024149094,0.000026990974,0.000017725066,0.000032852193,0.000004911111],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017545608,0.00047662447,0.00024307125,0.00040581822,0.00027033634,0.0003336781,0.00034901695,0.00029829727,0.0019131984],"category_scores_gemma":[0.00028155235,0.00027675516,0.00043215047,0.00024033172,0.00028570936,0.0003856599,0.00031506483,0.00046662337,0.000869237],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000082250684,0.00003461247,0.00020050978,0.00023019382,0.00002609937,0.000117772375,0.00010063274,0.015725607,0.8689609,0.027630249,0.00084794493,0.086043224],"study_design_scores_gemma":[0.000056557677,0.00034657013,0.00037760806,0.00004393963,0.000050139734,0.0006083975,0.00004582378,0.1534693,0.7969731,0.0047631864,0.04323098,0.000034439934],"about_ca_topic_score_codex":0.00026534058,"about_ca_topic_score_gemma":0.0006112246,"teacher_disagreement_score":0.0019131984,"about_ca_system_score_codex":0.000281087,"about_ca_system_score_gemma":0.00036057545,"threshold_uncertainty_score":0.006400287},"labels":[],"label_agreement":null},{"id":"W3177672515","doi":"10.1109/tcad.2020.3031240","title":"Enhancing the Utilization of Processing Elements in Spatial Deep Neural Network Accelerators","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Dataflow; Speedup; Computation; Pruning; Bandwidth (computing); Overhead (engineering); Artificial neural network; Memory bandwidth; Efficient energy use; Computer engineering; Computer architecture; Distributed computing; Embedded system; Parallel computing; Artificial intelligence; Computer network; Algorithm; Engineering","score_opus":0.06024876581410656,"score_gpt":0.26575548405747257,"score_spread":0.205506718243366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3177672515","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2874242,0.001424281,0.68862545,0.00045271136,0.00023033691,0.000085318505,0.00023158744,0.0046975487,0.016828585],"genre_scores_gemma":[0.7790716,0.00037093414,0.21352638,0.00019830263,0.000030179302,0.000077701756,0.00030984462,0.00011832679,0.0062966556],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999819,0.000018695317,0.00001509443,0.000040088158,0.00006754417,0.000039500308],"domain_scores_gemma":[0.9997421,0.000064640095,0.000040529976,0.00005383337,0.00008420477,0.000014649561],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019217198,0.00050090015,0.00019888197,0.00041170328,0.00025249805,0.00042147262,0.0010207653,0.00026061645,0.0037853173],"category_scores_gemma":[0.0005036991,0.00020245,0.00031390748,0.00046759026,0.00022060027,0.0010353245,0.0004116793,0.00035193347,0.00063590484],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00067215296,0.00030731215,0.004719378,0.0006725226,0.00011577919,0.00043082715,0.0001625347,0.14119056,0.30317205,0.017883258,0.009070963,0.5216026],"study_design_scores_gemma":[0.00006483113,0.0007796916,0.0025018717,0.000054689743,0.00010252802,0.00044692907,0.00007407352,0.7649131,0.20001203,0.006394659,0.024622608,0.00003301485],"about_ca_topic_score_codex":0.001692368,"about_ca_topic_score_gemma":0.004447702,"teacher_disagreement_score":0.0037853173,"about_ca_system_score_codex":0.0005481338,"about_ca_system_score_gemma":0.00089022,"threshold_uncertainty_score":0.012663126},"labels":[],"label_agreement":null},{"id":"W3197603378","doi":"10.1109/tcad.2021.3109863","title":"RLPlace: Using Reinforcement Learning and Smart Perturbations to Optimize FPGA Placement","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":43,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Vector Institute; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Huawei Technologies; VMware; Google","keywords":"Field-programmable gate array; Computer science; Reinforcement learning; Simulated annealing; Quality (philosophy); Parallel computing; Algorithm; Artificial intelligence; Embedded system","score_opus":0.03147460674607729,"score_gpt":0.23712456196530796,"score_spread":0.20564995521923066,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3197603378","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056072775,0.00034157868,0.93525743,0.00017656208,0.00008790765,0.00008989084,0.000051371768,0.0047238497,0.003198665],"genre_scores_gemma":[0.755364,0.00013830367,0.24122077,0.00015049161,0.000036169276,0.00012391528,0.000095991294,0.00027554564,0.0025948777],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999668,0.00009108852,0.000016423326,0.00007549063,0.00010731377,0.00004161306],"domain_scores_gemma":[0.9994061,0.0002629997,0.00011324839,0.00009212123,0.00008521397,0.0000403047],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056992745,0.00090025325,0.00054366345,0.000387957,0.00024094846,0.0004874276,0.0012779412,0.0007100036,0.001905255],"category_scores_gemma":[0.001858188,0.0003425185,0.0003934884,0.00026106808,0.0005705514,0.0006035857,0.0007330666,0.0008278038,0.0004648677],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011130446,0.00006641262,0.0006445932,0.000052026742,0.00004032822,0.000069915484,0.000037293314,0.90247643,0.0087784175,0.0023951835,0.0009858494,0.08434227],"study_design_scores_gemma":[0.000017567952,0.00007146657,0.00007698964,0.0000035866303,0.0000063723282,0.00001550028,0.0000045606475,0.9957996,0.0027491718,0.0006836547,0.00056641793,0.000005092338],"about_ca_topic_score_codex":0.0034753315,"about_ca_topic_score_gemma":0.004194981,"teacher_disagreement_score":0.0034753315,"about_ca_system_score_codex":0.00066060014,"about_ca_system_score_gemma":0.000864944,"threshold_uncertainty_score":0.006910205},"labels":[],"label_agreement":null},{"id":"W3209162960","doi":"10.1109/tcad.2021.3123056","title":"Automatic Construction of Predictable and High-Performance Cache Coherence Protocols for Multicore Real-Time Systems","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Cache coherence; MESI protocol; MESIF protocol; Cache; Predictability; Bus sniffing; Multi-core processor; Protocol (science); Distributed computing; Implementation; Embedded system; Cache algorithms; Computer architecture; Operating system; CPU cache; Programming language","score_opus":0.03260083596461848,"score_gpt":0.25203253731462505,"score_spread":0.21943170135000656,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3209162960","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.078725584,0.0001554637,0.90715104,0.00012982098,0.000060383936,0.00033073948,0.00041295125,0.010404207,0.002629783],"genre_scores_gemma":[0.3714195,0.00016866188,0.62319446,0.00007856172,0.00001741342,0.00054151757,0.0014841361,0.0014013846,0.001694412],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980457,0.00044678943,0.0001974365,0.0003112048,0.00081420626,0.00018482817],"domain_scores_gemma":[0.9959508,0.0021019876,0.0004430643,0.00061646727,0.00080518244,0.00008241852],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017413642,0.00096493226,0.00047296015,0.0006489018,0.00049789547,0.0009710083,0.0013534487,0.00071268977,0.0016298278],"category_scores_gemma":[0.0057342607,0.00082782627,0.0010245513,0.0003740769,0.0010501466,0.0011522225,0.0010817642,0.00113816,0.0004520889],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037685054,0.00031882897,0.005806805,0.0012170442,0.00017652962,0.00077210856,0.0007139591,0.62369835,0.1733918,0.05580975,0.0047538728,0.13296415],"study_design_scores_gemma":[0.000089080575,0.00017516792,0.00040288334,0.00004516852,0.00005391856,0.000104411374,0.0000827673,0.87247807,0.11073031,0.008500534,0.0073053148,0.000032297543],"about_ca_topic_score_codex":0.0017017939,"about_ca_topic_score_gemma":0.0027669286,"teacher_disagreement_score":0.0017413642,"about_ca_system_score_codex":0.00096030894,"about_ca_system_score_gemma":0.0028301212,"threshold_uncertainty_score":0.009209335},"labels":[],"label_agreement":null},{"id":"W4210921032","doi":"10.1109/tcad.2022.3149850","title":"Design of Time-Mode PI Controller for Switched-Capacitor DC/DC Converter Using Differential Evolution Algorithm—A Design Methodology","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced DC-DC Converters","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Pulse-width modulation; PID controller; Controller (irrigation); Capacitor; Control theory (sociology); Algorithm; Computer science; Switched capacitor; Inductor; Pulse-frequency modulation; Electronic engineering; Pulse (music); Voltage; Mathematics; Electrical engineering; Engineering; Control engineering; Control (management); Pulse-amplitude modulation; Temperature control","score_opus":0.061447565940908916,"score_gpt":0.2598115932038228,"score_spread":0.19836402726291388,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4210921032","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004802703,0.000115541865,0.99101734,0.000037618534,0.000022383354,0.00006940136,0.000013214241,0.00027565795,0.003646136],"genre_scores_gemma":[0.3428157,0.00032805742,0.650703,0.00008251457,0.000028571125,0.00038489478,0.00007551813,0.00006192558,0.0055198167],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997863,0.000026661432,0.000010538432,0.00004060493,0.00012060516,0.000015351588],"domain_scores_gemma":[0.9998864,0.000026329664,0.000015313262,0.000010798565,0.00005594616,0.0000052850714],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029098807,0.00039366094,0.00029508737,0.00030699465,0.00035349757,0.0006664212,0.0007953671,0.00042083891,0.0017644698],"category_scores_gemma":[0.00036166314,0.0002235148,0.00030809885,0.00023273587,0.00024974108,0.00030131993,0.0002129513,0.00046785374,0.0003465571],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009226375,0.00012934174,0.0007774075,0.00049395027,0.00011511476,0.00028443802,0.0002287846,0.447964,0.14238156,0.051210977,0.0020985708,0.35422355],"study_design_scores_gemma":[0.000033897464,0.00015959791,0.00023294846,0.000023076791,0.00002224785,0.00014208422,0.000017810216,0.9610244,0.024813876,0.0026251653,0.010891431,0.000013517046],"about_ca_topic_score_codex":0.0013623312,"about_ca_topic_score_gemma":0.0014216969,"teacher_disagreement_score":0.0017644698,"about_ca_system_score_codex":0.00048463535,"about_ca_system_score_gemma":0.00069956743,"threshold_uncertainty_score":0.005902767},"labels":[],"label_agreement":null},{"id":"W4213423202","doi":"10.1109/tcad.2022.3153437","title":"Analog Integrated Circuit Topology Synthesis With Deep Reinforcement Learning","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Newfoundland and Labrador; Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Network topology; Computer science; Reinforcement learning; Operational amplifier; Topology (electrical circuits); Circuit design; Computer engineering; Physical design; Electronic engineering; Computer architecture; Amplifier; Artificial intelligence; Engineering; Electrical engineering; CMOS; Embedded system","score_opus":0.021714337896414457,"score_gpt":0.20268336025317465,"score_spread":0.1809690223567602,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4213423202","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008165795,0.00013427224,0.98821276,0.000044817487,0.000020199708,0.000035936075,0.000024618694,0.0008231772,0.0025384543],"genre_scores_gemma":[0.5288992,0.00015514047,0.4672507,0.00010155438,0.00002559536,0.00018372295,0.00014534623,0.00018570408,0.0030530263],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99975497,0.00004749797,0.000014148064,0.000057324094,0.00009679481,0.000029221379],"domain_scores_gemma":[0.9996419,0.00015957313,0.000039818402,0.000058388046,0.00008318566,0.000017178976],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043237853,0.0006965844,0.00044978684,0.00044427085,0.00023361939,0.00041035455,0.00087859266,0.00048691424,0.002771278],"category_scores_gemma":[0.0009311674,0.00032610513,0.0005196889,0.00030286913,0.0003941254,0.0005337071,0.00056056835,0.0007364398,0.0003825898],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004285854,0.000040448835,0.00033914423,0.000094007264,0.000032288197,0.0000651711,0.000036432237,0.8003977,0.012463194,0.0070137773,0.0008128582,0.17866214],"study_design_scores_gemma":[0.000008413676,0.000026086,0.000033575074,0.000003687646,0.0000056936024,0.000014859996,0.0000029394198,0.9945985,0.002241363,0.0023188319,0.00074327696,0.0000026842656],"about_ca_topic_score_codex":0.0019303213,"about_ca_topic_score_gemma":0.002938525,"teacher_disagreement_score":0.002771278,"about_ca_system_score_codex":0.0006423564,"about_ca_system_score_gemma":0.00075467816,"threshold_uncertainty_score":0.009270906},"labels":[],"label_agreement":null},{"id":"W4251811355","doi":"10.1109/tcad.2005.852665","title":"Analysis and verification of power grids considering process-induced leakage-current variations","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage drop; Monte Carlo method; Threshold voltage; Transistor; Voltage; Grid; Scaling; Electronic engineering; Log-normal distribution; Exponential function; Leakage (economics); Computer science; Logarithm; Electrical engineering; Mathematics; Engineering; Statistics","score_opus":0.024773133409839262,"score_gpt":0.2322803198118872,"score_spread":0.20750718640204796,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251811355","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06774571,0.00008799302,0.9308829,0.000061827806,0.000007977292,0.00002877592,0.000046483518,0.00039592048,0.00074247835],"genre_scores_gemma":[0.92570007,0.000100675315,0.07358126,0.000025422296,0.0000092977625,0.000058056965,0.00008490787,0.00007092357,0.00036950334],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99834,0.00057001284,0.00006684911,0.00018709019,0.0007249026,0.00011109026],"domain_scores_gemma":[0.99026525,0.007455684,0.0007345545,0.000697385,0.00077898253,0.00006826358],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020716062,0.0005122645,0.00061161944,0.00053444447,0.00032562547,0.0006950562,0.0010218935,0.0005962041,0.0006298093],"category_scores_gemma":[0.013590765,0.00043976473,0.0005473447,0.00060996006,0.0011712556,0.0011004752,0.000607202,0.0006191414,0.00010370498],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028102786,0.000009189603,0.0010909531,0.000018988874,0.000014692914,0.00005648012,0.0000180657,0.98162776,0.0024639913,0.006971159,0.000076260345,0.0076243253],"study_design_scores_gemma":[0.0000026506755,0.000007762393,0.00011749173,0.0000011094598,0.0000020022605,0.00001181837,0.0000022979666,0.9959649,0.0013413755,0.0024811851,0.00006609357,0.0000013124971],"about_ca_topic_score_codex":0.003653254,"about_ca_topic_score_gemma":0.0025965504,"teacher_disagreement_score":0.003653254,"about_ca_system_score_codex":0.0011517633,"about_ca_system_score_gemma":0.0014465372,"threshold_uncertainty_score":0.010955811},"labels":[],"label_agreement":null},{"id":"W4285133403","doi":"10.1109/tcad.2022.3174165","title":"Accurate Simulation of High-Gain MMIC Amplifiers With Microstrip-Type Transistors","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Microwave Engineering and Waveguides","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"National Research Council Canada; Herzberg Institute of Astrophysics; University of Victoria","funders":"Sichuan Province Science and Technology Support Program; China Scholarship Council; National Natural Science Foundation of China","keywords":"Monolithic microwave integrated circuit; Transistor; Microstrip; Amplifier; Schematic; Electronic engineering; Integrated circuit; Electrical engineering; Engineering; CMOS; Voltage","score_opus":0.02289682193903747,"score_gpt":0.20749487554141802,"score_spread":0.18459805360238055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285133403","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48748484,0.0003366342,0.48531878,0.00028852164,0.00006141146,0.000076531156,0.00041019986,0.0013095511,0.024713451],"genre_scores_gemma":[0.95924914,0.00015071688,0.037599966,0.00003570654,0.000009271677,0.000053683,0.00012409981,0.000073604584,0.0027038495],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99983156,0.000035803372,0.0000073295273,0.00001662766,0.000086199965,0.000022520622],"domain_scores_gemma":[0.9995989,0.00019805215,0.000040453357,0.000054324075,0.00009560841,0.000012758697],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023143957,0.0003675065,0.00024080423,0.00017715311,0.00019079134,0.0005003738,0.00059609866,0.00066018506,0.0013942834],"category_scores_gemma":[0.0009947484,0.00025180425,0.00028086573,0.00027558187,0.00023001124,0.0005152092,0.00021323982,0.00038114327,0.00032511333],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042867734,0.00002283834,0.00079818926,0.00004041664,0.000016646776,0.000079228965,0.00007195568,0.96717703,0.023633484,0.003850963,0.00026329583,0.004003009],"study_design_scores_gemma":[0.000004407542,0.00001864902,0.00017348178,0.0000025664483,0.000003213379,0.000011574482,0.000008343914,0.9933808,0.005728307,0.00025496935,0.00041141253,0.000002326225],"about_ca_topic_score_codex":0.002623253,"about_ca_topic_score_gemma":0.0025164606,"teacher_disagreement_score":0.002623253,"about_ca_system_score_codex":0.00055796147,"about_ca_system_score_gemma":0.00035343287,"threshold_uncertainty_score":0.0052160025},"labels":[],"label_agreement":null},{"id":"W4291653263","doi":"10.1109/tcad.2022.3198907","title":"Tinkertoy: Build Your Own Operating Systems for IoT Devices","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"IoT and Edge/Fog Computing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Embedded operating system; Embedded system; Computer science; Internet of Things; Operating system; Architecture; Software","score_opus":0.056192575191476496,"score_gpt":0.2591791094307153,"score_spread":0.20298653423923882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4291653263","genre_codex":"methods","genre_gemma":"software","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"software","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015736017,0.0018654807,0.5169093,0.00084706105,0.0016756494,0.0013546717,0.0019438874,0.43328723,0.0263807],"genre_scores_gemma":[0.14193489,0.0034212498,0.61867416,0.0032584504,0.00062197837,0.0024446128,0.017009778,0.14447333,0.06816152],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9979532,0.00018793276,0.00020126815,0.00036500467,0.0008945768,0.00039791493],"domain_scores_gemma":[0.9964849,0.0007497196,0.00028852723,0.0010517605,0.00084373227,0.00058128237],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029749589,0.0020453238,0.0007001364,0.0014661889,0.0008815285,0.00202965,0.0035041946,0.0012458717,0.012698556],"category_scores_gemma":[0.008754362,0.0016626638,0.0012096133,0.0005611681,0.0012758937,0.006969229,0.0047220094,0.0056263,0.00998761],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015565256,0.0006038335,0.0074574095,0.0011432448,0.00025915608,0.0008663766,0.0013395521,0.0068792035,0.050302878,0.021655537,0.46796638,0.43997],"study_design_scores_gemma":[0.0004631812,0.00057997205,0.0062673227,0.000662784,0.00024993188,0.0015821585,0.0002422402,0.090679996,0.09284458,0.020329248,0.78549004,0.0006084554],"about_ca_topic_score_codex":0.0019904417,"about_ca_topic_score_gemma":0.0020685499,"teacher_disagreement_score":0.012698556,"about_ca_system_score_codex":0.0010769546,"about_ca_system_score_gemma":0.002953635,"threshold_uncertainty_score":0.042480946},"labels":[],"label_agreement":null},{"id":"W4293243601","doi":"10.1109/tcad.2022.3197986","title":"Bits-Ensemble: Toward Light-Weight Robust Deep Ensemble by Bits-Sharing","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Adversarial Robustness in Machine Learning","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Robustness (evolution); Decoding methods; Ensemble forecasting; Security token; Algorithm; Artificial intelligence","score_opus":0.0333859136588336,"score_gpt":0.23257715355050643,"score_spread":0.1991912398916728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4293243601","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016185058,0.00024666163,0.9800694,0.00019759237,0.000067093555,0.00004834402,0.0001271056,0.0016753756,0.0013834325],"genre_scores_gemma":[0.53421503,0.00045226212,0.4562004,0.00071328174,0.00017484555,0.00029854837,0.0010305166,0.0006128348,0.006302261],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984363,0.00038437144,0.00008935578,0.0003363259,0.00056954287,0.00018414206],"domain_scores_gemma":[0.9976629,0.000568908,0.00018495033,0.00095594756,0.0004904485,0.0001368607],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00194563,0.0015166698,0.0016310588,0.0006953312,0.00088078243,0.001386977,0.002707917,0.0013304657,0.0035981575],"category_scores_gemma":[0.0061265454,0.0005346294,0.0007963599,0.0009474729,0.0012262873,0.0050451965,0.0048321127,0.0025733404,0.0013853519],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052846374,0.0001424024,0.0011514806,0.000090782996,0.00015263625,0.0001300658,0.0002067585,0.5786473,0.01663985,0.03939481,0.009347879,0.35356754],"study_design_scores_gemma":[0.000012551528,0.00005160472,0.00007446821,0.000008230363,0.000013496989,0.000031132357,0.000016595597,0.97479635,0.0059021963,0.017563157,0.0015143463,0.000015831492],"about_ca_topic_score_codex":0.0024189649,"about_ca_topic_score_gemma":0.003172054,"teacher_disagreement_score":0.0035981575,"about_ca_system_score_codex":0.0009336549,"about_ca_system_score_gemma":0.0013899972,"threshold_uncertainty_score":0.012037039},"labels":[],"label_agreement":null},{"id":"W4293243668","doi":"10.1109/tcad.2022.3197693","title":"Online Reset for Signal Temporal Logic Monitoring","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Japan Science and Technology Agency; Japan Society for the Promotion of Science","keywords":"Reset (finance); Computer science; SIGNAL (programming language); Semantics (computer science); Real-time computing; Overhead (engineering); Temporal logic; Point (geometry); Programming language; Mathematics","score_opus":0.11263788402016542,"score_gpt":0.30764909197544266,"score_spread":0.19501120795527724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4293243668","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025655344,0.00049066276,0.9590935,0.00013180204,0.00010308624,0.00014383902,0.00013512709,0.012110515,0.0021359853],"genre_scores_gemma":[0.7692829,0.0002412273,0.22632042,0.0002474502,0.000081468934,0.00022215355,0.0002962125,0.0007033611,0.0026048883],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977701,0.0005402088,0.00016473554,0.00050975906,0.0008027953,0.0002124643],"domain_scores_gemma":[0.9956049,0.0018518924,0.0006007352,0.001390299,0.00041715614,0.0001349747],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014279705,0.00096789113,0.0007332545,0.0010787947,0.00042224975,0.0011072572,0.0018449761,0.000763572,0.0046432274],"category_scores_gemma":[0.007676444,0.0003767456,0.0007664399,0.0004575313,0.0010486341,0.0020327275,0.0014681353,0.0015410476,0.000617657],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002325353,0.00045754624,0.010089978,0.0009616436,0.00015382204,0.0015887865,0.0011183574,0.10552693,0.14593923,0.07800836,0.008576367,0.6452536],"study_design_scores_gemma":[0.00012391592,0.0006533963,0.0019518011,0.00012668561,0.0001317254,0.00088406535,0.0000940534,0.8374112,0.11157413,0.031093707,0.015867915,0.000087328626],"about_ca_topic_score_codex":0.0011545407,"about_ca_topic_score_gemma":0.0013443513,"teacher_disagreement_score":0.0046432274,"about_ca_system_score_codex":0.0007041496,"about_ca_system_score_gemma":0.0010824106,"threshold_uncertainty_score":0.015533149},"labels":[],"label_agreement":null},{"id":"W4308477749","doi":"10.1109/tcad.2022.3197487","title":"Resolving the Reliability Issues of Open Blocks for 3-D NAND Flash: Observations and Strategies","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Data Storage Technologies","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Research Grants Council, University Grants Committee","keywords":"Computer science; Block (permutation group theory); Reliability (semiconductor); NAND gate; Flash (photography); Workload; Reduction (mathematics); Degradation (telecommunications); Reliability engineering; Embedded system; Computer hardware; Operating system; Algorithm; Logic gate; Telecommunications; Mathematics; Engineering","score_opus":0.07707273089317593,"score_gpt":0.2889758330256165,"score_spread":0.2119031021324406,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308477749","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36465678,0.016051073,0.6123185,0.0010311699,0.00016193974,0.00012617811,0.000050810057,0.001135764,0.0044678217],"genre_scores_gemma":[0.93846214,0.002633649,0.056555387,0.00014247278,0.00010344378,0.00004322781,0.000047165166,0.000043624932,0.0019688685],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999729,0.00005037606,0.000021538537,0.00005335844,0.000106301384,0.00003937272],"domain_scores_gemma":[0.9988362,0.00030888824,0.00019735447,0.00025961307,0.0003120123,0.000085970474],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005098031,0.00060479523,0.00038885674,0.00043579258,0.00044054163,0.000621219,0.0010168871,0.00043879932,0.0005340554],"category_scores_gemma":[0.0012848636,0.00024008573,0.00025231106,0.00025701354,0.00048223036,0.0012799449,0.00071866915,0.00040873786,0.00023413134],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052440906,0.00020823657,0.0071365903,0.00060401985,0.000081002734,0.00068081514,0.0008169393,0.032892525,0.5393441,0.009697569,0.0019882764,0.40602562],"study_design_scores_gemma":[0.00007477466,0.0012103346,0.0067312443,0.00013123637,0.00034416752,0.002427299,0.0008711015,0.4255881,0.53218126,0.014268216,0.01604542,0.00012696984],"about_ca_topic_score_codex":0.0009803281,"about_ca_topic_score_gemma":0.0016377479,"teacher_disagreement_score":0.0010168871,"about_ca_system_score_codex":0.00027142232,"about_ca_system_score_gemma":0.00067011866,"threshold_uncertainty_score":0.002696097},"labels":[],"label_agreement":null},{"id":"W4312378154","doi":"10.1109/tcad.2022.3222287","title":"Knowledge-Intensive Diagnostics Using Case-Based Reasoning and Synthetic Case Generation","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Industrial Vision Systems and Defect Detection","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Bottleneck; Computer science; Printed circuit board; Volume (thermodynamics); Production (economics); Knowledge base; Recommender system; Reliability engineering; Industrial engineering; Data mining; Artificial intelligence; Machine learning; Engineering; Embedded system","score_opus":0.067575852722435,"score_gpt":0.2511200386228634,"score_spread":0.18354418590042842,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312378154","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03537811,0.00017729687,0.9583433,0.00032962422,0.000023474417,0.0009053517,0.0004776864,0.0017524083,0.0026128483],"genre_scores_gemma":[0.2367425,0.00015764098,0.76037157,0.00012214496,0.000022172027,0.0006488923,0.0010730562,0.00008737744,0.0007747021],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99709916,0.0012870919,0.00027001378,0.00048359222,0.00073352724,0.0001266367],"domain_scores_gemma":[0.98167014,0.015918735,0.000614563,0.0008858349,0.00073068147,0.00017994408],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00326231,0.0018599454,0.0010152018,0.0035116568,0.0007810039,0.0018773315,0.0028571154,0.0016889016,0.0045349365],"category_scores_gemma":[0.014242823,0.0009692241,0.0016765768,0.0016900041,0.0010523981,0.0014961689,0.0017121108,0.0013289782,0.00048433727],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026268302,0.0008451252,0.002529911,0.0004492839,0.00016540672,0.0010814007,0.00057077484,0.7585262,0.005332037,0.013114965,0.002327681,0.21479447],"study_design_scores_gemma":[0.000044850283,0.000034527464,0.00015563662,0.000022233477,0.000027669614,0.0000687864,0.000052582065,0.9918629,0.0016804877,0.005204133,0.00083351653,0.000012792573],"about_ca_topic_score_codex":0.010528311,"about_ca_topic_score_gemma":0.01212828,"teacher_disagreement_score":0.010528311,"about_ca_system_score_codex":0.0017790366,"about_ca_system_score_gemma":0.0017665656,"threshold_uncertainty_score":0.020934105},"labels":[],"label_agreement":null},{"id":"W4312889722","doi":"10.1109/tcad.2022.3226668","title":"Bulls-Eye: Active Few-Shot Learning Guided Logic Synthesis","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"National Science Foundation","keywords":"Shot (pellet); Computer science; Artificial intelligence; Materials science","score_opus":0.0656011685826022,"score_gpt":0.2561631510089744,"score_spread":0.1905619824263722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312889722","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026975563,0.0005412998,0.96043825,0.00018149627,0.000062566134,0.00007962622,0.00015925571,0.007743711,0.0038182463],"genre_scores_gemma":[0.5043185,0.00020912319,0.48480895,0.00060032675,0.00004529445,0.00016895331,0.0009250309,0.0011390691,0.0077847852],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994728,0.000110957284,0.000023273953,0.00018431425,0.00015870314,0.000050030972],"domain_scores_gemma":[0.99892646,0.0007047715,0.000056678982,0.00015802617,0.0001056357,0.000048366226],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011779732,0.0011527049,0.0011081446,0.00073481794,0.00042303826,0.000977647,0.0022616822,0.0015531804,0.004478726],"category_scores_gemma":[0.0023748735,0.0006533991,0.00075069873,0.0004485013,0.0009926145,0.0014543649,0.001182299,0.0015799226,0.0009728164],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004615116,0.0002194259,0.0007948345,0.00021419016,0.000093604256,0.00017083473,0.00016098823,0.6361076,0.022547677,0.009817883,0.0062074903,0.32320395],"study_design_scores_gemma":[0.0000131172155,0.000027403308,0.000035007106,0.000003994726,0.000005338076,0.000012083845,0.0000058221776,0.99198216,0.0037460276,0.0035574366,0.0006063896,0.0000052392134],"about_ca_topic_score_codex":0.0047466955,"about_ca_topic_score_gemma":0.010413054,"teacher_disagreement_score":0.0047466955,"about_ca_system_score_codex":0.0010296734,"about_ca_system_score_gemma":0.0010998286,"threshold_uncertainty_score":0.01498282},"labels":[],"label_agreement":null},{"id":"W4321021655","doi":"10.1109/tcad.2023.3245979","title":"Signal-Division-Aware Analog Circuit Topology Synthesis Aided by Transfer Learning","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Science Foundation of Zhejiang Province; Natural Sciences and Engineering Research Council of Canada; State Key Laboratory of Millimeter Waves; Canada Foundation for Innovation","keywords":"Computer science; Overhead (engineering); Division (mathematics); Topology (electrical circuits); High-level synthesis; Generalization; Network topology; Operational amplifier; Electronic engineering; Scheme (mathematics); Amplifier; Computer engineering; Engineering; Embedded system; Electrical engineering; Field-programmable gate array; Mathematics; Telecommunications; Arithmetic; Bandwidth (computing)","score_opus":0.02758136896053593,"score_gpt":0.2206906462353084,"score_spread":0.19310927727477248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321021655","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014448806,0.00010131215,0.98011094,0.00006171856,0.000020939968,0.00006476493,0.000028639726,0.0016217775,0.0035411126],"genre_scores_gemma":[0.635389,0.000110797606,0.36115417,0.00012287474,0.000025298643,0.00015547822,0.0001399318,0.00013407535,0.0027683491],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998342,0.0000280952,0.00000976827,0.00004661403,0.00006044288,0.00002089057],"domain_scores_gemma":[0.9996512,0.00014041118,0.000051960316,0.0000797363,0.00005928647,0.0000172991],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035950472,0.00056987314,0.00035638595,0.00035878384,0.00022336077,0.00037565592,0.00079977297,0.00039055396,0.0036144312],"category_scores_gemma":[0.0008861358,0.00022673338,0.0003457097,0.0002769996,0.00042167478,0.0006712216,0.00054275914,0.0007766311,0.00061787455],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000092416696,0.000096563555,0.0006130656,0.00017435514,0.000033723463,0.00012788811,0.00009362832,0.48794374,0.06267574,0.011372853,0.0019131269,0.43486288],"study_design_scores_gemma":[0.000011235745,0.00005374858,0.00006907769,0.000004721256,0.00000608186,0.000041714262,0.0000055405603,0.98644817,0.009358118,0.0027500133,0.0012472518,0.0000043640043],"about_ca_topic_score_codex":0.00094603444,"about_ca_topic_score_gemma":0.0020027356,"teacher_disagreement_score":0.0036144312,"about_ca_system_score_codex":0.00044283518,"about_ca_system_score_gemma":0.00058937084,"threshold_uncertainty_score":0.012091458},"labels":[],"label_agreement":null},{"id":"W4321608090","doi":"10.1109/tcad.2023.3248512","title":"Scaling Attacks on Large Logic-Locked Designs","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Key (lock); Set (abstract data type); Logic gate; State (computer science); Computer engineering; Theoretical computer science; Computer security; Algorithm; Programming language","score_opus":0.06927005218147142,"score_gpt":0.2688387810749389,"score_spread":0.1995687288934675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321608090","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2205526,0.00044410894,0.76545966,0.0006460847,0.00008161549,0.00016389604,0.00011029934,0.0018561027,0.010685662],"genre_scores_gemma":[0.88098174,0.00024362361,0.115615495,0.000273699,0.000028780885,0.00014649241,0.00009208302,0.000136472,0.0024816084],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986217,0.00043964706,0.000069334565,0.00020395458,0.0005153365,0.00015005958],"domain_scores_gemma":[0.996582,0.0017326074,0.00036672494,0.0010289303,0.00021651943,0.00007314507],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010320536,0.00056072115,0.00037748046,0.00065859605,0.00050057605,0.0008275605,0.00069934054,0.00066636474,0.002601528],"category_scores_gemma":[0.0056658587,0.00037746766,0.0005871408,0.00044246388,0.001365491,0.0018717395,0.0012812018,0.0012309116,0.00046828523],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006615876,0.00020463466,0.0027062728,0.00022247779,0.000113988324,0.0004958816,0.0003233159,0.37706128,0.16768907,0.26110312,0.0035227144,0.18589576],"study_design_scores_gemma":[0.00008517682,0.0004024011,0.0004472309,0.000058933394,0.000044498116,0.00030054813,0.00006439007,0.7724747,0.063456416,0.15559131,0.007046066,0.000028322404],"about_ca_topic_score_codex":0.00029560065,"about_ca_topic_score_gemma":0.0004921338,"teacher_disagreement_score":0.002601528,"about_ca_system_score_codex":0.0007644195,"about_ca_system_score_gemma":0.00064090034,"threshold_uncertainty_score":0.008702993},"labels":[],"label_agreement":null},{"id":"W4368232696","doi":"10.1109/tcad.2023.3272582","title":"Koios 2.0: Open-Source Deep Learning Benchmarks for FPGA Architecture and CAD Research","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Toronto","funders":"Vector Institute; VMware; National Science Foundation","keywords":"Benchmark (surveying); Field-programmable gate array; Computer science; Computer architecture; Suite; CAD; Computer engineering; Verilog; Electronic design automation; Embedded system; Parallel computing; Engineering","score_opus":0.0593460382996578,"score_gpt":0.2861478695518774,"score_spread":0.2268018312522196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4368232696","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40852436,0.011095111,0.23267417,0.0017720136,0.0011085446,0.0013265733,0.08849537,0.1620862,0.09291771],"genre_scores_gemma":[0.51374733,0.003396893,0.2662179,0.00080176647,0.00010994886,0.0016976391,0.18847826,0.014156771,0.011393533],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99806255,0.00041177182,0.00022949686,0.00021771471,0.00086245907,0.00021602456],"domain_scores_gemma":[0.9960855,0.0016984484,0.0003504686,0.00064986787,0.0010684311,0.00014735415],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020778775,0.0026887294,0.00052607275,0.0026880659,0.0004452757,0.0012387596,0.0037668343,0.001215851,0.006096166],"category_scores_gemma":[0.008184131,0.0007190011,0.0008968432,0.0035228692,0.00059088075,0.0013929562,0.0010611714,0.001581976,0.0026254398],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016817271,0.0011590468,0.017866656,0.0042560785,0.00043618103,0.0005800027,0.00028544365,0.4187007,0.020256484,0.025398014,0.2864546,0.22292514],"study_design_scores_gemma":[0.00073583284,0.0009961706,0.009290163,0.00035443492,0.00013124928,0.0004753169,0.00017744466,0.7733185,0.05895474,0.017045284,0.13839713,0.00012374409],"about_ca_topic_score_codex":0.007815848,"about_ca_topic_score_gemma":0.012500231,"teacher_disagreement_score":0.007815848,"about_ca_system_score_codex":0.0016056095,"about_ca_system_score_gemma":0.0017804862,"threshold_uncertainty_score":0.02039367},"labels":[],"label_agreement":null},{"id":"W4385834439","doi":"10.1109/tcad.2023.3305579","title":"ILPGRC: ILP-Based Global Routing Optimization With Cell Movements","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Conselho Nacional de Desenvolvimento Científico e Tecnológico; Natural Sciences and Engineering Research Council of Canada; Coordenação de Aperfeiçoamento de Pessoal de Nível Superior","keywords":"Routing (electronic design automation); Computer science; Scalability; Integer programming; Speedup; Convergence (economics); Mathematical optimization; Parallel computing; Electronic circuit; Distributed computing; Algorithm; Mathematics; Embedded system; Engineering","score_opus":0.02085004310382225,"score_gpt":0.20937510457765235,"score_spread":0.1885250614738301,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385834439","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009933076,0.00023898725,0.983115,0.000120786186,0.00005208383,0.000066583896,0.000092226765,0.0018441326,0.0045371256],"genre_scores_gemma":[0.3441067,0.0002840262,0.6472007,0.0003178865,0.000058100617,0.0004175018,0.00062372524,0.0011517798,0.0058395197],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99948406,0.00015648885,0.00001718134,0.00010072211,0.00015454466,0.0000869905],"domain_scores_gemma":[0.99937314,0.00037727488,0.00007533346,0.00008003489,0.00007168249,0.000022507335],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00077043666,0.0017502968,0.0010711362,0.0006460321,0.00043790447,0.00085430004,0.0014293302,0.0010056323,0.0061117816],"category_scores_gemma":[0.0014073317,0.0005688751,0.0009981951,0.00069837313,0.00076762546,0.0008992386,0.0011119451,0.0014637734,0.0007395169],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036276764,0.000023960172,0.00011574295,0.000051161605,0.000020020503,0.000041615163,0.000024204051,0.9724114,0.0021588716,0.00310365,0.0013211744,0.020691894],"study_design_scores_gemma":[0.000012090161,0.000025245685,0.000020669047,0.000004088124,0.000006739759,0.000010711779,0.000006377395,0.9967444,0.0007638879,0.0015934004,0.0008095259,0.0000028066281],"about_ca_topic_score_codex":0.0037883827,"about_ca_topic_score_gemma":0.0041776174,"teacher_disagreement_score":0.0061117816,"about_ca_system_score_codex":0.0007582291,"about_ca_system_score_gemma":0.0013299272,"threshold_uncertainty_score":0.020445883},"labels":[],"label_agreement":null},{"id":"W4387164718","doi":"10.1109/tcad.2023.3320984","title":"Statistical Hardware Design With Multimodel Active Learning","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; Polytechnique Montréal","funders":"","keywords":"Computer science; Design space exploration; Field-programmable gate array; Machine learning; Bayesian optimization; Computer engineering; Hardware architecture; Statistical model; Artificial intelligence; Computer hardware; Embedded system; Software","score_opus":0.036241633955858256,"score_gpt":0.23054797562275114,"score_spread":0.1943063416668929,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4387164718","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027631584,0.00007363958,0.9961099,0.00008318697,0.000013343786,0.00001730639,0.000018339608,0.0004352125,0.00048591418],"genre_scores_gemma":[0.44341302,0.00019396603,0.55235004,0.0003200647,0.00006519529,0.00039674982,0.00023336333,0.00021311697,0.0028144752],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992188,0.00028752818,0.000038616516,0.0001480088,0.00024219784,0.0000648819],"domain_scores_gemma":[0.9970521,0.0019278559,0.00024309053,0.00025898629,0.00044156212,0.00007645405],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017098498,0.00095969334,0.0009363752,0.00083749613,0.0003193555,0.0010534022,0.0018059321,0.0013403778,0.0024594527],"category_scores_gemma":[0.0047832127,0.00077298924,0.0009654307,0.000627694,0.00073538115,0.0012119157,0.0009482924,0.0017976047,0.00061096257],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003623335,0.000035252317,0.00028870325,0.00003306552,0.000026803564,0.000016430678,0.000024043109,0.9461077,0.0010586942,0.003962178,0.00048590262,0.047925003],"study_design_scores_gemma":[0.0000023687974,0.000006664283,0.000010528736,0.0000011252757,0.0000011073399,0.0000018957609,9.00036e-7,0.9985084,0.00024422645,0.0011087782,0.00011267127,0.0000012324838],"about_ca_topic_score_codex":0.0022725132,"about_ca_topic_score_gemma":0.0031973897,"teacher_disagreement_score":0.0024594527,"about_ca_system_score_codex":0.00090793375,"about_ca_system_score_gemma":0.001101758,"threshold_uncertainty_score":0.00904268},"labels":[],"label_agreement":null},{"id":"W4402593076","doi":"10.1109/tcad.2024.3462904","title":"Automated Topology Synthesis of Analog Integrated Circuits With Frequency Compensation","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Postdoctoral Science Foundation of Guangxi Province of China; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Compensation (psychology); Analogue electronics; Topology (electrical circuits); Computer science; Electronic engineering; Electronic circuit; Electrical engineering; Engineering; Psychology","score_opus":0.02133183242283132,"score_gpt":0.2254494546427416,"score_spread":0.20411762221991028,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402593076","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012616413,0.00015479105,0.98364085,0.000047815807,0.000020209218,0.00003884552,0.000042004584,0.0005292367,0.002909832],"genre_scores_gemma":[0.5365901,0.0002375369,0.46047005,0.000055949404,0.000028843082,0.00012997056,0.00015776853,0.0001541175,0.002175648],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968004,0.00007766944,0.000016226768,0.00005986475,0.00013263198,0.000033580698],"domain_scores_gemma":[0.99974185,0.00010862675,0.000027760445,0.000059698097,0.000052990963,0.000009048263],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032425777,0.00043701997,0.0003627289,0.00046524766,0.0003131041,0.00039022553,0.0005604727,0.00030884586,0.0017571864],"category_scores_gemma":[0.0007499773,0.00023963362,0.0004904201,0.00046897496,0.0004335203,0.00045893106,0.00038491466,0.00044686775,0.0003438924],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005550507,0.000028672204,0.00034610668,0.00017400798,0.000027234253,0.000093588336,0.0000660553,0.65915614,0.0551091,0.047622845,0.001208708,0.23611201],"study_design_scores_gemma":[0.000021642563,0.00006727563,0.00013066918,0.0000076749275,0.000012663231,0.000050506962,0.000011555619,0.9647973,0.015245834,0.015311009,0.004334976,0.000008935206],"about_ca_topic_score_codex":0.0015269978,"about_ca_topic_score_gemma":0.0024390938,"teacher_disagreement_score":0.0017571864,"about_ca_system_score_codex":0.0005177638,"about_ca_system_score_gemma":0.0009944552,"threshold_uncertainty_score":0.0058783293},"labels":[],"label_agreement":null},{"id":"W4402830630","doi":"10.1109/tcad.2024.3468016","title":"Interpretable CNN-Based Lithographic Hotspot Detection Through Error Marker Learning","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Digital Media Forensic Detection","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Science Foundation of Hubei Province; National Natural Science Foundation of China","keywords":"Hotspot (geology); Computer science; Artificial intelligence; Lithography; Pattern recognition (psychology); Optics; Physics; Geophysics","score_opus":0.026920212640926405,"score_gpt":0.23475099731477128,"score_spread":0.2078307846738449,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402830630","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15714037,0.0005357267,0.83367735,0.00024699437,0.00008058629,0.00006294678,0.0003661127,0.0053136786,0.0025762967],"genre_scores_gemma":[0.8536929,0.0002832973,0.1413577,0.00013043244,0.000028911505,0.000053672746,0.0008362479,0.00022259766,0.003394298],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997483,0.000030567222,0.000014969736,0.00007524971,0.000093255665,0.00003772749],"domain_scores_gemma":[0.9994211,0.00016696498,0.00011818122,0.00013092339,0.00014327093,0.000019482606],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039168855,0.0010560876,0.00049179216,0.0009565236,0.00016688208,0.00056854065,0.0011902319,0.0005246196,0.0016048889],"category_scores_gemma":[0.0018394347,0.00033179254,0.0004092211,0.0003819451,0.00038460505,0.00079284125,0.0008833105,0.0005802775,0.00045929343],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045215877,0.00010290144,0.011314659,0.00024915606,0.00011834985,0.00087348104,0.00022754366,0.33139682,0.06548122,0.004314354,0.0043849503,0.5810845],"study_design_scores_gemma":[0.0000064281276,0.000039442788,0.0014311317,0.000014448702,0.000024823408,0.00014590542,0.00002324973,0.9616054,0.032832302,0.0026002186,0.0012671527,0.000009532419],"about_ca_topic_score_codex":0.0017559294,"about_ca_topic_score_gemma":0.003317319,"teacher_disagreement_score":0.0017559294,"about_ca_system_score_codex":0.0005452143,"about_ca_system_score_gemma":0.0004901838,"threshold_uncertainty_score":0.0053688884},"labels":[],"label_agreement":null},{"id":"W4405441270","doi":"10.1109/tcad.2024.3518414","title":"Less Traces Are All It Takes: Efficient Side-Channel Analysis on AES","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Advanced Malware Detection Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Fundamental Research Funds for the Central Universities; National Key Research and Development Program of China; Natural Science Foundation of Zhejiang Province; National Natural Science Foundation of China","keywords":"Side channel attack; Computer science; Computer security; Cryptography","score_opus":0.050493824382294494,"score_gpt":0.2687719550867063,"score_spread":0.21827813070441182,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405441270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06723746,0.0002788756,0.92832005,0.00028132056,0.000055262968,0.00007590655,0.00019489425,0.0018151188,0.0017411385],"genre_scores_gemma":[0.64007455,0.0004557126,0.35382825,0.00012088813,0.00007313951,0.00013643295,0.00076146034,0.00027427883,0.004275218],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99914503,0.00022795679,0.00007020201,0.00016309696,0.00030808098,0.00008561417],"domain_scores_gemma":[0.9973803,0.0010531255,0.00028269735,0.00073631294,0.00046600826,0.00008154894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00092128874,0.00078302383,0.0008056823,0.0011158569,0.00045195577,0.00097997,0.0011150701,0.00058517646,0.0018566542],"category_scores_gemma":[0.0067750015,0.00026441805,0.0007511549,0.0010215743,0.00083110796,0.0024502745,0.0012289814,0.0011145847,0.0008258755],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011298896,0.0003014345,0.0082590105,0.00028218378,0.00016578211,0.00045161182,0.00037108918,0.28889635,0.061785102,0.042716093,0.00504374,0.59059775],"study_design_scores_gemma":[0.000027044156,0.000099888945,0.0007512907,0.0000109148705,0.000019160507,0.00015106131,0.00005994786,0.961777,0.019629642,0.015559797,0.0018954137,0.000018940242],"about_ca_topic_score_codex":0.0012273313,"about_ca_topic_score_gemma":0.0015627979,"teacher_disagreement_score":0.0018566542,"about_ca_system_score_codex":0.00042739854,"about_ca_system_score_gemma":0.0012438104,"threshold_uncertainty_score":0.006211102},"labels":[],"label_agreement":null},{"id":"W4410153284","doi":"10.1109/tcad.2025.3567885","title":"Novel Partitioning-Based Approach for Electromigration Assessment With Neural Networks","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Copper Interconnects and Reliability","field":"Materials Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"China Scholarship Council; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Electromigration; Artificial neural network; Computer science; Artificial intelligence; Materials science","score_opus":0.027018342445498528,"score_gpt":0.2539284508299839,"score_spread":0.22691010838448536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410153284","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015444713,0.00014911787,0.9825515,0.00007791338,0.000015117713,0.00004697844,0.000037243823,0.00038618594,0.0012912407],"genre_scores_gemma":[0.60987586,0.00025659445,0.38524923,0.00017507901,0.000057933823,0.00037247816,0.0002784212,0.00010638521,0.003628073],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997423,0.000057806585,0.000017878465,0.000070104914,0.00007558557,0.00003633424],"domain_scores_gemma":[0.9995944,0.00016617654,0.00004786327,0.000023270126,0.00014833198,0.00001993705],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051807996,0.0009653944,0.0006010824,0.0009040667,0.0004268452,0.00075104256,0.0013027616,0.0011021082,0.0015735616],"category_scores_gemma":[0.0016313035,0.0004500182,0.0005394166,0.0006124299,0.00035779207,0.0008176145,0.0010401753,0.00063170324,0.00030237695],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006390283,0.00003706102,0.0007850859,0.00003574294,0.000036975372,0.00005666349,0.0000558114,0.8691722,0.0044095917,0.0026876258,0.0005280014,0.12213125],"study_design_scores_gemma":[0.0000010360193,0.0000062081776,0.0000513527,0.0000015595444,0.0000027550118,0.0000036474767,0.000003135162,0.99905056,0.00033104594,0.00046282847,0.00008422681,0.0000016127323],"about_ca_topic_score_codex":0.0071794917,"about_ca_topic_score_gemma":0.0075200954,"teacher_disagreement_score":0.0071794917,"about_ca_system_score_codex":0.0007431269,"about_ca_system_score_gemma":0.0007047924,"threshold_uncertainty_score":0.014275432},"labels":[],"label_agreement":null},{"id":"W4410639847","doi":"10.1109/tcad.2025.3573225","title":"Automated Bitstream-Level Cost-Reliability Design-Space Exploration for SRAM-Based FPGAs","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Department of Municipal Affairs and Environment; Magistrat der Stadt Wien","keywords":"Bitstream; Static random-access memory; Field-programmable gate array; Reliability (semiconductor); Embedded system; Computer science; Space (punctuation); Reliability engineering; Computer architecture; Computer hardware; Engineering; Operating system; Decoding methods; Algorithm","score_opus":0.0858026392403485,"score_gpt":0.2823273070086705,"score_spread":0.19652466776832198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410639847","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4825908,0.0010894494,0.5063728,0.00021360419,0.000040371586,0.00018815069,0.00017530164,0.001615157,0.0077144573],"genre_scores_gemma":[0.83571076,0.00020489217,0.16217454,0.00005238054,0.0000084370695,0.00016894317,0.00017118387,0.00011930814,0.0013894215],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99957377,0.0001552684,0.000013177238,0.000039121805,0.0001596516,0.000058971185],"domain_scores_gemma":[0.9993399,0.00040317775,0.00008127287,0.00005506208,0.00010257141,0.000018024288],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008521086,0.0010812666,0.00048171586,0.0009873455,0.00022726796,0.00050702674,0.0006113336,0.0004637385,0.002062499],"category_scores_gemma":[0.0015502343,0.00028325993,0.0005975372,0.00037315866,0.00033620725,0.0004953003,0.0005606581,0.0004956262,0.00023454448],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008736966,0.00009527309,0.0013313894,0.00012620974,0.000040643725,0.0001057655,0.00007303623,0.87498844,0.01839809,0.0033312568,0.0004855903,0.10093688],"study_design_scores_gemma":[0.000026465237,0.00026093613,0.00057091605,0.000016424634,0.000023254519,0.00006898917,0.000039799903,0.9846027,0.010504064,0.0029508006,0.0009263013,0.00000943765],"about_ca_topic_score_codex":0.00079454295,"about_ca_topic_score_gemma":0.001222996,"teacher_disagreement_score":0.002062499,"about_ca_system_score_codex":0.0006432897,"about_ca_system_score_gemma":0.0006750643,"threshold_uncertainty_score":0.006899774},"labels":[],"label_agreement":null},{"id":"W4411055335","doi":"10.1109/tcad.2025.3577018","title":"Parallel Non-Monte Carlo Transient Noise Simulation With Flicker Noise","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Monte Carlo method; Flicker noise; Flicker; Noise (video); Transient (computer programming); Computer science; Statistical physics; Acoustics; Physics; Mathematics; Telecommunications; Noise figure; Statistics; Artificial intelligence; Computer graphics (images)","score_opus":0.014776310150100976,"score_gpt":0.21936867018891626,"score_spread":0.20459236003881529,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411055335","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009607887,0.000039205297,0.9854277,0.000039225266,0.000018812774,0.00003675597,0.000030344721,0.00051826733,0.0042819227],"genre_scores_gemma":[0.55660653,0.00018821763,0.43035796,0.00011722004,0.000040024308,0.00035811125,0.00019621641,0.00054621743,0.011589559],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997874,0.000044116696,0.000007939472,0.000022972286,0.00011775632,0.000019827274],"domain_scores_gemma":[0.9995895,0.0001915482,0.000028682063,0.00007819341,0.00009277792,0.000019240364],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000354247,0.00045861333,0.000502546,0.00033551705,0.00045450433,0.0005054407,0.0010517747,0.00069245754,0.004586142],"category_scores_gemma":[0.0010144404,0.00032441452,0.00048664465,0.00042836828,0.00037614614,0.0006846635,0.00045414057,0.00069330964,0.000682987],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059921153,0.00005225937,0.0003812489,0.00006507097,0.00002562252,0.00010849366,0.000054486707,0.94429564,0.011552606,0.022825597,0.00076800626,0.019811135],"study_design_scores_gemma":[0.0000030901401,0.0000062114696,0.000027340686,0.0000014721854,0.0000016467126,0.000013528724,0.0000018441689,0.9968958,0.0013277492,0.0012214413,0.00049800664,0.0000018858237],"about_ca_topic_score_codex":0.0025366358,"about_ca_topic_score_gemma":0.0027887498,"teacher_disagreement_score":0.004586142,"about_ca_system_score_codex":0.00055373495,"about_ca_system_score_gemma":0.0009326573,"threshold_uncertainty_score":0.015342116},"labels":[],"label_agreement":null},{"id":"W4413926131","doi":"10.1109/tcad.2025.3605537","title":"<i>QuickCell</i> : Fast Automatic Design of Standard Cells for Silicon Dangling Bond Logic","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Integrated Circuits and Semiconductor Failure Analysis","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Dangling bond; Silicon; Computer science; Materials science; Optoelectronics","score_opus":0.02293307596942311,"score_gpt":0.22546608158682724,"score_spread":0.20253300561740412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413926131","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012930881,0.0007497249,0.95322394,0.00018792343,0.0001469796,0.00018258965,0.0006390158,0.022463957,0.009475022],"genre_scores_gemma":[0.13763094,0.00072192994,0.84686834,0.00025892473,0.000046912697,0.00038661956,0.0030459384,0.002850871,0.008189523],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995609,0.0000679222,0.000025803825,0.000057812354,0.00024082579,0.00004670233],"domain_scores_gemma":[0.9996283,0.00012732545,0.00003331199,0.00008197052,0.00010748013,0.00002147447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005969836,0.0011632883,0.00046188402,0.000764252,0.00045814516,0.0012618251,0.0016910913,0.0006369608,0.022570195],"category_scores_gemma":[0.0011573866,0.00053211494,0.0006281973,0.0006287645,0.00035160533,0.0012270455,0.0009318459,0.00075795036,0.005457908],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037708684,0.0001104834,0.0024045014,0.0008424037,0.00013592024,0.00035788753,0.00030993254,0.10000434,0.07144337,0.050492335,0.08696873,0.68655306],"study_design_scores_gemma":[0.00017350765,0.00037052046,0.00055036804,0.00007843817,0.00006337389,0.0003301207,0.00008670208,0.68347704,0.12464113,0.023122776,0.16702878,0.00007717271],"about_ca_topic_score_codex":0.0018286653,"about_ca_topic_score_gemma":0.0040580886,"teacher_disagreement_score":0.022570195,"about_ca_system_score_codex":0.00094193814,"about_ca_system_score_gemma":0.0011305118,"threshold_uncertainty_score":0.07550484},"labels":[],"label_agreement":null}]}