{"meta":{"query_hash":"5ac9c1114ec6","filters":{"venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},"cohort_total":232,"direct_labels_cover":0,"predictions_cover":232,"exported":232,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/5ac9c1114ec6","api":"https://metacan.xera.ac/api/v1/cohort?venue=IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems"},"results":[{"id":"W1513645453","doi":"10.1109/tvlsi.2004.842890","title":"Design of a 3-D fully depleted SOI computational RAM","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"CCD and CMOS Imaging Sensors","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Redundancy (engineering); Silicon on insulator; Computer science; Memory refresh; Embedded system; Chip; Three-dimensional integrated circuit; Computer hardware; Semiconductor memory; Computer memory; Silicon; Materials science; Operating system; Optoelectronics; Telecommunications","score_opus":0.012448294395708158,"score_gpt":0.21790341413646025,"score_spread":0.2054551197407521,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1513645453","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12491155,0.001415444,0.8194901,0.00065043644,0.00027457552,0.0002934082,0.0008745261,0.004597617,0.04749244],"genre_scores_gemma":[0.49584925,0.00065577397,0.49411267,0.0003262172,0.000037411173,0.00047040684,0.000708549,0.00016475694,0.007674935],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999378,0.000006746641,0.0000028697295,0.000011897342,0.000030728905,0.00000993445],"domain_scores_gemma":[0.9999337,0.00000993894,0.000009416463,0.000012816835,0.000024297178,0.000009813512],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007995683,0.00024631267,0.00025267748,0.00014979969,0.00020534614,0.00050672627,0.0012897201,0.00029234312,0.0017485672],"category_scores_gemma":[0.00013844999,0.00019079915,0.00021413915,0.00013464708,0.00019598615,0.00027137884,0.00032679885,0.00021672333,0.00075164327],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035941746,0.00013322617,0.002315031,0.0008672856,0.00016911393,0.0006395161,0.0002705646,0.25632167,0.48250273,0.052640166,0.016229868,0.18755138],"study_design_scores_gemma":[0.00010532528,0.0007085641,0.0017968941,0.00006470789,0.00008145896,0.00077003735,0.00009230016,0.7371132,0.14759195,0.0048420136,0.10674094,0.000092647184],"about_ca_topic_score_codex":0.00043552718,"about_ca_topic_score_gemma":0.00070554914,"teacher_disagreement_score":0.0017485672,"about_ca_system_score_codex":0.00028473965,"about_ca_system_score_gemma":0.00049596763,"threshold_uncertainty_score":0.0058495402},"labels":[],"label_agreement":null},{"id":"W1967390843","doi":"10.1109/tvlsi.2012.2198927","title":"High-Throughput 0.13-$\\mu{\\rm m}$ CMOS Lattice Reduction Core Supporting 880 Mb/s Detection","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Lattice reduction; Very-large-scale integration; Matrix multiplication; Reduction (mathematics); Throughput; Computer science; Parallel computing; Clock rate; Algorithm; Electronic engineering; Mathematics; Engineering; Embedded system; Physics; Channel (broadcasting); MIMO; Telecommunications","score_opus":0.014492826738600823,"score_gpt":0.2498253882944981,"score_spread":0.23533256155589727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967390843","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20275117,0.00077263126,0.74960357,0.0005012336,0.00017342452,0.00023934797,0.00058513926,0.010834517,0.034539033],"genre_scores_gemma":[0.5756684,0.00022330918,0.41505736,0.00032807398,0.00008050777,0.00009966149,0.00056044385,0.00019247427,0.0077897613],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998048,0.000019010657,0.000009814634,0.000034861998,0.000100894234,0.000030583647],"domain_scores_gemma":[0.99978334,0.00006600372,0.000039800572,0.000024345432,0.00006842564,0.000018053363],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020227268,0.0003643045,0.0003003282,0.00042913933,0.0002473425,0.0004923846,0.0010940066,0.00030291622,0.0040644803],"category_scores_gemma":[0.0005072503,0.00016426532,0.00016181405,0.00036477382,0.00021398035,0.0005944048,0.00034927123,0.00032113146,0.001848882],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002821578,0.00021381698,0.0011185998,0.00019796914,0.000030892923,0.00021744834,0.0001346088,0.007195717,0.79544204,0.011891665,0.007104553,0.17617033],"study_design_scores_gemma":[0.0001584549,0.0012688795,0.0015223767,0.000031792508,0.00004337927,0.0008619411,0.00007022239,0.19650362,0.7549271,0.0029522933,0.041593313,0.00006653356],"about_ca_topic_score_codex":0.00084109575,"about_ca_topic_score_gemma":0.0024139453,"teacher_disagreement_score":0.0040644803,"about_ca_system_score_codex":0.00056087726,"about_ca_system_score_gemma":0.0008139997,"threshold_uncertainty_score":0.013597012},"labels":[],"label_agreement":null},{"id":"W1967756142","doi":"10.1109/tvlsi.2011.2148130","title":"Temperature Characteristics and Analysis of Monolithic Microwave CMOS Distributed Oscillators With ${G}_{m}$-Varied Gain Cells and Folded Coplanar Interconnects","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Phase noise; CMOS; Amplifier; Optoelectronics; Microwave; Electrical engineering; Monolithic microwave integrated circuit; Coplanar waveguide; dBc; Materials science; Topology (electrical circuits); Physics; Analytical Chemistry (journal); Computer science; Telecommunications; Chemistry; Engineering","score_opus":0.010687852897574747,"score_gpt":0.18607112597662404,"score_spread":0.1753832730790493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967756142","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99110645,0.00024676503,0.0073228544,0.000054005588,0.000010956425,0.000008499306,0.00010007742,0.00013854718,0.0010118595],"genre_scores_gemma":[0.99814487,0.00004344026,0.0012149829,0.000008434348,0.000005012488,0.0000068232275,0.000051483385,0.000014834469,0.0005101037],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997603,0.000015214537,0.0000086013215,0.00009739444,0.000079990336,0.00003845878],"domain_scores_gemma":[0.9993993,0.00016875712,0.00018458108,0.000056304998,0.00016309491,0.000027945978],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020113318,0.00024538164,0.00023997636,0.00021941464,0.00013612652,0.000286321,0.00045168918,0.0003343774,0.00035420785],"category_scores_gemma":[0.0006006583,0.0001676951,0.00014821377,0.00033761183,0.00028387064,0.00033127674,0.00016577824,0.00019009496,0.00016390937],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003473778,0.000037295376,0.0030849501,0.00004063607,0.000021534574,0.00009117117,0.00015363267,0.008488267,0.9818007,0.0002822888,0.000121465324,0.005530655],"study_design_scores_gemma":[0.00004351603,0.0008246657,0.013331101,0.000009678647,0.0000603277,0.00022188993,0.00006660832,0.08836892,0.8954758,0.00015289255,0.0014166376,0.000027927308],"about_ca_topic_score_codex":0.0010675361,"about_ca_topic_score_gemma":0.001167505,"teacher_disagreement_score":0.0010675361,"about_ca_system_score_codex":0.00058176275,"about_ca_system_score_gemma":0.00018482457,"threshold_uncertainty_score":0.0042209625},"labels":[],"label_agreement":null},{"id":"W1967779689","doi":"10.1109/tvlsi.2012.2198501","title":"Analysis and Design of On-Chip Decoupling Capacitors","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; NMOS logic; Capacitor; Electronic engineering; Chip; Decoupling capacitor; Decoupling (probability); Computer science; Integrated circuit design; Leakage (economics); Engineering; Electrical engineering; Transistor; Control engineering; Voltage","score_opus":0.014636630067938783,"score_gpt":0.21877722000345062,"score_spread":0.20414058993551185,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967779689","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06397252,0.003973995,0.8455523,0.00061321794,0.00018216854,0.00017438567,0.000499322,0.0010916592,0.08394041],"genre_scores_gemma":[0.83302635,0.0039289,0.14586966,0.00022122846,0.000087299224,0.00014971751,0.00040292848,0.00023211358,0.016081877],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997973,0.000023270231,0.000004966866,0.000024376623,0.0001225961,0.00002740045],"domain_scores_gemma":[0.9998442,0.000039435738,0.000021540362,0.000018812327,0.0000680282,0.0000078784415],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019818098,0.00058756483,0.00037062695,0.00045756513,0.0003252429,0.0010987013,0.0009299031,0.0006998312,0.0035193642],"category_scores_gemma":[0.0006768361,0.00034663954,0.0003644356,0.00061718625,0.0002485709,0.00076152536,0.00023751137,0.00047876866,0.0007278375],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000058867496,0.000048877024,0.0006936726,0.00045119761,0.00006675997,0.0001801469,0.000068960915,0.83379096,0.054242052,0.043740574,0.0034372343,0.063220665],"study_design_scores_gemma":[0.000014893157,0.000058638303,0.00055376336,0.000040166717,0.000026943522,0.00012052044,0.0000258361,0.9665187,0.015532352,0.0068388577,0.010254633,0.000014674262],"about_ca_topic_score_codex":0.0045176107,"about_ca_topic_score_gemma":0.0050290343,"teacher_disagreement_score":0.0045176107,"about_ca_system_score_codex":0.0012490643,"about_ca_system_score_gemma":0.0012990049,"threshold_uncertainty_score":0.011773407},"labels":[],"label_agreement":null},{"id":"W1969236585","doi":"10.1109/tvlsi.2012.2219083","title":"Statistical Run-Time Verification of Analog Circuits in Presence of Noise and Process Variation","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Phase noise; Process variation; Electronic engineering; Noise (video); Computer science; Shot noise; Analogue electronics; Electronic circuit; Monte Carlo method; Static timing analysis; Stochastic process; Multiplicative noise; Process (computing); Algorithm; Mathematics; Engineering; Electrical engineering; Analog signal; Digital signal processing; Statistics; Artificial intelligence; Signal transfer function","score_opus":0.010973512778573632,"score_gpt":0.22668248992320295,"score_spread":0.2157089771446293,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969236585","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07222859,0.00012906888,0.9260382,0.000065846594,0.000012254486,0.000025627794,0.000027346441,0.0009541193,0.00051889825],"genre_scores_gemma":[0.9060551,0.00009866078,0.0933293,0.00003187986,0.000016443071,0.000069360605,0.000055838893,0.00008839181,0.00025497744],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9951637,0.0018995908,0.00020293571,0.0004059715,0.0021110661,0.00021671211],"domain_scores_gemma":[0.9846132,0.010725623,0.0013218287,0.002190216,0.0010395534,0.00010955309],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004622624,0.0005425603,0.0005624903,0.0007414808,0.00034310302,0.0008704562,0.0012968441,0.00055892643,0.00053647655],"category_scores_gemma":[0.018065749,0.0004389493,0.0007345263,0.00040303505,0.0012896672,0.0015781418,0.00055851456,0.00084929174,0.00013142673],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020145523,0.00006500515,0.003277423,0.00009718058,0.00012605185,0.00017749918,0.00009674624,0.87208635,0.04099385,0.034061726,0.00017154169,0.048645124],"study_design_scores_gemma":[0.000008729167,0.000067732544,0.00025255926,0.000005341593,0.000012615888,0.00004443551,0.0000046698474,0.98054737,0.013921124,0.0048881467,0.00023965871,0.00000758025],"about_ca_topic_score_codex":0.0010285856,"about_ca_topic_score_gemma":0.0011908868,"teacher_disagreement_score":0.004622624,"about_ca_system_score_codex":0.0008215072,"about_ca_system_score_gemma":0.0016003235,"threshold_uncertainty_score":0.024447083},"labels":[],"label_agreement":null},{"id":"W1969775274","doi":"10.1109/tvlsi.2007.893584","title":"Segmented Virtual Ground Architecture for Low-Power Embedded SRAM","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Dynamic demand; Computer science; Dissipation; Low-power electronics; Electronic engineering; Dynamic voltage scaling; Power consumption; Power (physics); Soft error; Energy consumption; Embedded system; Engineering; Electrical engineering; Computer hardware","score_opus":0.006939423437098234,"score_gpt":0.22073810965433613,"score_spread":0.21379868621723788,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969775274","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37346473,0.003245139,0.6091831,0.00028639915,0.00022310183,0.00005559416,0.00015995192,0.0041143056,0.009267673],"genre_scores_gemma":[0.89785564,0.00040026635,0.09722712,0.0001242197,0.00004295478,0.000034600358,0.0001796827,0.000054259137,0.0040812525],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999442,0.000010228505,0.000004288711,0.000010429607,0.000020644164,0.000010207144],"domain_scores_gemma":[0.9999063,0.000017978538,0.000016366352,0.0000269439,0.000024484996,0.000007957055],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006333365,0.00022058806,0.00013597538,0.0002143984,0.00017494823,0.00029123452,0.0007194545,0.00017046204,0.0015456451],"category_scores_gemma":[0.00012822698,0.00009143905,0.0001208773,0.00028235855,0.0002018723,0.0005202085,0.00024624154,0.00017898821,0.00024099118],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046948067,0.00009102218,0.001176577,0.00024224595,0.00007672721,0.0004977447,0.00014997934,0.041388873,0.48499823,0.032195054,0.0060171257,0.43269694],"study_design_scores_gemma":[0.00021063922,0.0032376284,0.0029603804,0.000056759152,0.00021278746,0.001734239,0.00010899716,0.4779241,0.40633696,0.03670171,0.07045107,0.000064626314],"about_ca_topic_score_codex":0.00034687325,"about_ca_topic_score_gemma":0.0011553697,"teacher_disagreement_score":0.0015456451,"about_ca_system_score_codex":0.00025706255,"about_ca_system_score_gemma":0.0002357718,"threshold_uncertainty_score":0.005170703},"labels":[],"label_agreement":null},{"id":"W1972437065","doi":"10.1109/tvlsi.2012.2202326","title":"Combined Architecture/Algorithm Approach to Fast FPGA Routing","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Routing (electronic design automation); Logic block; Router; Multipath routing; Parallel computing; Static routing; Algorithm; Embedded system; Computer network; Routing protocol","score_opus":0.011929404047669444,"score_gpt":0.21617838698975392,"score_spread":0.20424898294208446,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1972437065","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006822305,0.0002734878,0.98399204,0.0001569508,0.00004793563,0.000067966146,0.000042582575,0.0009208685,0.0076758657],"genre_scores_gemma":[0.061779667,0.00021858499,0.93459886,0.00008183182,0.000027630267,0.00013337578,0.00014753643,0.00010210694,0.0029103807],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99943095,0.00015415579,0.000030653024,0.0000862822,0.00023651935,0.000061499544],"domain_scores_gemma":[0.99969256,0.000097953605,0.000021636364,0.00009697967,0.00008136003,0.000009462834],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039998794,0.00072427787,0.00051742827,0.00093597785,0.00037425256,0.0010632814,0.0012486522,0.0006926496,0.0067660394],"category_scores_gemma":[0.0007827869,0.0003690365,0.0006881128,0.0009641029,0.00039557464,0.00090838154,0.0006578486,0.00081460294,0.0014438845],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001110485,0.00011116611,0.00082941423,0.00021799398,0.00010485103,0.00016219569,0.00005741594,0.4735066,0.021345934,0.070550166,0.005562182,0.427441],"study_design_scores_gemma":[0.000054772077,0.00011052895,0.00023488252,0.0000209835,0.000036181114,0.00014724738,0.000014905679,0.95416236,0.006573289,0.023246948,0.01538301,0.000014892889],"about_ca_topic_score_codex":0.0015346819,"about_ca_topic_score_gemma":0.0032685257,"teacher_disagreement_score":0.0067660394,"about_ca_system_score_codex":0.0006601533,"about_ca_system_score_gemma":0.0009953186,"threshold_uncertainty_score":0.022634685},"labels":[],"label_agreement":null},{"id":"W1978112103","doi":"10.1109/tvlsi.2014.2334642","title":"A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design Technique","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":140,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Low-noise amplifier; Wideband; Electrical engineering; Amplifier; Electronic engineering; Noise figure; Bandwidth (computing); Integrated circuit design; Biasing; Physics; Computer science; Voltage; Engineering; Telecommunications","score_opus":0.01107317284142998,"score_gpt":0.2092329269637931,"score_spread":0.1981597541223631,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1978112103","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00915525,0.00049590383,0.9811825,0.0002342546,0.00007713391,0.00006032173,0.000029661554,0.00074193644,0.008022996],"genre_scores_gemma":[0.32104063,0.001006963,0.65802413,0.00043176723,0.00014829478,0.00016097093,0.00009291094,0.00016113557,0.018933257],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997009,0.00003743983,0.000016549573,0.00007214321,0.00015478913,0.000018133402],"domain_scores_gemma":[0.99981064,0.00003395804,0.00003952187,0.000029046183,0.00007701667,0.000009797428],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020880383,0.00043313554,0.00020265838,0.00033598806,0.0002932783,0.00056644523,0.0010854995,0.00037593604,0.0020684642],"category_scores_gemma":[0.0004336815,0.0002379359,0.0003201029,0.00021726543,0.00030024457,0.0008377467,0.00036356028,0.00055532216,0.0017114499],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053996526,0.000026448852,0.00032029295,0.0002067819,0.000038849386,0.000101274774,0.00015366006,0.003299544,0.824081,0.023474302,0.0012640716,0.14697975],"study_design_scores_gemma":[0.000047575864,0.00091610214,0.0010423528,0.00008684298,0.00015470247,0.0027547695,0.00012671638,0.09927643,0.75361043,0.010029478,0.13190597,0.000048641654],"about_ca_topic_score_codex":0.00035889345,"about_ca_topic_score_gemma":0.0010700404,"teacher_disagreement_score":0.0020684642,"about_ca_system_score_codex":0.00046878768,"about_ca_system_score_gemma":0.00039917923,"threshold_uncertainty_score":0.006919682},"labels":[],"label_agreement":null},{"id":"W1985562453","doi":"10.1109/tvlsi.2012.2226762","title":"Mitigating the Impact of Process Variation on the Performance of 3-D Integrated Circuits","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Interconnection; Process variation; Computer science; Integrated circuit design; Integrated circuit; Process (computing); Benchmark (surveying); Implementation; Electronic engineering; Computer engineering; Embedded system; Engineering; Telecommunications","score_opus":0.01036764873318214,"score_gpt":0.21942198324311027,"score_spread":0.20905433450992814,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1985562453","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4234372,0.0018663766,0.5691593,0.00029913784,0.000044571854,0.00003144878,0.00007995521,0.000518821,0.004563131],"genre_scores_gemma":[0.98172975,0.00036417597,0.017450957,0.000031166273,0.000018041012,0.00001221728,0.000040193925,0.0000355487,0.00031802244],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999567,0.00011131815,0.00002540737,0.000053398962,0.00019084917,0.000052012012],"domain_scores_gemma":[0.99872977,0.00064248557,0.00030934758,0.00015127368,0.00013619623,0.000030964227],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006716394,0.00065289054,0.00027926604,0.0003403607,0.00024638715,0.0005421152,0.00060040475,0.00038575256,0.00041339986],"category_scores_gemma":[0.0024280536,0.00020171741,0.00023323145,0.00037742342,0.00025392,0.0005095124,0.0005146396,0.00033465328,0.000111546244],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001017159,0.000050108476,0.0067537054,0.00012856831,0.00008544867,0.00022924262,0.0000592486,0.72801805,0.17337385,0.0067699915,0.00039666652,0.084033415],"study_design_scores_gemma":[0.000010792749,0.00036798936,0.0042196386,0.0000107904425,0.0000660072,0.00024536837,0.000025020363,0.9160558,0.072378255,0.004304967,0.00229489,0.000020403057],"about_ca_topic_score_codex":0.00051613426,"about_ca_topic_score_gemma":0.001052186,"teacher_disagreement_score":0.0006716394,"about_ca_system_score_codex":0.0004268627,"about_ca_system_score_gemma":0.00044380696,"threshold_uncertainty_score":0.0035520196},"labels":[],"label_agreement":null},{"id":"W1988102072","doi":"10.1109/92.994977","title":"Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":134,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Domino logic; Domino; Cascode; CMOS; Electronic engineering; Standby power; Computer science; Logic gate; Overhead (engineering); Dynamic demand; Engineering; Reliability (semiconductor); Dynamic logic (digital electronics); Pass transistor logic; Electrical engineering; Power (physics); Voltage; Transistor; Logic synthesis; Logic family","score_opus":0.007794041568643099,"score_gpt":0.19379923133507954,"score_spread":0.18600518976643643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988102072","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.485646,0.0037323332,0.4853985,0.0005739583,0.00024204612,0.00015534222,0.00048572026,0.0018602895,0.021905817],"genre_scores_gemma":[0.88429964,0.00083669316,0.106567495,0.00016299367,0.00006481011,0.00007289966,0.00023695905,0.00012327202,0.007635241],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99993765,0.0000066879284,0.0000040146037,0.0000103551865,0.00003278373,0.000008458584],"domain_scores_gemma":[0.9999051,0.000016028578,0.00002360857,0.000025359092,0.000021681784,0.00000820052],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008006532,0.00021036515,0.00012226363,0.00023660166,0.0002219592,0.00032039598,0.00053568097,0.0001514108,0.0016506747],"category_scores_gemma":[0.00026406784,0.000096825424,0.0001224996,0.00032523856,0.00015312915,0.00043498157,0.0002477827,0.00021662004,0.00018943164],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001954144,0.000045345496,0.0011657166,0.00020898234,0.000023727649,0.00033020825,0.00016220057,0.020915646,0.71776336,0.051607467,0.003524044,0.20405787],"study_design_scores_gemma":[0.00017600697,0.0011113537,0.004240676,0.00007676637,0.00010131365,0.0017825576,0.0001213961,0.34478047,0.50524133,0.04714706,0.095144175,0.00007688742],"about_ca_topic_score_codex":0.00032063894,"about_ca_topic_score_gemma":0.0018288349,"teacher_disagreement_score":0.0016506747,"about_ca_system_score_codex":0.00035907587,"about_ca_system_score_gemma":0.00024387865,"threshold_uncertainty_score":0.0055220127},"labels":[],"label_agreement":null},{"id":"W1991075467","doi":"10.1109/tvlsi.2011.2178046","title":"Statistical SRAM Read Access Yield Improvement Using Negative Capacitance Circuits","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Access time; CMOS; Capacitance; Electronic circuit; Electronic engineering; Computer science; Process variation; Noise margin; Parasitic capacitance; Block (permutation group theory); Chip; Computer hardware; Electrical engineering; Engineering; Voltage; Transistor; Mathematics","score_opus":0.048681745572569345,"score_gpt":0.25357248856503817,"score_spread":0.20489074299246882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1991075467","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.81303096,0.00063132134,0.18002091,0.00026381997,0.000052632065,0.00003272166,0.00015229157,0.0016133536,0.0042018825],"genre_scores_gemma":[0.990777,0.000064171356,0.008671115,0.00004518896,0.00002306451,0.0000061929695,0.000055207493,0.000026080885,0.00033197456],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99953187,0.000069777154,0.00001943095,0.000104795276,0.00022687064,0.00004733834],"domain_scores_gemma":[0.99895453,0.00038226732,0.00026300352,0.00015954082,0.00021776947,0.000022724063],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002772329,0.00039708268,0.00025878838,0.0003723364,0.00016016708,0.00031640977,0.00055880286,0.0003216214,0.00060089625],"category_scores_gemma":[0.0019005664,0.00013541486,0.0001770079,0.00039658614,0.00022289956,0.0004650488,0.00029978206,0.00020570711,0.00011833755],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004863513,0.00018969347,0.0075651133,0.00009527869,0.00007695708,0.00026410696,0.000046894744,0.1749047,0.6691801,0.003698117,0.000996712,0.14249597],"study_design_scores_gemma":[0.000035053657,0.0012524372,0.010298996,0.000008014672,0.00013462656,0.00047496465,0.000018784463,0.69999397,0.28364804,0.0016874453,0.0024053387,0.00004241436],"about_ca_topic_score_codex":0.00047091013,"about_ca_topic_score_gemma":0.0011587589,"teacher_disagreement_score":0.00060089625,"about_ca_system_score_codex":0.00040714382,"about_ca_system_score_gemma":0.00025751293,"threshold_uncertainty_score":0.0029540658},"labels":[],"label_agreement":null},{"id":"W1993004594","doi":"10.1109/tvlsi.2002.808463","title":"Probability-based approach to rectilinear Steiner tree problems","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Steiner tree problem; Very-large-scale integration; Computer science; Class (philosophy); Interconnection; Tree (set theory); Integrated circuit layout; Algorithm; Mathematical optimization; Integrated circuit; Theoretical computer science; Mathematics; Artificial intelligence; Combinatorics; Embedded system","score_opus":0.032060161823195536,"score_gpt":0.2112050610018799,"score_spread":0.17914489917868437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993004594","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012472612,0.0003342354,0.9967353,0.000116183255,0.000032333737,0.000016373195,0.000019582138,0.00008376159,0.001414862],"genre_scores_gemma":[0.18146297,0.003068404,0.8069611,0.0002301913,0.00044376633,0.00025702605,0.00027819318,0.00018769491,0.0071105813],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99896836,0.0003149726,0.00005729691,0.00017501281,0.00042792174,0.000056475194],"domain_scores_gemma":[0.9982185,0.0011789844,0.00013200592,0.00016028338,0.00025691203,0.000053343203],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011620008,0.0008745981,0.0008249041,0.0014134343,0.00061542494,0.0012163381,0.001686721,0.0010493161,0.0038066814],"category_scores_gemma":[0.0048440257,0.0005978158,0.0008109381,0.0021774927,0.0008474959,0.002494438,0.0012691687,0.00171689,0.0009094133],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045577934,0.00004337624,0.00030389798,0.00016541612,0.000050536655,0.00013018984,0.00006843194,0.64266866,0.0018867151,0.25896928,0.0037139456,0.09195404],"study_design_scores_gemma":[0.000011657649,0.000026209731,0.000073361196,0.000009815404,0.000010034237,0.00008867331,0.0000073488745,0.90874904,0.00057954236,0.08666763,0.0037649034,0.0000117121745],"about_ca_topic_score_codex":0.0013191974,"about_ca_topic_score_gemma":0.001559359,"teacher_disagreement_score":0.0038066814,"about_ca_system_score_codex":0.0009264788,"about_ca_system_score_gemma":0.001045862,"threshold_uncertainty_score":0.012734592},"labels":[],"label_agreement":null},{"id":"W1993789287","doi":"10.1109/tvlsi.2011.2158613","title":"Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Swing; Flip-flop; CMOS; Electronic engineering; Overhead (engineering); Computer science; Reduction (mathematics); Low-power electronics; Electrical engineering; Power (physics); Engineering; Physics; Power consumption; Mathematics","score_opus":0.01375528583334013,"score_gpt":0.19928038051712801,"score_spread":0.1855250946837879,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993789287","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26886335,0.0009292572,0.7196028,0.00031073333,0.00013089445,0.00018118676,0.000108612316,0.0012860147,0.008587186],"genre_scores_gemma":[0.8908171,0.00022793215,0.106346264,0.00012226198,0.00003154056,0.000048614183,0.00005862726,0.000038686743,0.0023089445],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999088,0.000012307715,0.000005241945,0.000017929768,0.000043534634,0.000012226549],"domain_scores_gemma":[0.99983215,0.000054057287,0.000030225397,0.000026513257,0.00004620542,0.000010766677],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018372326,0.00018900908,0.00013020416,0.00016161328,0.00028854646,0.00026970124,0.00053370354,0.00021809623,0.0023074753],"category_scores_gemma":[0.0004535522,0.0000917814,0.000081903774,0.0001617866,0.0002234982,0.00041158433,0.00021078275,0.0003077677,0.0003385315],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029216733,0.000066021596,0.00088982395,0.00027606846,0.000014838966,0.00023269608,0.00009833906,0.009612546,0.7891435,0.019941598,0.0015721411,0.17786017],"study_design_scores_gemma":[0.00011196021,0.0011858015,0.0017648973,0.000060036436,0.000069086884,0.0010825844,0.000051050705,0.22394362,0.73852575,0.00431443,0.028843775,0.000047036265],"about_ca_topic_score_codex":0.00043236988,"about_ca_topic_score_gemma":0.0010564397,"teacher_disagreement_score":0.0023074753,"about_ca_system_score_codex":0.00041176763,"about_ca_system_score_gemma":0.0003350689,"threshold_uncertainty_score":0.0077192783},"labels":[],"label_agreement":null},{"id":"W1994439638","doi":"10.1109/tvlsi.2012.2219630","title":"Integrated Power and Clock Distribution Network","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Power (physics); Swing; Algorithm; Engineering; Physics","score_opus":0.007444405713624591,"score_gpt":0.19862599195093,"score_spread":0.1911815862373054,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994439638","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032188874,0.0032580597,0.89339375,0.0008018397,0.0005993818,0.00016897716,0.00026381892,0.002512611,0.066812746],"genre_scores_gemma":[0.63512194,0.004364446,0.30144387,0.00096865476,0.00042076968,0.00023340805,0.0009379347,0.00024377853,0.056265168],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99950814,0.00004310974,0.000018759274,0.00013966224,0.00021372917,0.00007657904],"domain_scores_gemma":[0.9997589,0.00003277212,0.000024482342,0.000039472852,0.00012587517,0.000018526263],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002806947,0.00047913482,0.00030204098,0.00047095347,0.00039402704,0.0014093147,0.0014952944,0.0005831637,0.008169182],"category_scores_gemma":[0.0004908567,0.00021620592,0.0002704165,0.0008661329,0.00028727556,0.0018096701,0.00069356576,0.0005073664,0.0019502002],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044380417,0.00022854973,0.001796747,0.0005734499,0.00009375548,0.00049466087,0.00023442169,0.049665485,0.106847554,0.18073556,0.022310033,0.63657594],"study_design_scores_gemma":[0.00015189582,0.0009658894,0.001311244,0.0001860543,0.000291366,0.0014524498,0.00017297751,0.40596148,0.122671224,0.03923066,0.42750564,0.00009910677],"about_ca_topic_score_codex":0.0012568347,"about_ca_topic_score_gemma":0.0020170931,"teacher_disagreement_score":0.008169182,"about_ca_system_score_codex":0.0011288003,"about_ca_system_score_gemma":0.00081500754,"threshold_uncertainty_score":0.02732861},"labels":[],"label_agreement":null},{"id":"W1995429929","doi":"10.1109/tvlsi.2013.2265895","title":"A 12.5-Gb/s On-Chip Oscilloscope to Measure Eye Diagrams and Jitter Histograms of High-Speed Signals","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Jitter; Oscilloscope; CMOS; Computer science; Chip; Electronic engineering; SIGNAL (programming language); Computer hardware; Engineering; Detector; Telecommunications","score_opus":0.014473163363969229,"score_gpt":0.22390624744303486,"score_spread":0.20943308407906563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1995429929","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54967856,0.00065738196,0.43404073,0.00014258227,0.00021746062,0.00029712942,0.0008999479,0.0061882394,0.007877893],"genre_scores_gemma":[0.84365374,0.00025798052,0.1516606,0.00012688749,0.000050096012,0.00020534682,0.00034159012,0.00023849198,0.0034651603],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99969065,0.000052413936,0.00002001613,0.0000726333,0.00013126417,0.00003312222],"domain_scores_gemma":[0.99944,0.00019100956,0.00007644067,0.00008152127,0.00015958333,0.00005137889],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030563696,0.00049368944,0.00032328605,0.0013371482,0.00019681873,0.00031132172,0.00044372215,0.0003822398,0.0028486212],"category_scores_gemma":[0.0010129035,0.00018250333,0.00012774163,0.00069101644,0.0001358015,0.00042828562,0.0002585765,0.0002699796,0.00033366185],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037693867,0.00017348083,0.0094969,0.00026256405,0.00006974247,0.00018659407,0.00027387115,0.0024252618,0.8289624,0.0014578706,0.0018812239,0.1544332],"study_design_scores_gemma":[0.00017387183,0.0013834081,0.063815676,0.000083896295,0.00019943631,0.0018781829,0.0002627202,0.117112204,0.794225,0.0011181949,0.019622736,0.00012481047],"about_ca_topic_score_codex":0.00055776635,"about_ca_topic_score_gemma":0.0014093703,"teacher_disagreement_score":0.0028486212,"about_ca_system_score_codex":0.00026003763,"about_ca_system_score_gemma":0.000284633,"threshold_uncertainty_score":0.009529591},"labels":[],"label_agreement":null},{"id":"W1997700518","doi":"10.1109/tvlsi.2015.2397005","title":"Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Interconnection; Embedded system; Router; Efficient energy use; System on a chip; Dynamic demand; Power (physics); Engineering; Computer network; Electrical engineering","score_opus":0.0223100359649992,"score_gpt":0.2610077314653569,"score_spread":0.2386976955003577,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997700518","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9582764,0.0010366451,0.024334986,0.00011642867,0.000052432544,0.00004622172,0.000439772,0.00058941124,0.015107666],"genre_scores_gemma":[0.9917191,0.000314239,0.004328646,0.000025315869,0.000010322226,0.000025917083,0.00031137554,0.000060583843,0.0032045643],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999785,0.000029808334,0.000013897399,0.000033984965,0.000080422506,0.000056876233],"domain_scores_gemma":[0.999408,0.00029355017,0.0000830291,0.00006957669,0.00012796269,0.000017898328],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001758004,0.0004952389,0.00019024003,0.00072884245,0.00014116845,0.00033323586,0.00042816842,0.00014239342,0.0046017263],"category_scores_gemma":[0.00086189056,0.00013596605,0.00022158682,0.00081293687,0.00017167711,0.0004901056,0.00014678232,0.00016687175,0.00039761147],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012152531,0.00029579413,0.021904785,0.0008151299,0.00018102728,0.00082956726,0.00014102776,0.6926788,0.094484836,0.0051972186,0.0032919701,0.17896453],"study_design_scores_gemma":[0.00006682541,0.0016339329,0.032943066,0.000060706752,0.00012922582,0.00035450145,0.00015889561,0.8699824,0.08512651,0.0022189785,0.0072920807,0.000032799973],"about_ca_topic_score_codex":0.0018223415,"about_ca_topic_score_gemma":0.002856162,"teacher_disagreement_score":0.0046017263,"about_ca_system_score_codex":0.00042012642,"about_ca_system_score_gemma":0.00020753217,"threshold_uncertainty_score":0.01539427},"labels":[],"label_agreement":null},{"id":"W1998009542","doi":"10.1109/tvlsi.2007.899226","title":"Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Cluster analysis; Voltage; Voltage reduction; Limit (mathematics); Scaling; Energy consumption; Power (physics); Computer science; Dynamic voltage scaling; Process (computing); Cluster (spacecraft); Reduction (mathematics); Block (permutation group theory); Low voltage; Voltage optimisation; Electronic engineering; Electrical engineering; Switched-mode power supply; Engineering; Mathematics; Physics","score_opus":0.007647048439897139,"score_gpt":0.2015600898608701,"score_spread":0.19391304142097296,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998009542","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16785534,0.0005571847,0.8225682,0.00017268448,0.00006663697,0.000106428924,0.000060370858,0.0019491755,0.0066639828],"genre_scores_gemma":[0.68428725,0.00019685877,0.31142265,0.00009355416,0.000042214677,0.00011924884,0.00008298926,0.00023185392,0.0035234313],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99964154,0.00006165322,0.000020331347,0.00007484997,0.00015572888,0.000045823384],"domain_scores_gemma":[0.9994728,0.000105806736,0.0001088773,0.00016315124,0.00012654209,0.000022817263],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026786842,0.00061307236,0.00038247218,0.00050763827,0.000425271,0.0003865138,0.0012678704,0.00030111,0.0012507591],"category_scores_gemma":[0.00113787,0.00029540964,0.00033283426,0.0007010945,0.00032458932,0.0006746434,0.000469522,0.00040477907,0.00029087297],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021827509,0.0001582218,0.0019109097,0.00014872948,0.000102520484,0.00017025338,0.00016296368,0.58927286,0.17675701,0.014960413,0.002185842,0.21395199],"study_design_scores_gemma":[0.000023181552,0.0001851798,0.00067160075,0.0000069902926,0.000039383052,0.00013360243,0.000021489399,0.9281559,0.062107854,0.005326779,0.0033102098,0.000017903069],"about_ca_topic_score_codex":0.0018854423,"about_ca_topic_score_gemma":0.004201352,"teacher_disagreement_score":0.0018854423,"about_ca_system_score_codex":0.00068438886,"about_ca_system_score_gemma":0.00066494837,"threshold_uncertainty_score":0.004965663},"labels":[],"label_agreement":null},{"id":"W2000410358","doi":"10.1109/tvlsi.2007.893580","title":"A New Single-Ended SRAM Cell With Write-Assist","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Static random-access memory; NMOS logic; Leakage (economics); Computer science; Leakage power; Random access memory; Memory cell; Read-write memory; Electronic engineering; Computer hardware; Electrical engineering; Voltage; Transistor; Engineering","score_opus":0.008651370039534095,"score_gpt":0.19577098013293004,"score_spread":0.18711961009339595,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000410358","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37129328,0.007924463,0.5670131,0.0015592977,0.0034873341,0.0004696354,0.002695028,0.009462604,0.03609527],"genre_scores_gemma":[0.56883687,0.0020266229,0.38765395,0.0015424758,0.0008587725,0.00032556773,0.0019162445,0.00029168397,0.03654776],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999775,0.000011792292,0.000019372723,0.00004277385,0.00013067605,0.000020435366],"domain_scores_gemma":[0.9996675,0.00002651152,0.000047498168,0.0000669562,0.00013940451,0.000052012136],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011741921,0.00024011137,0.00056872197,0.0002925369,0.00030007458,0.00070299394,0.0020793641,0.00084367197,0.003411871],"category_scores_gemma":[0.00025214345,0.00021309835,0.00036497557,0.00037722918,0.00018610293,0.0010432067,0.0006462181,0.00054113124,0.0026692944],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021860164,0.00011949583,0.00071456743,0.00036789093,0.00005956958,0.0010911534,0.000059344693,0.0017798333,0.8650198,0.002866865,0.0056092953,0.12209356],"study_design_scores_gemma":[0.00017786694,0.00273905,0.0021449989,0.00007064547,0.0002533806,0.011890864,0.000053691776,0.05125621,0.79527766,0.0020695238,0.13386989,0.00019615772],"about_ca_topic_score_codex":0.00012622784,"about_ca_topic_score_gemma":0.00027185067,"teacher_disagreement_score":0.003411871,"about_ca_system_score_codex":0.000114861716,"about_ca_system_score_gemma":0.00020987088,"threshold_uncertainty_score":0.011413813},"labels":[],"label_agreement":null},{"id":"W2000956074","doi":"10.1109/tvlsi.2012.2232321","title":"Efficient VLSI Implementation of Neural Networks With Hyperbolic Tangent Activation Function","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Neural Networks and Applications","field":"Computer Science","cited_by":160,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Hyperbolic function; Activation function; Sigmoid function; Artificial neural network; Very-large-scale integration; Tangent; Nonlinear system; Computer science; Adder; Function (biology); Transfer function; Function approximation; Inverse trigonometric functions; Algorithm; Mathematics; Topology (electrical circuits); Mathematical analysis; Artificial intelligence; Engineering; Telecommunications","score_opus":0.009279577385021536,"score_gpt":0.23136076624549212,"score_spread":0.2220811888604706,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000956074","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0489722,0.00068966916,0.9388473,0.00020787759,0.00012020571,0.000068133166,0.00008683065,0.0018977057,0.00911009],"genre_scores_gemma":[0.7148418,0.0004744929,0.27708486,0.0001213982,0.00003406228,0.000099699195,0.00021824082,0.000049411286,0.0070760786],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998512,0.000026003345,0.000014720445,0.000021277787,0.00006396685,0.00002263415],"domain_scores_gemma":[0.99987054,0.000030193483,0.000012379899,0.000022067874,0.000060072285,0.000004760294],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018186234,0.00035301043,0.00021357981,0.0002799845,0.00023205142,0.0005078442,0.0008396359,0.00033765173,0.0027086523],"category_scores_gemma":[0.00043448864,0.00016137645,0.00019051158,0.0003478661,0.00016435352,0.0005927396,0.00024629154,0.00034029566,0.0006777905],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003429908,0.00012906666,0.001177606,0.0004365328,0.00010855626,0.0003810133,0.00015033447,0.19347861,0.15700053,0.035657436,0.0058301734,0.60530716],"study_design_scores_gemma":[0.000039144474,0.00022806777,0.00056548044,0.00002811743,0.000037049762,0.0002337895,0.000029579915,0.90342164,0.0799214,0.004407802,0.011070989,0.00001690901],"about_ca_topic_score_codex":0.0014514745,"about_ca_topic_score_gemma":0.0026084275,"teacher_disagreement_score":0.0027086523,"about_ca_system_score_codex":0.00041696464,"about_ca_system_score_gemma":0.0005156693,"threshold_uncertainty_score":0.0090613365},"labels":[],"label_agreement":null},{"id":"W2001370577","doi":"10.1109/tvlsi.2013.2284281","title":"Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Adder; Computer science; CMOS; Multiplexer; Register file; Block (permutation group theory); Microarchitecture; Computer hardware; Embedded system; Application-specific integrated circuit; Parallel computing; Computer architecture; Instruction set; Multiplexing; Engineering; Electronic engineering; Telecommunications","score_opus":0.031080185009757618,"score_gpt":0.23889983598330994,"score_spread":0.20781965097355232,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2001370577","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.79806644,0.0040862667,0.15508638,0.00056389807,0.00019791606,0.00012355518,0.00030207908,0.0013505227,0.040222976],"genre_scores_gemma":[0.94739366,0.00068303075,0.049289692,0.00014341275,0.00001779458,0.000039477494,0.0001638086,0.00013400329,0.0021350728],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995608,0.000064047446,0.000035351,0.000056609926,0.00020633895,0.000076761855],"domain_scores_gemma":[0.9980563,0.001060736,0.00022873243,0.00024301719,0.00036409704,0.00004719449],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006129079,0.00032439936,0.0001761341,0.00060838694,0.00017340867,0.00072119565,0.0005248444,0.00026643876,0.00421576],"category_scores_gemma":[0.0032881144,0.00015434071,0.00012143589,0.000471988,0.00015125814,0.001259128,0.00044937542,0.0002658574,0.0004172841],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014790153,0.00027506417,0.027704658,0.00079200306,0.00011507153,0.0006224115,0.00032682656,0.09941757,0.275269,0.031846914,0.0032627396,0.5588887],"study_design_scores_gemma":[0.00026115595,0.0038158803,0.060743243,0.00035094714,0.0003071206,0.0024831388,0.00092620414,0.3585626,0.4543949,0.019897928,0.098147064,0.000109813845],"about_ca_topic_score_codex":0.0010223911,"about_ca_topic_score_gemma":0.0031234273,"teacher_disagreement_score":0.00421576,"about_ca_system_score_codex":0.00056955084,"about_ca_system_score_gemma":0.00046221568,"threshold_uncertainty_score":0.014103055},"labels":[],"label_agreement":null},{"id":"W2003587103","doi":"10.1109/tvlsi.2015.2417752","title":"SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Scheduling (production processes); Workload; Computer architecture; Embedded system; Distributed computing; Field-programmable gate array; Stream processing; Reconfigurable computing; Architecture; Adaptation (eye); Operating system; Engineering","score_opus":0.028979387153256257,"score_gpt":0.26695017839382146,"score_spread":0.2379707912405652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2003587103","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32708335,0.0002422472,0.6533207,0.00015162559,0.00019185246,0.00022628985,0.000117767064,0.008531564,0.010134627],"genre_scores_gemma":[0.91444975,0.000076055876,0.080306165,0.00011668936,0.00004216925,0.00012812509,0.00015700863,0.00017027416,0.0045538037],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997651,0.000024843906,0.000014395619,0.00006824179,0.000086143205,0.00004126603],"domain_scores_gemma":[0.9995364,0.000044624674,0.00006007128,0.00018702525,0.00013099282,0.00004101963],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019500995,0.0002943032,0.00022830044,0.00036980127,0.00034544384,0.00048102686,0.00095771457,0.0002918588,0.0016752221],"category_scores_gemma":[0.0006124513,0.00014618797,0.0002041934,0.00025900264,0.00018638636,0.00055295357,0.0005301835,0.00041795018,0.00041797687],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004804563,0.00041772815,0.003916267,0.00013040884,0.00008369184,0.0005079976,0.00034559087,0.062216908,0.6819691,0.015095176,0.005563972,0.22927275],"study_design_scores_gemma":[0.000058423335,0.0005333208,0.003236885,0.000012629862,0.000060546892,0.0005428685,0.00006224442,0.6633764,0.30778858,0.0036806224,0.02060407,0.000043503864],"about_ca_topic_score_codex":0.0005670478,"about_ca_topic_score_gemma":0.000824036,"teacher_disagreement_score":0.0016752221,"about_ca_system_score_codex":0.00029361766,"about_ca_system_score_gemma":0.0004984653,"threshold_uncertainty_score":0.005604148},"labels":[],"label_agreement":null},{"id":"W2007109372","doi":"10.1109/tvlsi.2009.2031318","title":"Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Sizing; Computer architecture; Embedded system; Transistor; Circuit design; Design space exploration; Architecture; Engineering; Electrical engineering","score_opus":0.03155522727447946,"score_gpt":0.2092796363849271,"score_spread":0.17772440911044765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2007109372","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8039997,0.0012593989,0.17839693,0.0003470247,0.00005233661,0.00008403133,0.000319814,0.0014828226,0.014057967],"genre_scores_gemma":[0.85049945,0.00034574,0.14741796,0.000057650817,0.000014963377,0.00006396254,0.00017640142,0.00014454406,0.0012793168],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995944,0.00012136907,0.000019021452,0.00005802502,0.00015520304,0.0000520125],"domain_scores_gemma":[0.9982681,0.0013402958,0.00015111206,0.00010745065,0.00011661099,0.00001634789],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056988944,0.00071722997,0.0003050396,0.0009385527,0.00028458738,0.0006550096,0.00059441593,0.00048539657,0.0020519912],"category_scores_gemma":[0.0020988798,0.00043458637,0.00055629003,0.0007758655,0.00034618017,0.00094676757,0.00028431945,0.000560742,0.00020208531],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001440317,0.00010391979,0.005073442,0.00019994455,0.00005652646,0.00018781405,0.00011938688,0.86739194,0.03507248,0.0067134993,0.00094439427,0.08399266],"study_design_scores_gemma":[0.00003858515,0.00032610894,0.0021420773,0.000018665214,0.00004342707,0.00011973275,0.00008061339,0.9698457,0.018444806,0.0057090833,0.0032062137,0.000024908357],"about_ca_topic_score_codex":0.002492448,"about_ca_topic_score_gemma":0.005175901,"teacher_disagreement_score":0.002492448,"about_ca_system_score_codex":0.0008985963,"about_ca_system_score_gemma":0.0006772972,"threshold_uncertainty_score":0.0068645477},"labels":[],"label_agreement":null},{"id":"W2012642399","doi":"10.1109/tvlsi.2015.2405933","title":"Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Virtual channel; Computer science; Microarchitecture; Scalability; Latency (audio); Port (circuit theory); Network on a chip; Throughput; Embedded system; Flow control (data); Channel (broadcasting); Computer network; Operating system; Engineering; Wireless","score_opus":0.011880877671856397,"score_gpt":0.2244742166411257,"score_spread":0.21259333896926932,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012642399","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.114559345,0.0029453263,0.86803406,0.0002934761,0.00015701313,0.00011746849,0.00014435886,0.0025318605,0.011217136],"genre_scores_gemma":[0.82883024,0.0007772005,0.16661471,0.000093584895,0.00004452739,0.000121955556,0.0002469606,0.0000840674,0.0031867926],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997631,0.0000614304,0.000013656012,0.000031934782,0.000080966194,0.000048884103],"domain_scores_gemma":[0.99974173,0.00004948022,0.00003483384,0.00006152056,0.000092213966,0.000020165166],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027949698,0.00025219994,0.00018047332,0.00046717416,0.00030342693,0.00048613144,0.0006813078,0.00022417963,0.0013513216],"category_scores_gemma":[0.00056202564,0.00014301405,0.00012099342,0.00041662928,0.00022986761,0.0006842271,0.00034239414,0.00024382123,0.00020779292],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025822324,0.000102500104,0.0021259764,0.00029105134,0.000053885746,0.0001862684,0.0001081754,0.46952328,0.10706376,0.06263922,0.00815729,0.34949037],"study_design_scores_gemma":[0.00003094469,0.0001709705,0.00080518844,0.000025290257,0.00003118067,0.00016683375,0.000033647662,0.9401241,0.02855021,0.009723576,0.020310411,0.000027698195],"about_ca_topic_score_codex":0.001270257,"about_ca_topic_score_gemma":0.0025971963,"teacher_disagreement_score":0.0013513216,"about_ca_system_score_codex":0.00057599327,"about_ca_system_score_gemma":0.0009003914,"threshold_uncertainty_score":0.0045206547},"labels":[],"label_agreement":null},{"id":"W2015710739","doi":"10.1109/tvlsi.2011.2107583","title":"On-Chip Process Variations Compensation Using an Analog Adaptive Body Bias (A-ABB)","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Compensation (psychology); Process (computing); Chip; Computer science; Electronic engineering; Analogue electronics; Process variation; Electronic circuit; Electrical engineering; Engineering; Telecommunications; Psychology","score_opus":0.05358618500473177,"score_gpt":0.24938112353032027,"score_spread":0.1957949385255885,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2015710739","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15301484,0.001449021,0.8352183,0.00029679018,0.0003588262,0.00017165927,0.00013791079,0.0034410541,0.005911586],"genre_scores_gemma":[0.89961237,0.0003664021,0.0962274,0.0003477649,0.00010871219,0.000052109965,0.00008251322,0.00006497683,0.0031378146],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996567,0.000060054455,0.000024068342,0.00009482454,0.0001224055,0.000041960408],"domain_scores_gemma":[0.999658,0.00007449556,0.00007738641,0.000060437986,0.000116964606,0.000012741334],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023672212,0.0004048333,0.0002453608,0.00046643527,0.00023736173,0.0005514307,0.0010306112,0.00049877615,0.0015446132],"category_scores_gemma":[0.0005622917,0.00015683753,0.0002611191,0.00028839713,0.00019469485,0.0005530653,0.0003480412,0.00026988567,0.00037736676],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004235411,0.00013236719,0.0037365647,0.00023237859,0.00010357685,0.00027991098,0.00013101661,0.01574677,0.59164083,0.0038473068,0.0020645673,0.38166118],"study_design_scores_gemma":[0.00017186631,0.0023378287,0.0110983765,0.00010063284,0.00043798625,0.0032064838,0.00008706697,0.27703533,0.6578187,0.0024435236,0.045158874,0.00010332272],"about_ca_topic_score_codex":0.00057948934,"about_ca_topic_score_gemma":0.0011096305,"teacher_disagreement_score":0.0015446132,"about_ca_system_score_codex":0.00025111926,"about_ca_system_score_gemma":0.00025199805,"threshold_uncertainty_score":0.0051673055},"labels":[],"label_agreement":null},{"id":"W2019828391","doi":"10.1109/tvlsi.2003.816139","title":"Low-leakage asymmetric-cell SRAM","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":105,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Sense amplifier; Degradation (telecommunications); Computer science; Electronic engineering; Transistor; Electrical engineering; Engineering; Semiconductor memory; Computer hardware; Voltage","score_opus":0.006963472649608291,"score_gpt":0.19590094777675215,"score_spread":0.18893747512714387,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2019828391","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6641563,0.003405104,0.309377,0.00034668684,0.0003088694,0.00008677881,0.0007474387,0.0025795526,0.018992217],"genre_scores_gemma":[0.93986994,0.0004954421,0.05470996,0.00018477216,0.000073850344,0.000030096073,0.00039412663,0.000049939244,0.004191872],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999806,0.000021099371,0.000021030946,0.00003962642,0.000084824336,0.00002750586],"domain_scores_gemma":[0.9995009,0.000049058723,0.00012547706,0.00010683401,0.00018914715,0.000028657974],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000120427234,0.00026745937,0.0003327746,0.00024274843,0.00020176762,0.00045171886,0.0014827691,0.00033436145,0.0014989204],"category_scores_gemma":[0.000374514,0.000108162545,0.0001663026,0.000327989,0.000208686,0.0008364449,0.00032004493,0.0002273256,0.0007347188],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004599594,0.00011935975,0.0038195467,0.00026403222,0.000069154674,0.00051813136,0.000053216903,0.011051182,0.77021337,0.019179096,0.0032981567,0.1909548],"study_design_scores_gemma":[0.00007301484,0.0010038523,0.0021347492,0.000023660228,0.00014717538,0.0034767191,0.00003867297,0.12293956,0.8288373,0.0066606943,0.034614827,0.000049836406],"about_ca_topic_score_codex":0.00015015349,"about_ca_topic_score_gemma":0.00037538938,"teacher_disagreement_score":0.0014989204,"about_ca_system_score_codex":0.0001980973,"about_ca_system_score_gemma":0.0001977776,"threshold_uncertainty_score":0.00501436},"labels":[],"label_agreement":null},{"id":"W2023777102","doi":"10.1109/tvlsi.2005.863187","title":"Design and verification of SystemC transaction-level models","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Correctness; Abstract state machines; Electronic system-level design and verification; Programming language; Formal verification; Embedded system; High-level synthesis; Unified Modeling Language; Computer architecture; Finite-state machine; Software; Field-programmable gate array","score_opus":0.03567468190291152,"score_gpt":0.2447658100817937,"score_spread":0.2090911281788822,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023777102","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024219701,0.0001317345,0.9657142,0.00023117148,0.00004536924,0.0004041195,0.00051754975,0.00433803,0.004398046],"genre_scores_gemma":[0.392246,0.0002657995,0.5999899,0.00021569937,0.000034920344,0.0013371365,0.0013588378,0.00074257696,0.0038090963],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.994852,0.0012351689,0.00049213495,0.0006053044,0.0023764109,0.0004388864],"domain_scores_gemma":[0.9938723,0.0020478088,0.0005089955,0.0018021809,0.0016644169,0.00010435496],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0032555258,0.0008885501,0.0006569251,0.0010715675,0.0007944635,0.0028986533,0.002154078,0.0017008634,0.0036419183],"category_scores_gemma":[0.007809076,0.00089282903,0.0018001985,0.0008135716,0.0018541771,0.0019186173,0.0014908974,0.0018261446,0.001040661],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002404863,0.00017289676,0.0048967404,0.0008472055,0.00016748463,0.0010649398,0.00068759057,0.65561044,0.04608613,0.22415929,0.0038246482,0.062242184],"study_design_scores_gemma":[0.00006179469,0.00010872511,0.0003502863,0.00005923946,0.00005778605,0.00014504515,0.000043386623,0.93799084,0.03267204,0.014905267,0.01357316,0.00003236895],"about_ca_topic_score_codex":0.008644603,"about_ca_topic_score_gemma":0.007363995,"teacher_disagreement_score":0.008644603,"about_ca_system_score_codex":0.0022725933,"about_ca_system_score_gemma":0.0053226515,"threshold_uncertainty_score":0.0172171},"labels":[],"label_agreement":null},{"id":"W2032285114","doi":"10.1109/tvlsi.2014.2322511","title":"On the Nonvolatile Performance of Flip-Flop/SRAM Cells With a Single MTJ","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Flip-flop; Static random-access memory; Non-volatile memory; Transistor; Electrical engineering; MOSFET; Electronic engineering; Dissipation; Data retention; Very-large-scale integration; Tunnel magnetoresistance; Power (physics); Resistive touchscreen; Noise margin; CMOS; Computer science; Materials science; Voltage; Engineering; Nanotechnology; Physics","score_opus":0.008679930171938756,"score_gpt":0.17771104443752603,"score_spread":0.16903111426558728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2032285114","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96547735,0.0045451145,0.024103466,0.00014942027,0.00012267838,0.000016692411,0.000106029234,0.0001939822,0.0052852775],"genre_scores_gemma":[0.9966311,0.0007387064,0.0020800931,0.000026241465,0.000026382917,0.000004318738,0.000030079447,0.0000133140475,0.00044977703],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998468,0.000021747966,0.00000886522,0.00002906641,0.00006725045,0.00002631592],"domain_scores_gemma":[0.9994105,0.0003100072,0.00011338613,0.000050812578,0.00010267419,0.000012609194],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018684045,0.00030103396,0.0002550616,0.00021296449,0.00018111788,0.00044936108,0.00043573044,0.00028484582,0.00089768996],"category_scores_gemma":[0.0006989261,0.00010403362,0.00016176715,0.00024819435,0.00023813153,0.00076325773,0.00016401694,0.00016306073,0.00026623128],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00073312025,0.00014165703,0.0037333497,0.0006740925,0.0000937603,0.0012504742,0.00022073371,0.17018144,0.7200388,0.009872144,0.00091877487,0.092141695],"study_design_scores_gemma":[0.000038464823,0.0023577993,0.00612681,0.000060511582,0.00021991193,0.0011825366,0.00014854601,0.51982397,0.4622418,0.0033693102,0.0043754485,0.00005494169],"about_ca_topic_score_codex":0.00031014002,"about_ca_topic_score_gemma":0.0004956538,"teacher_disagreement_score":0.00089768996,"about_ca_system_score_codex":0.0002500556,"about_ca_system_score_gemma":0.00015112147,"threshold_uncertainty_score":0.0030030012},"labels":[],"label_agreement":null},{"id":"W2032888474","doi":"10.1109/tvlsi.2014.2334492","title":"New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Canada Foundation for Innovation","keywords":"Capacitance; Computation; Nanometre; Coupling (piping); Electronic engineering; CMOS; Computer science; Substrate (aquarium); Integrated circuit; Substrate coupling; Algorithm; Computational science; Materials science; Optoelectronics; Engineering; Physics; Nanotechnology; Layer (electronics)","score_opus":0.017674607027469088,"score_gpt":0.2188560039933465,"score_spread":0.20118139696587742,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2032888474","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011547893,0.00046588876,0.98213285,0.0001384114,0.00004084739,0.000034028842,0.00008802328,0.00039610194,0.0051559964],"genre_scores_gemma":[0.74484605,0.0020499954,0.24135005,0.00028842196,0.000089571884,0.00029313887,0.00029052884,0.00029987647,0.010492412],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996877,0.00004893984,0.000011436834,0.000059622264,0.00015657581,0.000035763347],"domain_scores_gemma":[0.99982977,0.00006182287,0.000025421203,0.000028807286,0.00004528056,0.000008880748],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025260568,0.000628897,0.0004426263,0.0006364077,0.00027856507,0.0005822911,0.0015352294,0.0010820142,0.0019132139],"category_scores_gemma":[0.0011191448,0.00031819878,0.0005312306,0.0007396907,0.00033802117,0.0019159792,0.00033452312,0.0006506615,0.000663103],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021860544,0.0000363345,0.00062613055,0.00012381616,0.000035689063,0.00031549134,0.0001249751,0.83419305,0.045738958,0.09033856,0.0015135412,0.026931494],"study_design_scores_gemma":[0.000002047516,0.000009606858,0.000070582675,0.000003223383,0.0000045599704,0.00006200823,0.0000058922396,0.99381894,0.001213755,0.0035181672,0.0012862191,0.000004901712],"about_ca_topic_score_codex":0.0025724971,"about_ca_topic_score_gemma":0.0021069741,"teacher_disagreement_score":0.0025724971,"about_ca_system_score_codex":0.00087670144,"about_ca_system_score_gemma":0.00071348116,"threshold_uncertainty_score":0.0064003468},"labels":[],"label_agreement":null},{"id":"W2038216172","doi":"10.1109/tvlsi.2011.2156822","title":"Hardware Implementation of Nakagami and Weibull Variate Generators","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Adaptive Filtering Techniques","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Fading; Field-programmable gate array; Weibull distribution; Computer science; Nakagami distribution; Algorithm; Rician fading; Random variate; Autocorrelation; Weibull fading; Throughput; Parallel computing; Rayleigh fading; Mathematics; Statistics; Computer hardware; Telecommunications; Wireless; Random variable","score_opus":0.01878391223736055,"score_gpt":0.24168090358858885,"score_spread":0.22289699135122829,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2038216172","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040012788,0.00029888676,0.93439907,0.00015210506,0.00010342872,0.0002105658,0.00028535182,0.013280708,0.011257129],"genre_scores_gemma":[0.58216345,0.00029324103,0.40621513,0.00012388609,0.000051288353,0.00026069186,0.00067381625,0.00037444555,0.009844049],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997539,0.000041330753,0.000019579518,0.000042224823,0.000097481905,0.000045545672],"domain_scores_gemma":[0.9997234,0.000086185464,0.000033452856,0.00005949398,0.00007636061,0.000021104108],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024987638,0.00062276743,0.00033110875,0.00057607115,0.0003183505,0.0006296083,0.0011822196,0.00030165623,0.010000542],"category_scores_gemma":[0.0007736351,0.00024546636,0.0002856489,0.00037001478,0.00015763634,0.00051510264,0.00034538342,0.00041539635,0.0032324847],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00091067574,0.00017608132,0.0044078934,0.0004130895,0.00011612444,0.0008139325,0.00033392478,0.22212464,0.1300207,0.041167412,0.017785,0.58173054],"study_design_scores_gemma":[0.00018250334,0.00069947203,0.0019558615,0.00006069447,0.00006474845,0.001049016,0.000063981664,0.799578,0.14172155,0.0062479773,0.048286926,0.00008924496],"about_ca_topic_score_codex":0.001415082,"about_ca_topic_score_gemma":0.0015569726,"teacher_disagreement_score":0.010000542,"about_ca_system_score_codex":0.0005592702,"about_ca_system_score_gemma":0.00080905436,"threshold_uncertainty_score":0.033455193},"labels":[],"label_agreement":null},{"id":"W2039018000","doi":"10.1109/tvlsi.2009.2020727","title":"On the Power Management of Simultaneous Multithreading Processors","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Multithreading; Simultaneous multithreading; Computer science; Power management; Power consumption; Leakage (economics); Embedded system; Dynamic demand; Leakage power; Parallel computing; Power (physics); Operating system; Thread (computing)","score_opus":0.011665948339817805,"score_gpt":0.24924212862663167,"score_spread":0.23757618028681388,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2039018000","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.64665824,0.0076901936,0.33383247,0.00062789355,0.00012571842,0.00006613205,0.00006449945,0.0007780784,0.010156683],"genre_scores_gemma":[0.9863027,0.00060855265,0.012095875,0.00004474639,0.00003341734,0.000011003572,0.000021591295,0.00003418812,0.0008480193],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997421,0.000050435276,0.000018072515,0.0000443907,0.00009954027,0.00004546394],"domain_scores_gemma":[0.99973744,0.00008604082,0.00003589939,0.00004294239,0.0000794767,0.000018151435],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026170808,0.0002511001,0.00023286238,0.00030665533,0.00028649028,0.00061996805,0.00047744202,0.00014756397,0.0008806629],"category_scores_gemma":[0.00068403606,0.00013593558,0.00016414117,0.00042964707,0.00023877245,0.0008982607,0.0004027681,0.00021198396,0.00014424088],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00087894936,0.0001701245,0.005381815,0.00038574554,0.00008072283,0.00038135838,0.0003454462,0.15332271,0.29769257,0.014810885,0.0025148962,0.52403474],"study_design_scores_gemma":[0.00008864827,0.0013490763,0.0047612255,0.000051097224,0.00013180666,0.00072226377,0.00024465274,0.8405146,0.1256621,0.01295086,0.013497204,0.00002645911],"about_ca_topic_score_codex":0.00041921687,"about_ca_topic_score_gemma":0.0008403403,"teacher_disagreement_score":0.0008806629,"about_ca_system_score_codex":0.00021143773,"about_ca_system_score_gemma":0.00034884643,"threshold_uncertainty_score":0.0029460788},"labels":[],"label_agreement":null},{"id":"W2040579262","doi":"10.1109/tvlsi.2007.891085","title":"Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"University of Ottawa","keywords":"Passivity; Signal integrity; Computer science; Very-large-scale integration; Electronic engineering; Reciprocal; Overhead (engineering); Power integrity; Computer engineering; Embedded system; Engineering; Interconnection; Electrical engineering","score_opus":0.008621508935274247,"score_gpt":0.22366882887247236,"score_spread":0.2150473199371981,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2040579262","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003275224,0.000012541591,0.99578875,0.000015811735,0.0000065656077,0.00001764739,0.0000063842485,0.00045785418,0.0004191483],"genre_scores_gemma":[0.22974756,0.00008194419,0.7676276,0.000043118594,0.000028567682,0.00012450058,0.00010455784,0.00037602358,0.0018661756],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99763584,0.0009551402,0.00013464504,0.00025753112,0.0008561291,0.00016073674],"domain_scores_gemma":[0.9927046,0.0044994424,0.0005859532,0.0012467784,0.00087975455,0.00008349632],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0038716742,0.0011240552,0.0007410735,0.0009778198,0.00089273765,0.0014472874,0.0012784074,0.0009936463,0.004302937],"category_scores_gemma":[0.013552464,0.00065805117,0.0009514119,0.00037825384,0.001526699,0.0019643996,0.0018447891,0.0016554216,0.0011898652],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005065931,0.00013742172,0.00083282357,0.00020136694,0.00006249912,0.00031414744,0.0006251764,0.48615605,0.037761603,0.23319674,0.0018861382,0.23831952],"study_design_scores_gemma":[0.000041134615,0.00006330855,0.000049266404,0.000015973133,0.000010722065,0.000058717706,0.000025230194,0.95742625,0.012731171,0.027635414,0.0019275926,0.000015174879],"about_ca_topic_score_codex":0.0014138038,"about_ca_topic_score_gemma":0.0015018422,"teacher_disagreement_score":0.004302937,"about_ca_system_score_codex":0.0007502904,"about_ca_system_score_gemma":0.0012161487,"threshold_uncertainty_score":0.020475626},"labels":[],"label_agreement":null},{"id":"W2044605272","doi":"10.1109/tvlsi.2012.2202409","title":"Scalable Signal Selection for Post-Silicon Debug","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Scalability; Debugging; Benchmark (surveying); Computer engineering; Metric (unit); Theoretical computer science; Embedded system; Algorithm; Engineering; Mathematics","score_opus":0.019388046879824105,"score_gpt":0.2453616756555041,"score_spread":0.22597362877568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044605272","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11513664,0.00038920363,0.87894094,0.00019423166,0.000020942936,0.00009167647,0.00006207058,0.0037357337,0.0014286427],"genre_scores_gemma":[0.72683084,0.00013460727,0.27141997,0.00005064137,0.000021189977,0.00006638064,0.0001558563,0.00020056403,0.0011199203],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990829,0.00029483793,0.000030324949,0.00015169503,0.00036011683,0.00007997099],"domain_scores_gemma":[0.9962255,0.002295174,0.00044822978,0.00068334426,0.00027164145,0.00007616545],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008600656,0.0008432002,0.00040961296,0.0012993056,0.00044058863,0.0006082649,0.00086678925,0.00045487494,0.0020695885],"category_scores_gemma":[0.0042282296,0.00027451906,0.00032643485,0.00072365697,0.0006127637,0.0013607868,0.0007704437,0.00064144086,0.00035301613],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007247391,0.00022804143,0.009837383,0.0001641943,0.000058307465,0.00019274441,0.00034553066,0.19244683,0.16121256,0.022876952,0.002278179,0.6096346],"study_design_scores_gemma":[0.000087149245,0.00037646695,0.0024939775,0.000022234366,0.000025314152,0.00020816551,0.00009763315,0.8946226,0.08031249,0.016981684,0.0047415183,0.00003073441],"about_ca_topic_score_codex":0.001192706,"about_ca_topic_score_gemma":0.0026394401,"teacher_disagreement_score":0.0020695885,"about_ca_system_score_codex":0.0007081584,"about_ca_system_score_gemma":0.00094989425,"threshold_uncertainty_score":0.0069234967},"labels":[],"label_agreement":null},{"id":"W2045656654","doi":"10.1109/tvlsi.2014.2377573","title":"Free Razor: A Novel Voltage Scaling Low-Power Technique for Large SoC Designs","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Overhead (engineering); System on a chip; Computer science; Voltage; Power (physics); Electronic engineering; Scaling; Integrated circuit design; Dynamic voltage scaling; Error detection and correction; Low-power electronics; Frequency scaling; Integrated circuit; Chip; Embedded system; Electrical engineering; Engineering; Power consumption; Telecommunications; Algorithm","score_opus":0.012941358144666557,"score_gpt":0.22466804163981838,"score_spread":0.21172668349515184,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2045656654","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017429868,0.0012007658,0.97283155,0.00017807972,0.00009780006,0.00008636268,0.000056003482,0.0025554725,0.005564077],"genre_scores_gemma":[0.27689406,0.00091616035,0.7095962,0.00043819714,0.0001329407,0.00017040288,0.00018574874,0.00081159733,0.010854682],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995264,0.000083781255,0.000027544622,0.00006394052,0.00024367103,0.00005472602],"domain_scores_gemma":[0.9993955,0.000157989,0.00011210975,0.00015262695,0.00014957982,0.00003208976],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003960425,0.0009260283,0.00045806068,0.0010344485,0.00052407256,0.00060524966,0.001660736,0.00030701602,0.005169038],"category_scores_gemma":[0.0011375508,0.00043463442,0.000615951,0.0006254951,0.0004458642,0.0013073201,0.0008588749,0.00071454025,0.001116756],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030551563,0.000117121075,0.0010005799,0.00062580965,0.000097151526,0.00032224305,0.0002474365,0.036598217,0.2239637,0.0481555,0.008653972,0.6799128],"study_design_scores_gemma":[0.00029831898,0.002388339,0.0016874227,0.00018998457,0.0002644626,0.0019106567,0.0001544733,0.55215955,0.2560879,0.057100944,0.12755755,0.00020042098],"about_ca_topic_score_codex":0.0006536181,"about_ca_topic_score_gemma":0.0024847514,"teacher_disagreement_score":0.005169038,"about_ca_system_score_codex":0.00042454677,"about_ca_system_score_gemma":0.000795053,"threshold_uncertainty_score":0.017292142},"labels":[],"label_agreement":null},{"id":"W2047363496","doi":"10.1109/tvlsi.2015.2413966","title":"Verification of the Power and Ground Grids Under General and Hierarchical Constraints","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation; Semiconductor Research Corporation","keywords":"Computer science; Power (physics); Grid; Voltage; Range (aeronautics); Design flow; Electronic engineering; Computer engineering; Topology (electrical circuits); Electrical engineering; Embedded system; Mathematics; Engineering","score_opus":0.01405185148525871,"score_gpt":0.2173707261451539,"score_spread":0.2033188746598952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2047363496","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08602663,0.00007094163,0.9094608,0.000109348424,0.000012382997,0.00009135549,0.0002489116,0.0009834266,0.0029962226],"genre_scores_gemma":[0.8322342,0.000087789755,0.165698,0.0000675526,0.000010340103,0.00008228411,0.00034236835,0.0001263535,0.0013510656],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982545,0.00036036922,0.000098390694,0.000377902,0.0006548931,0.00025393022],"domain_scores_gemma":[0.9968184,0.0016025514,0.00048677626,0.0006120845,0.00041228524,0.000067840454],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011221996,0.00058813015,0.0003379047,0.00039015154,0.0003938815,0.0006439025,0.001117757,0.00046830953,0.0022061414],"category_scores_gemma":[0.0054698633,0.00037113167,0.00059018674,0.0005234907,0.0010869618,0.0019416164,0.0010760444,0.00074993976,0.00021327783],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020630313,0.000053417163,0.0029186879,0.0002032791,0.000038117138,0.00032313645,0.00012871185,0.8495556,0.041380618,0.051432423,0.0012988484,0.052460816],"study_design_scores_gemma":[0.000018704322,0.000048036054,0.0004973942,0.000009427234,0.000009939268,0.00006307017,0.00002762633,0.9568285,0.0220513,0.01951476,0.0009229711,0.000008304268],"about_ca_topic_score_codex":0.0065362053,"about_ca_topic_score_gemma":0.00863245,"teacher_disagreement_score":0.0065362053,"about_ca_system_score_codex":0.0008810246,"about_ca_system_score_gemma":0.0017921287,"threshold_uncertainty_score":0.012996316},"labels":[],"label_agreement":null},{"id":"W2050911174","doi":"10.1109/tvlsi.2012.2211048","title":"Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Triode; Capacitance; Inverter; CMOS; Transistor; Voltage; dBc; Noise margin; Ring oscillator; Phase noise; Propagation delay; Materials science; Electrical engineering; Electronic engineering; Physics; Optoelectronics; Control theory (sociology); Computer science; Engineering; Capacitor; Electrode; Quantum mechanics","score_opus":0.01489179149791314,"score_gpt":0.22981035869247596,"score_spread":0.21491856719456282,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050911174","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06397395,0.0009137598,0.92656696,0.00012687224,0.000032550935,0.000088880624,0.00005969371,0.00028375853,0.007953653],"genre_scores_gemma":[0.90489644,0.0006521848,0.091331236,0.000056969893,0.00002452187,0.00011573623,0.000039127804,0.00004537693,0.002838453],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998472,0.000034766857,0.000005357614,0.00002633702,0.00007010464,0.000016229513],"domain_scores_gemma":[0.9998667,0.00005332621,0.000026490567,0.00001581569,0.00003101391,0.000006695054],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025460898,0.00029211884,0.00024090458,0.00018833987,0.00014529898,0.00033393747,0.000730369,0.0004083795,0.0010157397],"category_scores_gemma":[0.00059676287,0.00025069917,0.00035156563,0.0001502963,0.00029038556,0.0005078812,0.0002682812,0.00026865338,0.00021988501],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013057586,0.00003719255,0.0011591949,0.0002728649,0.00008527045,0.00028295934,0.00015318731,0.7007979,0.17906754,0.082276285,0.00061983266,0.035117142],"study_design_scores_gemma":[0.000010189136,0.00009865817,0.00018895161,0.0000072979,0.000013730322,0.000089751884,0.000008528375,0.98464286,0.009089269,0.0041921227,0.0016510559,0.000007539642],"about_ca_topic_score_codex":0.0006309839,"about_ca_topic_score_gemma":0.0005831437,"teacher_disagreement_score":0.0010157397,"about_ca_system_score_codex":0.00048523303,"about_ca_system_score_gemma":0.00039051636,"threshold_uncertainty_score":0.003520608},"labels":[],"label_agreement":null},{"id":"W2057399548","doi":"10.1109/tvlsi.2012.2218264","title":"A SET/MOS Hybrid Multiplier Using Frequency Synthesis","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Quantum and electron transport phenomena","field":"Physics and Astronomy","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Operand; Multiplier (economics); Computer science; Frequency domain; Electronic engineering; Frequency multiplier; Binary number; Multiplication (music); Representation (politics); Adder; Set (abstract data type); Arithmetic; Algorithm; Mathematics; CMOS; Computer hardware; Engineering","score_opus":0.018382033087302272,"score_gpt":0.24513690292616389,"score_spread":0.22675486983886162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057399548","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16230294,0.001519646,0.8113968,0.0002623385,0.00023886465,0.00014382205,0.00013827987,0.002107082,0.021890167],"genre_scores_gemma":[0.6729,0.00040981584,0.31695753,0.00013388773,0.00010615903,0.00009307661,0.00010244922,0.00004510812,0.0092519075],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999892,0.000014570382,0.000006230483,0.000022543256,0.00005345419,0.00001125008],"domain_scores_gemma":[0.9999373,0.000018819177,0.0000094321895,0.000010762965,0.000017408147,0.000006323173],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011041939,0.00023575831,0.00023316029,0.0002830097,0.00024722746,0.00037543947,0.00050462544,0.0002890043,0.0025200539],"category_scores_gemma":[0.00014591738,0.0001548977,0.00021383738,0.00019932163,0.00012606375,0.00043383244,0.00022781383,0.00026774002,0.0005410294],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031779517,0.00007472618,0.00078828755,0.00026868426,0.000112376336,0.00037080093,0.00008603523,0.013191572,0.71171486,0.025525695,0.0017894853,0.24575959],"study_design_scores_gemma":[0.00015175836,0.0013273548,0.0018272797,0.000086448774,0.00018362516,0.002316981,0.000055770244,0.3145915,0.6209932,0.008199244,0.05018256,0.00008427145],"about_ca_topic_score_codex":0.00016809374,"about_ca_topic_score_gemma":0.0005366435,"teacher_disagreement_score":0.0025200539,"about_ca_system_score_codex":0.00014856199,"about_ca_system_score_gemma":0.00014985855,"threshold_uncertainty_score":0.008430421},"labels":[],"label_agreement":null},{"id":"W2057433396","doi":"10.1109/tvlsi.2014.2309439","title":"Functional Constraint Extraction From Register Transfer Level for ATPG","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Automatic test pattern generation; Computer science; VHDL; Code coverage; Register-transfer level; Process (computing); Reduction (mathematics); Functional verification; Hardware description language; Computer engineering; Scan chain; Design for testing; Fault coverage; Formal verification; Algorithm; Embedded system; Reliability engineering; Logic synthesis; Logic gate; Integrated circuit; Programming language; Engineering; Field-programmable gate array; Software; Testability; Electronic circuit","score_opus":0.05270942477915494,"score_gpt":0.2555873187919489,"score_spread":0.20287789401279396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057433396","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019085852,0.00009269349,0.9699625,0.00006778251,0.000023820052,0.00017463567,0.000702291,0.0070240353,0.0028662942],"genre_scores_gemma":[0.3262889,0.00021049954,0.66464686,0.00014567756,0.000020974378,0.0008396423,0.0030223662,0.0016568683,0.003168129],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99904853,0.00026424183,0.00008222792,0.000100855614,0.0004302313,0.0000739768],"domain_scores_gemma":[0.99794847,0.0012530591,0.00019447674,0.00033193987,0.00025565168,0.00001637645],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005184208,0.0010002446,0.00047396953,0.0013576011,0.00029742264,0.00065608986,0.0008682131,0.000746286,0.010094737],"category_scores_gemma":[0.0035818405,0.00040877602,0.0006769442,0.0009465209,0.00033701834,0.000740519,0.0005545727,0.0006225241,0.0016335999],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049211126,0.0001683258,0.0020787532,0.001349882,0.00009401626,0.0020295652,0.00035604136,0.2508118,0.17230071,0.03383549,0.011215946,0.5252673],"study_design_scores_gemma":[0.00011528451,0.00026128595,0.0008965784,0.00011455164,0.000050754094,0.00083149795,0.000049445407,0.74113476,0.21421808,0.016008928,0.026256707,0.000062237836],"about_ca_topic_score_codex":0.0014808599,"about_ca_topic_score_gemma":0.0018005722,"teacher_disagreement_score":0.010094737,"about_ca_system_score_codex":0.00045143347,"about_ca_system_score_gemma":0.0009571138,"threshold_uncertainty_score":0.033770263},"labels":[],"label_agreement":null},{"id":"W2062406082","doi":"10.1109/tvlsi.2012.2217993","title":"Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Quantum and electron transport phenomena","field":"Physics and Astronomy","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Transistor; Electronic engineering; Logic gate; Binary number; Computer science; Electronic circuit; Dissipation; Electrical engineering; Physics; Engineering; Voltage; Mathematics; Arithmetic","score_opus":0.020818067998360997,"score_gpt":0.24635984926883425,"score_spread":0.22554178127047325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2062406082","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.70719564,0.0028435783,0.27502182,0.00023666733,0.00016992101,0.00015295904,0.00014066689,0.0005105208,0.013728297],"genre_scores_gemma":[0.91677624,0.00041291668,0.080794945,0.0000647601,0.000027249693,0.000047289803,0.000038424452,0.000010289905,0.001827796],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998877,0.000018676858,0.000008419202,0.000022071239,0.00004507044,0.00001798172],"domain_scores_gemma":[0.99981254,0.00007081264,0.000045121236,0.000019404033,0.000037271857,0.000014824816],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017873339,0.00029615496,0.0002585595,0.00024235505,0.00018170409,0.0005012094,0.0007684229,0.00032270866,0.001152695],"category_scores_gemma":[0.00031124635,0.00018053905,0.00019351719,0.0002621953,0.00015680537,0.0006834828,0.00025429358,0.00017965092,0.0002583535],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00080128,0.00017780234,0.0037678557,0.00064688147,0.00022737494,0.00077087706,0.00014938714,0.07520724,0.7575267,0.038904764,0.0011406584,0.12067914],"study_design_scores_gemma":[0.000109408844,0.0016772136,0.0026911572,0.00009652637,0.00018578176,0.0009653957,0.00006856256,0.5590473,0.40907392,0.007135789,0.01889176,0.00005724716],"about_ca_topic_score_codex":0.00020564807,"about_ca_topic_score_gemma":0.0007957815,"teacher_disagreement_score":0.001152695,"about_ca_system_score_codex":0.00023012198,"about_ca_system_score_gemma":0.00018021365,"threshold_uncertainty_score":0.0038561225},"labels":[],"label_agreement":null},{"id":"W2064187704","doi":"10.1109/tvlsi.2011.2160001","title":"Exploiting Process Variability in Voltage/Frequency Control","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Frequency scaling; Chip; Throughput; Computer science; Voltage; Multi-core processor; Multiprocessing; Power (physics); Dram; Dynamic demand; Embedded system; Electronic engineering; Parallel computing; Electrical engineering; Computer hardware; Engineering; Telecommunications; Physics","score_opus":0.014272997256907225,"score_gpt":0.2107434303360679,"score_spread":0.19647043307916068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2064187704","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24596095,0.00046813156,0.74936783,0.00013014316,0.000050746014,0.000034327924,0.000045301327,0.001222621,0.0027199015],"genre_scores_gemma":[0.9547532,0.00010293583,0.04453293,0.000026791155,0.000015736014,0.0000198016,0.000035372825,0.000057200865,0.000456042],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996462,0.000040600284,0.00002351284,0.000090991205,0.0001492296,0.000049568625],"domain_scores_gemma":[0.9990128,0.00041780932,0.00018881551,0.00020583955,0.000143504,0.00003121182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004178717,0.0003777922,0.00030238702,0.0003629373,0.00026413155,0.00065451476,0.0005857253,0.00019575792,0.00040940937],"category_scores_gemma":[0.0018831482,0.00014692808,0.00023490997,0.00044003857,0.00025864923,0.0005377495,0.00037674006,0.00042113886,0.00007917548],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025995699,0.00010212087,0.0062046866,0.00006573065,0.000047960093,0.000093089286,0.00015370797,0.59793454,0.12220984,0.005403436,0.0005265151,0.26699844],"study_design_scores_gemma":[0.000014285927,0.00010476641,0.0018123381,0.000006014631,0.000025648858,0.00007555345,0.000024528053,0.94265926,0.05056219,0.0029642954,0.0017330856,0.000017954419],"about_ca_topic_score_codex":0.001902512,"about_ca_topic_score_gemma":0.0025037942,"teacher_disagreement_score":0.001902512,"about_ca_system_score_codex":0.00051305635,"about_ca_system_score_gemma":0.00060923584,"threshold_uncertainty_score":0.0037828684},"labels":[],"label_agreement":null},{"id":"W2068044764","doi":"10.1109/tvlsi.2013.2291563","title":"A 65-nm CMOS 10-GS/s 4-bit Background-Calibrated Noninterleaved Flash ADC for Radio Astronomy","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates - Technology Futures; CMC Microsystems; University of Calgary","keywords":"Effective number of bits; Flash ADC; Spurious-free dynamic range; Comparator; CMOS; Dynamic range; Electronic engineering; Successive approximation ADC; Electrical engineering; Capacitance; Nyquist frequency; Physics; 4-bit; Computer science; Engineering; Voltage","score_opus":0.014104522693542178,"score_gpt":0.2106624420065855,"score_spread":0.1965579193130433,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2068044764","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42998344,0.0059448597,0.52682436,0.000652841,0.00068028405,0.0003802265,0.00074450136,0.006382996,0.028406464],"genre_scores_gemma":[0.77807283,0.0012347595,0.20397417,0.00043345784,0.00011053666,0.00006181975,0.000579919,0.00009986659,0.015432556],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99976975,0.000027445172,0.00001597797,0.00004684878,0.00011202153,0.00002800915],"domain_scores_gemma":[0.99978644,0.00004941222,0.000026248965,0.000032712192,0.00008332044,0.000021938566],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029589757,0.0002935561,0.0002681421,0.000488748,0.00027893262,0.0006063155,0.00090442604,0.000468523,0.0030986464],"category_scores_gemma":[0.00057128223,0.00016846407,0.00017472151,0.00047246538,0.00017646696,0.00082800107,0.00025316337,0.00042480865,0.00084420625],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030939456,0.00006982771,0.001714423,0.00037331248,0.000044921067,0.0006824799,0.00014558758,0.0016015877,0.7794289,0.0024898027,0.0020531334,0.21108672],"study_design_scores_gemma":[0.00010842887,0.0014729298,0.0067470893,0.00008847613,0.0001718585,0.004019465,0.000116208554,0.032250237,0.8839721,0.0007517639,0.07023128,0.00007020109],"about_ca_topic_score_codex":0.0007818263,"about_ca_topic_score_gemma":0.0024162487,"teacher_disagreement_score":0.0030986464,"about_ca_system_score_codex":0.0004456061,"about_ca_system_score_gemma":0.00062538986,"threshold_uncertainty_score":0.010365963},"labels":[],"label_agreement":null},{"id":"W2070804437","doi":"10.1109/tvlsi.2014.2367496","title":"CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Multiplier (economics); Adder; Multiplication (music); Chip; Computer science; Artificial neural network; Robustness (evolution); Very-large-scale integration; Electronic engineering; Algorithm; Artificial intelligence; Mathematics; CMOS; Engineering; Telecommunications","score_opus":0.014219791911010658,"score_gpt":0.19734163810543556,"score_spread":0.1831218461944249,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2070804437","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07445535,0.00059198536,0.9101754,0.0002564826,0.00022312388,0.00013501525,0.00007834208,0.0010302591,0.013053932],"genre_scores_gemma":[0.61897165,0.00021754214,0.37268648,0.00021833516,0.000049845352,0.00011712838,0.00009535392,0.00005208898,0.007591476],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978226,0.00003588491,0.000016241402,0.000038366208,0.00011086322,0.000016455717],"domain_scores_gemma":[0.99973744,0.00005769538,0.00004150889,0.000037563655,0.000111990885,0.000013807884],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026748487,0.0003061441,0.00018612476,0.000291678,0.00029632953,0.00055844506,0.0009978875,0.0004026036,0.0034861001],"category_scores_gemma":[0.0008115557,0.00013874815,0.00015733331,0.00027411862,0.00021677748,0.0006066129,0.00035089074,0.00044999033,0.00062584755],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042815265,0.0001683464,0.0012342967,0.0004221683,0.00010843466,0.00024647903,0.00016480855,0.04766399,0.42834926,0.061897293,0.005046442,0.45427018],"study_design_scores_gemma":[0.00008268926,0.0008411844,0.0012818378,0.000056907098,0.00007200293,0.0007123482,0.000052659423,0.59562653,0.35511228,0.010736569,0.035378635,0.000046329955],"about_ca_topic_score_codex":0.00050564355,"about_ca_topic_score_gemma":0.0014885092,"teacher_disagreement_score":0.0034861001,"about_ca_system_score_codex":0.0005186074,"about_ca_system_score_gemma":0.0005219394,"threshold_uncertainty_score":0.011662185},"labels":[],"label_agreement":null},{"id":"W2073321629","doi":"10.1109/tvlsi.2013.2255071","title":"Incremental Trace-Buffer Insertion for FPGA Debug","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; TRACE (psycholinguistics); Field-programmable gate array; Embedded system; Routing (electronic design automation); Tracing; Background debug mode interface; Observability; Computer hardware; Process (computing); Parallel computing","score_opus":0.020870272365848447,"score_gpt":0.23911933515115377,"score_spread":0.21824906278530531,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073321629","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15199494,0.0007945152,0.83100635,0.00023919664,0.0000855846,0.0001372203,0.00010736845,0.0118746795,0.0037600691],"genre_scores_gemma":[0.76590735,0.0002083491,0.23181887,0.00010014045,0.000016030834,0.000058059475,0.00016715268,0.00028450636,0.0014395101],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997049,0.00009224988,0.0000151147315,0.000045840407,0.00009120976,0.00005068741],"domain_scores_gemma":[0.9977882,0.0011352149,0.00019322785,0.000666292,0.00014440871,0.000072650946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046787495,0.0006148486,0.00021454645,0.000608621,0.00022131867,0.00055929815,0.0014115188,0.00037759723,0.0035586585],"category_scores_gemma":[0.0029131228,0.00026212208,0.00021390711,0.00039302537,0.00043261025,0.0016093764,0.00060664525,0.0006595967,0.0004028409],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013187035,0.0002923672,0.008101828,0.00037672525,0.00005044875,0.0006513181,0.0005539774,0.05103494,0.31597716,0.02661232,0.0038875868,0.59114265],"study_design_scores_gemma":[0.00015217523,0.0013822032,0.0023860133,0.00008144086,0.000082290455,0.001374803,0.00018611253,0.36825958,0.59593713,0.012306946,0.017771265,0.0000800689],"about_ca_topic_score_codex":0.0005880054,"about_ca_topic_score_gemma":0.0010482545,"teacher_disagreement_score":0.0035586585,"about_ca_system_score_codex":0.00034780524,"about_ca_system_score_gemma":0.0007154629,"threshold_uncertainty_score":0.011904895},"labels":[],"label_agreement":null},{"id":"W2077066011","doi":"10.1109/tvlsi.2015.2389260","title":"High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Resistive random-access memory; Static random-access memory; Standby power; Non-volatile memory; NMOS logic; Logic block; Transistor; Electronic engineering; Field-programmable gate array; Data retention; Electrical engineering; Gate array; Block (permutation group theory); Computer science; Engineering; Embedded system; Voltage","score_opus":0.012298666944403482,"score_gpt":0.21830669806615846,"score_spread":0.20600803112175498,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077066011","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84102637,0.003840359,0.12615569,0.00060654973,0.00048526246,0.00008119865,0.0005331232,0.0035778263,0.023693617],"genre_scores_gemma":[0.96342534,0.00057670963,0.033384062,0.00012626492,0.00007551575,0.000040238134,0.00017987569,0.00004029808,0.002151685],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99988246,0.000014305144,0.0000082905435,0.000031085703,0.000045319324,0.000018477449],"domain_scores_gemma":[0.9998845,0.0000120576915,0.000033076554,0.00002844088,0.00003265798,0.000009305146],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000072395036,0.00029368684,0.0002948174,0.00028144795,0.0001449164,0.00031885292,0.000794348,0.00032140192,0.00092900335],"category_scores_gemma":[0.00017863356,0.00016501335,0.00024668404,0.00032271174,0.00011221613,0.00063460856,0.00029123202,0.00018745323,0.00044384736],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000117760996,0.00006859452,0.0013250969,0.00027322528,0.000059261576,0.000665693,0.00007330638,0.009601905,0.9171841,0.0044509363,0.0030652105,0.06311491],"study_design_scores_gemma":[0.00009103169,0.0012829478,0.0044737235,0.000033865475,0.00013945253,0.003196462,0.00008539948,0.17876115,0.7851391,0.0020399059,0.024630269,0.00012663484],"about_ca_topic_score_codex":0.00020848076,"about_ca_topic_score_gemma":0.00043195547,"teacher_disagreement_score":0.00092900335,"about_ca_system_score_codex":0.00017745454,"about_ca_system_score_gemma":0.00011784411,"threshold_uncertainty_score":0.0031077862},"labels":[],"label_agreement":null},{"id":"W2078731783","doi":"10.1109/tvlsi.2014.2375640","title":"Scalable Elliptic Curve Cryptosystem FPGA Processor for NIST Prime Curves","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":61,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"NIST; Elliptic curve cryptography; Field-programmable gate array; Computer science; Elliptic curve point multiplication; Elliptic curve; Scalability; Parallel computing; Hessian form of an elliptic curve; Scalar multiplication; Schoof's algorithm; Embedded system; Arithmetic; Mathematics; Encryption; Public-key cryptography; Operating system","score_opus":0.02465452726244105,"score_gpt":0.2566337248512674,"score_spread":0.23197919758882635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078731783","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3526191,0.0025517088,0.5689766,0.0006099979,0.0004366973,0.0004862615,0.00065743254,0.01568665,0.057975445],"genre_scores_gemma":[0.85895985,0.00044534434,0.12929292,0.00015878849,0.000073880554,0.00013495573,0.0008081606,0.000099665776,0.01002638],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985385,0.000013309303,0.000009880781,0.00002685793,0.000062700354,0.000033318618],"domain_scores_gemma":[0.9999069,0.000011481311,0.000010953706,0.000021465958,0.00003809752,0.00001105776],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013176553,0.00038949805,0.00027262833,0.0004534904,0.00028235395,0.00038438037,0.00065121305,0.00022305794,0.0058684754],"category_scores_gemma":[0.0002695547,0.00012473005,0.00018631527,0.00037635505,0.00014033324,0.00071715476,0.00031891797,0.00037975202,0.0014081032],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011952638,0.00024308398,0.0031247523,0.00050776097,0.000083477375,0.0010118667,0.00014659273,0.049626376,0.3530123,0.03229473,0.03236487,0.5263889],"study_design_scores_gemma":[0.00044646082,0.0016169972,0.0058218786,0.00011786892,0.00010841696,0.0021830252,0.00011844574,0.47227612,0.40954182,0.008214229,0.09945139,0.00010335033],"about_ca_topic_score_codex":0.0008889557,"about_ca_topic_score_gemma":0.0012006715,"teacher_disagreement_score":0.0058684754,"about_ca_system_score_codex":0.00048206197,"about_ca_system_score_gemma":0.00075075676,"threshold_uncertainty_score":0.019631982},"labels":[],"label_agreement":null},{"id":"W2081286217","doi":"10.1109/tvlsi.2011.2160463","title":"Portable, Flexible, and Scalable Soft Vector Processors","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Software portability; Scalability; Embedded system; Microprocessor; Computer hardware; Computer architecture; Design space exploration; Flexibility (engineering); Reconfigurable computing; Parallel computing; Vector processor","score_opus":0.021797232362556943,"score_gpt":0.23814884198078648,"score_spread":0.21635160961822952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2081286217","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4560544,0.0008663629,0.5086678,0.0002077062,0.000121260535,0.00016955349,0.00031749468,0.005961209,0.02763432],"genre_scores_gemma":[0.8729455,0.00039355492,0.11522121,0.000070732785,0.000034482266,0.00010189193,0.00035234558,0.00017556456,0.010704771],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998312,0.000016613483,0.000008814423,0.0000280419,0.00008526136,0.000030104056],"domain_scores_gemma":[0.9997545,0.00006246383,0.000042324387,0.00006194061,0.000055229946,0.000023658948],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014904469,0.0003862456,0.00016543509,0.00029134535,0.00017013306,0.00048625423,0.000671385,0.00018196277,0.0038994502],"category_scores_gemma":[0.00049651274,0.00017094513,0.00014145223,0.0003919807,0.00023843233,0.0007610643,0.00047321495,0.0004109508,0.0008277778],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00069551234,0.00015981945,0.0029717458,0.00024386228,0.000042167318,0.00045015546,0.00012658577,0.15411085,0.3737532,0.015592348,0.006637388,0.44521645],"study_design_scores_gemma":[0.00023956939,0.0014612589,0.0072070314,0.000051639247,0.000057079793,0.0006968321,0.00019535358,0.6838794,0.25376675,0.017104594,0.035263035,0.00007745672],"about_ca_topic_score_codex":0.0006131755,"about_ca_topic_score_gemma":0.0013480572,"teacher_disagreement_score":0.0038994502,"about_ca_system_score_codex":0.00017935259,"about_ca_system_score_gemma":0.00026131212,"threshold_uncertainty_score":0.013044953},"labels":[],"label_agreement":null},{"id":"W2081819510","doi":"10.1109/tvlsi.2012.2223247","title":"Configurable Input–Output Power Pad for Wafer-Scale Microelectronic Systems","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal","funders":"Canada Research Chairs; Polytechnique Montréal; CMC Microsystems","keywords":"CMOS; Wafer; Electrical engineering; Transistor; Microelectronics; Computer science; Electronic engineering; Voltage; Engineering; Topology (electrical circuits)","score_opus":0.012515438493824742,"score_gpt":0.21448114846300645,"score_spread":0.2019657099691817,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2081819510","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18421254,0.0020519015,0.76335335,0.00046046975,0.00044159635,0.00042414313,0.000595348,0.012226704,0.03623405],"genre_scores_gemma":[0.80236715,0.00048612535,0.18405356,0.00026541532,0.00011832561,0.00017835648,0.00045267877,0.00042614463,0.011652293],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99981254,0.000030366491,0.000011331622,0.000050569546,0.00007119326,0.000024053874],"domain_scores_gemma":[0.99985147,0.00003942527,0.000022982042,0.00005217001,0.000021527787,0.000012308629],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010361651,0.00053290266,0.00019528533,0.0002264171,0.00017728137,0.00054613303,0.0010340391,0.0002706502,0.0079371305],"category_scores_gemma":[0.00026261338,0.00019341096,0.00019037502,0.00021979741,0.00015956936,0.0007110267,0.0004351846,0.00044055522,0.0018815697],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038915235,0.0001386256,0.0014804933,0.0006694926,0.000061073064,0.00095124595,0.00017507449,0.014674402,0.61036855,0.016572617,0.011103188,0.34341612],"study_design_scores_gemma":[0.00015899604,0.0014155267,0.0048040473,0.000068546586,0.00008354271,0.0025035522,0.000088596214,0.13400267,0.70806724,0.0070953434,0.14161614,0.00009571636],"about_ca_topic_score_codex":0.00010762241,"about_ca_topic_score_gemma":0.0002284372,"teacher_disagreement_score":0.0079371305,"about_ca_system_score_codex":0.00026885682,"about_ca_system_score_gemma":0.00010633047,"threshold_uncertainty_score":0.02655238},"labels":[],"label_agreement":null},{"id":"W2085540322","doi":"10.1109/tvlsi.2011.2158595","title":"Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":79,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"Division of Electrical, Communications and Cyber Systems; CMC Microsystems","keywords":"Elliptic curve cryptography; Hessian matrix; Lookup table; Elliptic curve point multiplication; Multiplication (music); Elliptic curve; Binary number; Edwards curve; Mathematics; Computer science; Parallel computing; Arithmetic; Algorithm; Applied mathematics; Combinatorics; Schoof's algorithm; Pure mathematics; Encryption; Public-key cryptography","score_opus":0.02770676403880055,"score_gpt":0.26701201903354777,"score_spread":0.23930525499474722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2085540322","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.565865,0.0009941229,0.403677,0.00028141754,0.00011625939,0.00017742206,0.00026706987,0.0035406258,0.025081072],"genre_scores_gemma":[0.7965165,0.00044190834,0.19675757,0.00004711783,0.000025943154,0.00006324152,0.0003376413,0.00007517253,0.0057349643],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998282,0.000025934145,0.000012911094,0.000021532664,0.00008092608,0.00003051744],"domain_scores_gemma":[0.99983406,0.000047417816,0.000019667385,0.000039274884,0.000048400245,0.000011167858],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015158618,0.0003807124,0.00026725314,0.0004564638,0.0001996111,0.00045063958,0.00048099778,0.00021235317,0.0036823328],"category_scores_gemma":[0.000573422,0.0001369359,0.0001541135,0.00059018674,0.00020929398,0.00075288955,0.00026783292,0.00027070698,0.0008641462],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009510251,0.00017547933,0.0031068912,0.00040054167,0.00006401757,0.0007206777,0.00028607572,0.072118826,0.23066293,0.06630924,0.0067208125,0.6184835],"study_design_scores_gemma":[0.00039184146,0.0014113376,0.004988076,0.00011580481,0.00007269258,0.0013547246,0.00020701041,0.5224419,0.40024582,0.023262003,0.04541594,0.00009275665],"about_ca_topic_score_codex":0.00078866933,"about_ca_topic_score_gemma":0.0016323079,"teacher_disagreement_score":0.0036823328,"about_ca_system_score_codex":0.0004439866,"about_ca_system_score_gemma":0.00043788485,"threshold_uncertainty_score":0.012318671},"labels":[],"label_agreement":null},{"id":"W2086373044","doi":"10.1109/tvlsi.2015.2411258","title":"Logic-in-Memory With a Nonvolatile Programmable Metallization Cell","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Pass transistor logic; Logic family; Logic gate; Computer science; CMOS; Logic level; Transistor; Programmable logic array; Programmable logic device; Memory cell; Electronic engineering; Electrical engineering; Logic synthesis; Voltage; Engineering; Computer hardware; Algorithm","score_opus":0.02034403170740979,"score_gpt":0.22662307263740905,"score_spread":0.20627904092999927,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2086373044","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.584219,0.0031183443,0.35839278,0.0009313284,0.0007580414,0.00021424147,0.0008476361,0.0045588007,0.04695991],"genre_scores_gemma":[0.922326,0.00051468506,0.068992905,0.0002586463,0.00008102361,0.0000699365,0.00018888926,0.00007072871,0.0074971123],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99988985,0.000010879104,0.00001109249,0.000023529608,0.00004988097,0.000014833543],"domain_scores_gemma":[0.9998524,0.000027472792,0.000031920736,0.000044176235,0.000034369597,0.000009629961],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000066531764,0.00017631559,0.00020961091,0.00016514762,0.00017213951,0.0006239289,0.00134194,0.00029580787,0.0025054966],"category_scores_gemma":[0.00023284706,0.000090886424,0.0001604852,0.0003130229,0.00018997084,0.00086046517,0.00037066333,0.00024128868,0.00059525244],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036654595,0.00013581356,0.0017440182,0.00044555854,0.000068956666,0.0010884298,0.00017837773,0.0136094615,0.8156136,0.031177647,0.0056251977,0.12994646],"study_design_scores_gemma":[0.000112729416,0.0009997964,0.001492587,0.000035265453,0.00014160204,0.002452958,0.00010012467,0.14257784,0.7743031,0.0045480086,0.07316905,0.00006699225],"about_ca_topic_score_codex":0.00031059925,"about_ca_topic_score_gemma":0.0006811519,"teacher_disagreement_score":0.0025054966,"about_ca_system_score_codex":0.00024259617,"about_ca_system_score_gemma":0.00023657907,"threshold_uncertainty_score":0.008381784},"labels":[],"label_agreement":null},{"id":"W2087866481","doi":"10.1109/tvlsi.2007.893659","title":"On Concurrent Detection of Errors in Polynomial Basis Multiplication","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Division of Materials Research","keywords":"Parity bit; Error detection and correction; Parity (physics); Arithmetic; Multiplier (economics); Binary number; Computer science; Algorithm; Multiplication (music); Standard basis; Overhead (engineering); Mathematics; Discrete mathematics; Combinatorics","score_opus":0.016408762641418113,"score_gpt":0.27930684060435035,"score_spread":0.26289807796293224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087866481","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33954516,0.0013143943,0.6523246,0.00044363984,0.00017981342,0.000101658836,0.000058207705,0.0013826122,0.004649929],"genre_scores_gemma":[0.88841593,0.000455591,0.10814634,0.00009953694,0.000106291525,0.000042408265,0.00008092867,0.00009015925,0.0025628621],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99515355,0.000923592,0.00029300776,0.0006136305,0.0027259805,0.0002901802],"domain_scores_gemma":[0.97790796,0.011789995,0.0026535722,0.003711801,0.0036887222,0.00024793728],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00222454,0.00063479185,0.000775999,0.0011976423,0.0006068066,0.0013410936,0.0012166336,0.0007829089,0.0011154403],"category_scores_gemma":[0.019352024,0.00039605045,0.00030648813,0.0012062157,0.0012129915,0.00414714,0.0016369348,0.0011438662,0.0004909561],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0033377055,0.00040883443,0.018762223,0.00040936467,0.00013102636,0.0014279982,0.0008175009,0.07899473,0.21559961,0.031567276,0.0015432923,0.6470004],"study_design_scores_gemma":[0.00009502393,0.001368982,0.003598037,0.00008575073,0.00015231044,0.0033449698,0.00014810043,0.5819998,0.37632772,0.027686164,0.005116515,0.00007676478],"about_ca_topic_score_codex":0.0006128559,"about_ca_topic_score_gemma":0.000589238,"teacher_disagreement_score":0.00222454,"about_ca_system_score_codex":0.0005670905,"about_ca_system_score_gemma":0.00075728353,"threshold_uncertainty_score":0.011764586},"labels":[],"label_agreement":null},{"id":"W2089389313","doi":"10.1109/tvlsi.2008.917552","title":"A Compact and Accurate Gaussian Variate Generator","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Image and Signal Denoising Methods","field":"Computer Science","cited_by":74,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Datapath; Field-programmable gate array; Algorithm; Gaussian; Computer science; Logarithm; Chip; CMOS; Block (permutation group theory); Range (aeronautics); Parallel computing; Computer hardware; Mathematics; Electronic engineering; Engineering","score_opus":0.030290893015135066,"score_gpt":0.27254541271326455,"score_spread":0.24225451969812947,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089389313","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019253306,0.00026558174,0.9708646,0.00019197632,0.00008016612,0.00009111203,0.00017865548,0.003907751,0.0051668254],"genre_scores_gemma":[0.45055553,0.00022654374,0.5397534,0.00024152972,0.000089178706,0.00016916511,0.00053287693,0.00039016534,0.008041686],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99940133,0.00011639763,0.000026041862,0.000101460704,0.000294998,0.00005978417],"domain_scores_gemma":[0.9995302,0.00012593882,0.000074694886,0.00008661619,0.00014659206,0.000035946003],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005032125,0.0005166819,0.0004342104,0.00062379456,0.00028719916,0.000691248,0.0010608111,0.0004440014,0.003777001],"category_scores_gemma":[0.0012655762,0.00023460464,0.00030568737,0.0006282071,0.0003732556,0.0007514249,0.00077707943,0.00062842335,0.001557367],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006413874,0.00010005338,0.0023484211,0.00029582565,0.000059630533,0.0005161535,0.00024761728,0.07701063,0.25606567,0.07043804,0.012062061,0.5802145],"study_design_scores_gemma":[0.0001303201,0.00061901635,0.0011111606,0.000041661027,0.000044419005,0.0009750793,0.00003675686,0.74049234,0.19340979,0.010984525,0.05204305,0.0001119229],"about_ca_topic_score_codex":0.0005647765,"about_ca_topic_score_gemma":0.00055485975,"teacher_disagreement_score":0.003777001,"about_ca_system_score_codex":0.00055993366,"about_ca_system_score_gemma":0.0006647162,"threshold_uncertainty_score":0.012635291},"labels":[],"label_agreement":null},{"id":"W2089902593","doi":"10.1109/tvlsi.2008.2003004","title":"Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Multiplication (music); Adder; Constant (computer programming); Computer science; Heuristic; Algorithm; Multiplication algorithm; Arithmetic; Divide and conquer algorithms; Parallel computing; Mathematics; Combinatorics; Artificial intelligence; Binary number","score_opus":0.01695558374234841,"score_gpt":0.25498225957597764,"score_spread":0.23802667583362924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089902593","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07393396,0.00037199556,0.9164175,0.00016387369,0.000080805235,0.00008559057,0.00009543684,0.0021699427,0.0066808006],"genre_scores_gemma":[0.29282558,0.00016701584,0.70269483,0.00006406143,0.000028682793,0.00008117624,0.00020725996,0.000116285366,0.00381506],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995609,0.00006383433,0.000033310003,0.00009439647,0.00017109921,0.000076362536],"domain_scores_gemma":[0.99926513,0.00032386743,0.000080085185,0.00016368099,0.00013183733,0.000035438825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034282214,0.0006130002,0.00071764697,0.0008788535,0.00050050876,0.0008520343,0.0011994513,0.0004687488,0.005225482],"category_scores_gemma":[0.0017642077,0.0003285874,0.00045781926,0.0018912237,0.00042821394,0.0012810585,0.00069984386,0.00040049272,0.0012607042],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006064627,0.00010607782,0.0010335436,0.00028772542,0.000047811103,0.0002944533,0.00012705397,0.10438812,0.04184648,0.029167954,0.0063406113,0.81575376],"study_design_scores_gemma":[0.0002074265,0.0003334625,0.0005494303,0.0000328759,0.00003932183,0.0006308357,0.00006610689,0.89696074,0.06377476,0.028071458,0.00929404,0.000039636394],"about_ca_topic_score_codex":0.0015520355,"about_ca_topic_score_gemma":0.0025092904,"teacher_disagreement_score":0.005225482,"about_ca_system_score_codex":0.00041668332,"about_ca_system_score_gemma":0.0010881226,"threshold_uncertainty_score":0.01748097},"labels":[],"label_agreement":null},{"id":"W2090213929","doi":"10.1109/tvlsi.2011.2104982","title":"Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Digital clock manager; Clock domain crossing; Clock skew; CPU multiplier; Clock network; Clock gating; Timing failure; Synchronous circuit; Clock synchronization; Computer science; Clock drift; Static timing analysis; Electronic engineering; Jitter; Clock signal; Embedded system; Engineering; Synchronization (alternating current); Channel (broadcasting); Computer network","score_opus":0.014087050605069148,"score_gpt":0.19309207605719747,"score_spread":0.17900502545212832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2090213929","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2877733,0.0002985967,0.70151836,0.00014297888,0.000100735975,0.000076500575,0.00018261517,0.0017370337,0.008169846],"genre_scores_gemma":[0.89167506,0.00011283485,0.10353836,0.00006671486,0.000029698536,0.00005252745,0.00016966519,0.00009172586,0.004263455],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99981564,0.00003108072,0.000013840567,0.00005794086,0.000056229484,0.00002526411],"domain_scores_gemma":[0.99963725,0.000062172134,0.00010762541,0.0000876689,0.00008023062,0.000025064966],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021665951,0.00032740197,0.00015502656,0.0003698422,0.00031736627,0.00041768214,0.0007200598,0.00018370907,0.0015077479],"category_scores_gemma":[0.0005786549,0.0001325941,0.0001289937,0.00044703836,0.0002506031,0.0005762914,0.000387391,0.00021976074,0.0003175191],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007229479,0.00017952167,0.0030066518,0.000121938356,0.000042198884,0.00030665332,0.00015997533,0.22659208,0.46302018,0.023430277,0.0035095634,0.27890792],"study_design_scores_gemma":[0.00013360268,0.0007565267,0.0018838795,0.000021691449,0.000058767604,0.0005296752,0.00004673313,0.63795173,0.32786533,0.0066286772,0.02407245,0.00005096356],"about_ca_topic_score_codex":0.0007663899,"about_ca_topic_score_gemma":0.0015779854,"teacher_disagreement_score":0.0015077479,"about_ca_system_score_codex":0.00046398697,"about_ca_system_score_gemma":0.000287526,"threshold_uncertainty_score":0.0050439835},"labels":[],"label_agreement":null},{"id":"W2094621017","doi":"10.1109/tvlsi.2011.2109404","title":"Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":102,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Sigmoid function; NMOS logic; PMOS logic; Activation function; CMOS; Computer science; Electronic engineering; Artificial neural network; Voltage; Transistor; Electrical engineering; Artificial intelligence; Engineering","score_opus":0.03233366874871141,"score_gpt":0.24637425597125984,"score_spread":0.21404058722254843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094621017","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12053754,0.0009172362,0.8393163,0.000547753,0.00053290604,0.00012942012,0.00026388286,0.002790905,0.034964137],"genre_scores_gemma":[0.8946811,0.00032630173,0.095641896,0.00021669695,0.00004202637,0.00004603622,0.00006928277,0.000026333513,0.008950359],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998934,0.000012532975,0.000009672585,0.000025603624,0.000040432522,0.000018365077],"domain_scores_gemma":[0.9998995,0.000016790855,0.000010026948,0.00001619758,0.000046661735,0.000010872488],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013335947,0.0002317253,0.00016666311,0.00012401078,0.00022778338,0.00049644016,0.0010613388,0.0005084196,0.0032651874],"category_scores_gemma":[0.00024565717,0.00012071891,0.00019964993,0.00016823292,0.00017372958,0.0004914723,0.00027260024,0.0002947505,0.00068550213],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049667805,0.00018305166,0.0014904493,0.00062530476,0.000108339256,0.0009867059,0.00021623562,0.05995723,0.5971235,0.027556924,0.0037408837,0.30751473],"study_design_scores_gemma":[0.00008995206,0.0006932688,0.0013998192,0.00009037002,0.00010976148,0.0014530076,0.00006047043,0.71957266,0.24124251,0.0066820397,0.02855697,0.00004921821],"about_ca_topic_score_codex":0.0005558096,"about_ca_topic_score_gemma":0.0011039628,"teacher_disagreement_score":0.0032651874,"about_ca_system_score_codex":0.00027494258,"about_ca_system_score_gemma":0.00026790085,"threshold_uncertainty_score":0.010923207},"labels":[],"label_agreement":null},{"id":"W2095574503","doi":"10.1109/tvlsi.2005.848817","title":"A novel FPGA architecture supporting wide, shallow memories","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Benchmark (surveying); Computer science; Architecture; Embedded system; Gate array; Computer architecture; Computer hardware; Parallel computing; Memory architecture","score_opus":0.01038495027989584,"score_gpt":0.22683062754143285,"score_spread":0.21644567726153702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095574503","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33252144,0.0030833725,0.6133303,0.0004543204,0.0004487641,0.00019688485,0.0003014015,0.0057216114,0.043941908],"genre_scores_gemma":[0.7734269,0.0006241282,0.21639843,0.00021340928,0.00008151372,0.00006828605,0.00025948102,0.00004696545,0.008880888],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999192,0.000008422502,0.0000056595104,0.00001716019,0.000024166144,0.000025406896],"domain_scores_gemma":[0.9999064,0.000015919979,0.000013225821,0.000020351867,0.00002832862,0.000015652104],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007652821,0.00026036138,0.00018000534,0.00029038583,0.00021542747,0.00051906955,0.0009119179,0.00027688238,0.002794818],"category_scores_gemma":[0.00015586952,0.00014494018,0.00013519386,0.00028677014,0.0001407911,0.0007452953,0.0003039878,0.0002874961,0.0007395976],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00068368966,0.0001388337,0.0024474785,0.0004759253,0.00006980137,0.0009659695,0.00013517666,0.017820759,0.50329065,0.033041768,0.010690629,0.43023938],"study_design_scores_gemma":[0.000540297,0.0040406515,0.0059953253,0.00017773753,0.00031539527,0.0054286453,0.00017913495,0.3368226,0.47995162,0.013024,0.15337618,0.00014845018],"about_ca_topic_score_codex":0.00047898365,"about_ca_topic_score_gemma":0.0013857313,"teacher_disagreement_score":0.002794818,"about_ca_system_score_codex":0.00024525792,"about_ca_system_score_gemma":0.00035268968,"threshold_uncertainty_score":0.009349644},"labels":[],"label_agreement":null},{"id":"W2095772497","doi":"10.1109/tvlsi.2009.2035508","title":"A Digitally Testable $\\Sigma-\\Delta$ Modulator Using the Decorrelating Design-for-Digital-Testability","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems","keywords":"Delta-sigma modulation; Oversampling; Integrator; Testability; Decimation; Electronic engineering; Computer science; Engineering; Bandwidth (computing); Telecommunications; CMOS","score_opus":0.03662297330803328,"score_gpt":0.25824014644802523,"score_spread":0.22161717313999196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095772497","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3247532,0.0015598937,0.6437439,0.00063030457,0.00038060526,0.0002978785,0.0001618529,0.002321064,0.02615133],"genre_scores_gemma":[0.84958476,0.00034205982,0.14324024,0.00024788553,0.00005344157,0.000065306485,0.00007849913,0.00003672176,0.006351027],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998393,0.000022952761,0.000008310641,0.000028691938,0.00008196889,0.000018732748],"domain_scores_gemma":[0.9998903,0.000027931725,0.00001749135,0.000022557586,0.000030065497,0.000011604211],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018952359,0.00019774816,0.00019912161,0.00016967232,0.00020112438,0.00036687133,0.00042294912,0.00038817764,0.001253708],"category_scores_gemma":[0.0003137217,0.00008504899,0.00016359755,0.00015678848,0.00019875911,0.00040907695,0.00022939949,0.00038652614,0.00034525336],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002264865,0.00009816283,0.0014811399,0.00014596636,0.00003075952,0.00043321736,0.00017537156,0.0034356115,0.817025,0.018241936,0.000884386,0.15782197],"study_design_scores_gemma":[0.00011719535,0.0020628772,0.002810636,0.000053105992,0.000076938086,0.0027064264,0.00004785265,0.10609271,0.8207783,0.0035765204,0.061626095,0.00005136916],"about_ca_topic_score_codex":0.00030995675,"about_ca_topic_score_gemma":0.00059881055,"teacher_disagreement_score":0.001253708,"about_ca_system_score_codex":0.00021201429,"about_ca_system_score_gemma":0.00029586174,"threshold_uncertainty_score":0.004194021},"labels":[],"label_agreement":null},{"id":"W2096263144","doi":"10.1109/tvlsi.2010.2048588","title":"CVNS-Based Storage and Refreshing Scheme for a Multi-Valued Dynamic Memory","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Noise margin; Computer science; Dynamic random-access memory; Chip; CMOS; Computer data storage; Electronic engineering; Noise (video); Electronic circuit; Scheme (mathematics); Margin (machine learning); Voltage; Computer hardware; Electrical engineering; Semiconductor memory; Engineering; Transistor; Telecommunications; Mathematics; Artificial intelligence","score_opus":0.024249072349999786,"score_gpt":0.3058745595877071,"score_spread":0.2816254872377073,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096263144","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22085711,0.001047312,0.7672987,0.00027446446,0.00044465574,0.000120812045,0.00019610702,0.0016821431,0.008078716],"genre_scores_gemma":[0.8683392,0.0001407805,0.12802476,0.00010110906,0.00003680827,0.000056198,0.00009848489,0.000025608735,0.0031770808],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998913,0.00001611059,0.000012690991,0.000027228616,0.000041483818,0.000011204225],"domain_scores_gemma":[0.99975055,0.00005126572,0.000027501763,0.00006694911,0.00008843775,0.000015241429],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001630811,0.00018265635,0.00020338353,0.00024194985,0.00024868397,0.00036146754,0.0009482129,0.00027072142,0.0020709008],"category_scores_gemma":[0.000534751,0.00009966499,0.00014140487,0.00029167856,0.00023906605,0.0006536455,0.00032031935,0.00026919,0.00027128882],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00086972135,0.0001294816,0.0013430498,0.00031451206,0.000072876486,0.00045245487,0.0002883261,0.0683771,0.44562745,0.055122104,0.004275775,0.42312714],"study_design_scores_gemma":[0.00016399083,0.0006494635,0.001315538,0.000053031552,0.000081022474,0.0009939288,0.00007100969,0.679119,0.2753482,0.014087917,0.028031727,0.000085254134],"about_ca_topic_score_codex":0.00090587663,"about_ca_topic_score_gemma":0.0017143257,"teacher_disagreement_score":0.0020709008,"about_ca_system_score_codex":0.0003717347,"about_ca_system_score_gemma":0.00030592238,"threshold_uncertainty_score":0.006927848},"labels":[],"label_agreement":null},{"id":"W2097189270","doi":"10.1109/tvlsi.2010.2068317","title":"A Bias-Dependent Model for the Impact of Process Variations on the SRAM Soft Error Immunity","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Soft error; CMOS; Monte Carlo method; Capacitor; Coupling (piping); Electronic engineering; Process variation; Spice; Voltage; Physics; Engineering; Computer science; Electrical engineering; Mathematics; Statistics","score_opus":0.02853844890144591,"score_gpt":0.2721632460699615,"score_spread":0.2436247971685156,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097189270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1691371,0.001579301,0.8137439,0.0007486146,0.00016175203,0.00015779228,0.00070303504,0.0008513586,0.012917162],"genre_scores_gemma":[0.97691864,0.00085830747,0.01350145,0.00022006234,0.000058999754,0.00014089966,0.00016733845,0.00011928637,0.0080149835],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99967265,0.000046405366,0.000014971031,0.00008468581,0.00012673515,0.000054576463],"domain_scores_gemma":[0.9995523,0.00018680912,0.00008307689,0.000061815976,0.000103815815,0.000012182392],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033684506,0.0006390044,0.0005160474,0.0006284185,0.0002866709,0.0005366266,0.0015481741,0.0014209909,0.001939447],"category_scores_gemma":[0.0018181483,0.00034499526,0.0006234739,0.00057186023,0.00038372795,0.0012785041,0.0004110511,0.0007623611,0.0007121918],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002613799,0.000022252436,0.00034797066,0.000034772984,0.000018056131,0.0001537408,0.000035001354,0.97749716,0.012894732,0.004743302,0.00026769922,0.003959148],"study_design_scores_gemma":[0.0000026336813,0.000019438217,0.00021301024,0.000002486858,0.000007751487,0.00004819574,0.0000027776127,0.9975654,0.0010171852,0.0008836375,0.00023313705,0.000004371945],"about_ca_topic_score_codex":0.0038628646,"about_ca_topic_score_gemma":0.0026826807,"teacher_disagreement_score":0.0038628646,"about_ca_system_score_codex":0.0009046735,"about_ca_system_score_gemma":0.0006622381,"threshold_uncertainty_score":0.0076807737},"labels":[],"label_agreement":null},{"id":"W2097771880","doi":"10.1109/tvlsi.2010.2066994","title":"Digit-Level Semi-Systolic and Systolic Structures for the Shifted Polynomial Basis Multiplication Over Binary Extension Fields","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Systolic array; Polynomial basis; Finite field; Finite field arithmetic; Multiplier (economics); Mathematics; Multiplication (music); Arithmetic; Application-specific integrated circuit; Binary number; Polynomial; Multiplication algorithm; Very-large-scale integration; Discrete mathematics; Computer science; Algorithm; Combinatorics; Mathematical analysis; Computer hardware","score_opus":0.016219916403515208,"score_gpt":0.2491040589217064,"score_spread":0.23288414251819117,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097771880","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.095044546,0.0010763753,0.8957277,0.00019821215,0.000121763296,0.000091627495,0.00011776204,0.0012907792,0.006331279],"genre_scores_gemma":[0.4590134,0.0009605014,0.5332312,0.00014746,0.000099873716,0.00011583036,0.00027755348,0.000051571453,0.006102533],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99989176,0.000022406572,0.000011352693,0.000013576217,0.000051110488,0.00000979189],"domain_scores_gemma":[0.999777,0.000060680253,0.000037608123,0.000042484393,0.00006905796,0.000013213243],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019222366,0.00025536676,0.00019407412,0.00035554267,0.00028318405,0.00041559816,0.0005114397,0.00025127828,0.0027259637],"category_scores_gemma":[0.00057308923,0.00012540685,0.00020816037,0.00053341215,0.00023517685,0.00058713515,0.0002589488,0.0003705987,0.0008051535],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044472574,0.00019861084,0.001092304,0.00044390367,0.000045193014,0.00038953742,0.00020106818,0.02689032,0.2763835,0.13132602,0.004395623,0.5581892],"study_design_scores_gemma":[0.00023550853,0.002247014,0.0029839145,0.00016232593,0.000115209004,0.002056451,0.00014502218,0.58373404,0.26508763,0.08309586,0.06003294,0.0001041331],"about_ca_topic_score_codex":0.0002294323,"about_ca_topic_score_gemma":0.0007776557,"teacher_disagreement_score":0.0027259637,"about_ca_system_score_codex":0.00026975677,"about_ca_system_score_gemma":0.00069863343,"threshold_uncertainty_score":0.009119213},"labels":[],"label_agreement":null},{"id":"W2101442766","doi":"10.1109/tvlsi.2010.2076841","title":"Performance and Cost Tradeoffs in Metal-Programmable Structured ASICs (MPSAs)","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Application-specific integrated circuit; Notation; Computer science; Integrated circuit; Embedded system; Mathematics; Arithmetic; Operating system","score_opus":0.008960722417650318,"score_gpt":0.21234122466449126,"score_spread":0.20338050224684096,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101442766","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9505858,0.0036743933,0.02328382,0.0009472377,0.00010510409,0.000037204598,0.0003764048,0.0005048423,0.020485055],"genre_scores_gemma":[0.9893618,0.0006986571,0.007515061,0.00007400993,0.000033326898,0.000024353221,0.00011877719,0.00006414616,0.002109691],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993863,0.0001238659,0.00002355794,0.0001207387,0.00023159212,0.00011390578],"domain_scores_gemma":[0.9989417,0.00048413157,0.0002018589,0.00010401107,0.00021273267,0.00005567667],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056397036,0.0006275881,0.0003063114,0.0005345894,0.00033108288,0.0011508727,0.0006519563,0.00069205253,0.0023519928],"category_scores_gemma":[0.0016749989,0.00020525293,0.00024523665,0.0008396475,0.00035737635,0.0018547976,0.00034820635,0.00029180318,0.00047937236],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001858822,0.0002857539,0.007626604,0.0007448981,0.00019294865,0.0008878762,0.0002563148,0.46968475,0.37532142,0.041506056,0.006710778,0.09492374],"study_design_scores_gemma":[0.00014139625,0.0038311263,0.008945475,0.00009452405,0.00026716827,0.0009975883,0.00041755495,0.69121003,0.25299612,0.022284325,0.018680274,0.0001343769],"about_ca_topic_score_codex":0.00086941506,"about_ca_topic_score_gemma":0.0015055507,"teacher_disagreement_score":0.0023519928,"about_ca_system_score_codex":0.00090972276,"about_ca_system_score_gemma":0.00031322142,"threshold_uncertainty_score":0.00786823},"labels":[],"label_agreement":null},{"id":"W2102564119","doi":"10.1109/92.974900","title":"Efficient exponentiation using weakly dual basis","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Exponentiation; Finite field; Polynomial basis; Basis (linear algebra); Mathematics; Modular exponentiation; Polynomial; Normal basis; Dual (grammatical number); Square (algebra); Topology (electrical circuits); Computer science; Discrete mathematics; Public-key cryptography; Combinatorics; Encryption; Galois theory; Mathematical analysis; Geometry","score_opus":0.019418815746947517,"score_gpt":0.240251609791976,"score_spread":0.22083279404502848,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102564119","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23613589,0.00065225794,0.75195074,0.00015158864,0.00013372014,0.00010296959,0.000086766166,0.001684974,0.009101176],"genre_scores_gemma":[0.7750001,0.00029875134,0.21753082,0.000075892945,0.000050646322,0.00007202112,0.0002446296,0.000057640304,0.0066694645],"study_design_codex":"bench_or_experimental","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9998264,0.000031291085,0.000017523638,0.000029019619,0.00006718644,0.00002857374],"domain_scores_gemma":[0.99974495,0.000041416442,0.000031447267,0.00009256397,0.00006638202,0.000023230388],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021702836,0.00031716604,0.00032018835,0.00051010423,0.00034036057,0.0005575295,0.0006111448,0.00019049013,0.00208155],"category_scores_gemma":[0.00043647498,0.00019807198,0.00019832673,0.00042710998,0.00034119046,0.0011230091,0.0007564606,0.0005006646,0.00089766737],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00088113843,0.0001415234,0.0013557513,0.00023337314,0.000044574164,0.00033152773,0.00020455444,0.012196279,0.5029502,0.082534604,0.002779506,0.39634705],"study_design_scores_gemma":[0.0002632336,0.0019480926,0.0015406748,0.00007394446,0.00011577083,0.0016772863,0.00014379912,0.3193545,0.554486,0.059629325,0.060666036,0.00010137658],"about_ca_topic_score_codex":0.00015195187,"about_ca_topic_score_gemma":0.00032774953,"teacher_disagreement_score":0.00208155,"about_ca_system_score_codex":0.00025103212,"about_ca_system_score_gemma":0.00033019585,"threshold_uncertainty_score":0.006963432},"labels":[],"label_agreement":null},{"id":"W2103117726","doi":"10.1109/tvlsi.2005.859561","title":"Routing architecture optimizations for high-density embedded programmable IP cores","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Routing (electronic design automation); Logic block; Block (permutation group theory); Programmable logic array; Programmable logic device; Parallel computing; Channel (broadcasting); Computer science; Programmable Array Logic; Gate array; Logic gate; Simple programmable logic device; Block size; Square (algebra); Field-programmable gate array; Topology (electrical circuits); Logic synthesis; Computer hardware; Logic family; Embedded system; Engineering; Algorithm; Mathematics; Electrical engineering; Telecommunications; Key (lock); Geometry","score_opus":0.009668095962273072,"score_gpt":0.22336247586649963,"score_spread":0.21369437990422654,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103117726","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86442167,0.0009211144,0.1229758,0.0002127646,0.000033135948,0.000058603702,0.00011607837,0.0010540887,0.010206714],"genre_scores_gemma":[0.9499591,0.00022053425,0.04812471,0.000044790195,0.000010688719,0.00002758399,0.00014640913,0.00008672279,0.0013795608],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985886,0.000031819487,0.000010139274,0.00002101217,0.000040906936,0.00003724345],"domain_scores_gemma":[0.9996848,0.00010089367,0.00007020203,0.000050741088,0.00007889993,0.000014539937],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020061492,0.00041260044,0.00020708641,0.0003802619,0.00019618058,0.00033756162,0.00041088852,0.00021454891,0.0012531457],"category_scores_gemma":[0.0007433422,0.0002098485,0.00018106798,0.0004324682,0.00016043916,0.00059103285,0.00024542588,0.0002113434,0.00022185827],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035050858,0.00013542117,0.003174335,0.0002269282,0.00007837502,0.0002678569,0.00007186686,0.6282482,0.22256954,0.008716216,0.0029503244,0.13321038],"study_design_scores_gemma":[0.00008039805,0.00052185485,0.0038934879,0.000016487824,0.000076258126,0.00030370452,0.00008128605,0.9159831,0.069865026,0.0040575857,0.005096553,0.000024254748],"about_ca_topic_score_codex":0.0008025186,"about_ca_topic_score_gemma":0.0032477335,"teacher_disagreement_score":0.0012531457,"about_ca_system_score_codex":0.00042788242,"about_ca_system_score_gemma":0.00041553695,"threshold_uncertainty_score":0.004192233},"labels":[],"label_agreement":null},{"id":"W2103744327","doi":"10.1109/tvlsi.2008.2012128","title":"On the Latency and Energy of Checkpointed Superscalar Register Alias Tables","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Latency (audio); Computer science; Alias; Implementation; Register file; Microarchitecture; Parallel computing; Efficient energy use; Energy (signal processing); Embedded system; Instruction set; Engineering; Telecommunications","score_opus":0.013763231229930421,"score_gpt":0.22881053133140883,"score_spread":0.2150473001014784,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103744327","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86220616,0.0026132176,0.12804613,0.00038439973,0.00008899062,0.000034503322,0.00045482357,0.0021929033,0.003978898],"genre_scores_gemma":[0.99208087,0.0004907899,0.006265149,0.000031477648,0.000020375506,0.000017422211,0.00018146711,0.0001708329,0.00074169674],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988317,0.00015601816,0.00005379399,0.00022126088,0.0005238249,0.00021343386],"domain_scores_gemma":[0.9917468,0.005336209,0.0010584029,0.0009883668,0.0007795849,0.00009070954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008847555,0.00076439837,0.00051116286,0.001016953,0.00040113117,0.00079584366,0.0010323283,0.00044709118,0.0016455051],"category_scores_gemma":[0.008917433,0.00049979176,0.00036209144,0.0013329681,0.00047096531,0.0032258893,0.00047908118,0.00073800614,0.0003428264],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007457175,0.0002264711,0.015870057,0.00018677283,0.00009549882,0.00023653865,0.0001585385,0.8405621,0.06246642,0.00855761,0.0013109997,0.06958328],"study_design_scores_gemma":[0.000018597451,0.0002162695,0.005130579,0.000017553491,0.00004555505,0.00012661738,0.000055227538,0.9449063,0.045909557,0.0025718901,0.0009646759,0.000037133002],"about_ca_topic_score_codex":0.0041038604,"about_ca_topic_score_gemma":0.004953647,"teacher_disagreement_score":0.0041038604,"about_ca_system_score_codex":0.0014883633,"about_ca_system_score_gemma":0.00101274,"threshold_uncertainty_score":0.0107988715},"labels":[],"label_agreement":null},{"id":"W2104606487","doi":"10.1109/tvlsi.2011.2153883","title":"Optimizing Floating Point Units in Hybrid FPGAs","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Field-programmable gate array; Adder; Floating point; Benchmark (surveying); Throughput; Lookup table; Parallel computing; Routing (electronic design automation); Flexibility (engineering); Floating-point unit; Computer hardware; Embedded system; Computer architecture; Algorithm; Latency (audio); Mathematics","score_opus":0.025628805194764796,"score_gpt":0.21296268698502904,"score_spread":0.18733388179026425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104606487","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5751453,0.00070125883,0.41490954,0.00008682239,0.00004064811,0.00011243294,0.00010399329,0.001387519,0.007512469],"genre_scores_gemma":[0.8461129,0.00013029258,0.15189843,0.000044609973,0.0000078907415,0.00006744229,0.000087303204,0.00009564644,0.0015555428],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975616,0.000036576163,0.000015777621,0.000043799486,0.000098500925,0.00004932922],"domain_scores_gemma":[0.9997956,0.000073170806,0.000033081877,0.000044594337,0.000043988457,0.000009580884],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027293703,0.0005002624,0.0003887172,0.00048622597,0.00025821116,0.0005384168,0.0009011071,0.00023613333,0.0014016457],"category_scores_gemma":[0.0006305487,0.0002522336,0.00030324073,0.0004981485,0.00031099393,0.00071102026,0.00035281075,0.00028072248,0.00019021571],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019646675,0.000053250867,0.0020820394,0.00011629374,0.00006788123,0.00014302669,0.00006064997,0.82002157,0.056471977,0.008669962,0.00061238004,0.11150449],"study_design_scores_gemma":[0.00004247779,0.0004231729,0.0015992739,0.00001656675,0.00005142431,0.000099465935,0.00005017911,0.938439,0.049111944,0.0064927926,0.0036527272,0.000020961977],"about_ca_topic_score_codex":0.0024812757,"about_ca_topic_score_gemma":0.0051312186,"teacher_disagreement_score":0.0024812757,"about_ca_system_score_codex":0.00072437077,"about_ca_system_score_gemma":0.00055125094,"threshold_uncertainty_score":0.0052557588},"labels":[],"label_agreement":null},{"id":"W2105256465","doi":"10.1109/tvlsi.2009.2031605","title":"Parallel and Scalable Transient Simulator for Power Grids via Waveform Relaxation (PTS-PWR)","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Power System Optimization and Stability","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Waveform; Parallelizable manifold; Transient (computer programming); Convergence (economics); Scalability; Computer science; Computational science; Relaxation (psychology); Grid; Power system simulation; Parallel computing; Very-large-scale integration; Power (physics); Electronic engineering; Simulation; Algorithm; Electric power system; Engineering; Embedded system; Mathematics; Physics; Telecommunications","score_opus":0.008232859996911403,"score_gpt":0.21778073235484363,"score_spread":0.20954787235793224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105256465","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010572136,0.00007763006,0.98112744,0.000091831105,0.000048283357,0.00006472467,0.0001385983,0.0018387622,0.006040579],"genre_scores_gemma":[0.38951355,0.00034699237,0.600902,0.0001106869,0.000047451733,0.00047970755,0.00081533054,0.00090560585,0.0068786573],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998386,0.000045252513,0.0000085794645,0.000018658635,0.00007257031,0.000016283991],"domain_scores_gemma":[0.9997758,0.00010083379,0.00002523019,0.00004395484,0.000037577498,0.000016529753],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035984948,0.00041233833,0.0004779848,0.00020313662,0.00025478113,0.0004255634,0.0009145318,0.00046011704,0.0041313227],"category_scores_gemma":[0.00099009,0.00033055144,0.00051325717,0.00040144485,0.0002809252,0.0007075085,0.0006746401,0.0009211084,0.0007229046],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005229231,0.000027317092,0.00030446053,0.000080630016,0.000027758259,0.000085907835,0.000047096284,0.94095224,0.00652103,0.014168942,0.0024327082,0.035299588],"study_design_scores_gemma":[0.000016288812,0.000015715119,0.000026594777,0.0000022643835,0.000002878883,0.000018069164,0.0000047578287,0.9954177,0.0011864878,0.0014210899,0.0018852137,0.0000028101135],"about_ca_topic_score_codex":0.0016586186,"about_ca_topic_score_gemma":0.0015049136,"teacher_disagreement_score":0.0041313227,"about_ca_system_score_codex":0.0002578456,"about_ca_system_score_gemma":0.0008966484,"threshold_uncertainty_score":0.013820648},"labels":[],"label_agreement":null},{"id":"W2105551687","doi":"10.1109/tvlsi.2005.850098","title":"Global passivity enforcement algorithm for macromodels of interconnect subnetworks characterized by tabulated data","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electrostatic Discharge in Electronics","field":"Engineering","cited_by":126,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Passivity; Interconnection; Computer science; Enforcement; Transient (computer programming); Algorithm; Control theory (sociology); Electronic engineering; Engineering; Computer network; Electrical engineering; Artificial intelligence; Control (management)","score_opus":0.012156679676827048,"score_gpt":0.24885778532270625,"score_spread":0.2367011056458792,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105551687","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0031168484,0.000007875577,0.9961188,0.000010014664,0.0000031427246,0.0000125316255,0.000008658676,0.0004787337,0.00024337658],"genre_scores_gemma":[0.2793626,0.00006967301,0.7157733,0.00005503873,0.000021488373,0.00018471433,0.00024646634,0.0005122168,0.0037746395],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995732,0.00011651505,0.000037728583,0.000078182966,0.00014816257,0.00004618601],"domain_scores_gemma":[0.99820054,0.00076753256,0.00023427338,0.00044931847,0.0003106363,0.000037622263],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016801514,0.00076217327,0.00070548896,0.00059862423,0.00046932983,0.0009086849,0.0012819177,0.0006983392,0.0039013175],"category_scores_gemma":[0.0049622734,0.00046537718,0.0006442899,0.0002953942,0.0005495748,0.00091265066,0.0012262452,0.0010709857,0.00079076365],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035049827,0.000051953775,0.0013159345,0.000111382855,0.00006908318,0.00019619589,0.00026418548,0.713973,0.024080485,0.030317886,0.0014065262,0.22786286],"study_design_scores_gemma":[0.000011394905,0.000022265758,0.000056919456,0.0000062041713,0.0000070481915,0.000018685318,0.00000756444,0.9901753,0.005822188,0.0030700038,0.00079790916,0.0000044545536],"about_ca_topic_score_codex":0.001408843,"about_ca_topic_score_gemma":0.0014892217,"teacher_disagreement_score":0.0039013175,"about_ca_system_score_codex":0.0004345282,"about_ca_system_score_gemma":0.0008661048,"threshold_uncertainty_score":0.013051152},"labels":[],"label_agreement":null},{"id":"W2108669494","doi":"10.1109/tvlsi.2008.2003005","title":"A High-Speed Word Level Finite Field Multiplier in ${\\BBF}_{2^m}$ Using Redundant Representation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Multiplier (economics); Very-large-scale integration; Finite field; CMOS; Critical path method; Computer science; Representation (politics); Word (group theory); Mathematics; Arithmetic; Algorithm; Discrete mathematics; Electronic engineering; Engineering; Embedded system","score_opus":0.034707471790076654,"score_gpt":0.2788890413605979,"score_spread":0.24418156957052123,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108669494","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25041774,0.0013044025,0.72930217,0.00035566755,0.0004507015,0.0001649457,0.00019925415,0.0025060498,0.015299066],"genre_scores_gemma":[0.5430859,0.00049721135,0.44387168,0.00016274909,0.00015222431,0.00007822859,0.00031795693,0.00005674039,0.011777352],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999013,0.00001848707,0.000010671664,0.00002259465,0.000030048941,0.000016836504],"domain_scores_gemma":[0.9998553,0.000028005588,0.000028337277,0.000025207686,0.00005155144,0.0000114700815],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020299587,0.00040254777,0.00033987255,0.00048582244,0.00034926223,0.00039805748,0.0005659091,0.0003502078,0.0034029505],"category_scores_gemma":[0.00034842218,0.00015764206,0.0003050888,0.00051440153,0.00018897107,0.00073029805,0.00022555371,0.00033803002,0.0009914554],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00080730417,0.00014502602,0.0008465648,0.00045468193,0.00010543977,0.001087942,0.00019294333,0.014609959,0.47191584,0.047016717,0.005805521,0.45701206],"study_design_scores_gemma":[0.00035556554,0.0048468392,0.0033296735,0.00019143567,0.00038208254,0.007885005,0.00018478296,0.32806006,0.5370829,0.0220348,0.09543303,0.00021377322],"about_ca_topic_score_codex":0.00034932554,"about_ca_topic_score_gemma":0.001047418,"teacher_disagreement_score":0.0034029505,"about_ca_system_score_codex":0.000241523,"about_ca_system_score_gemma":0.0005145533,"threshold_uncertainty_score":0.01138401},"labels":[],"label_agreement":null},{"id":"W2110681214","doi":"10.1109/tvlsi.2009.2029232","title":"The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Datapath; Computer science; Routing (electronic design automation); Field-programmable gate array; Logic block; Block (permutation group theory); Electronic circuit; Computer hardware; Parallel computing; Embedded system; Engineering; Electrical engineering; Mathematics","score_opus":0.011492852009050107,"score_gpt":0.22445098763695798,"score_spread":0.21295813562790786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110681214","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54008144,0.002814723,0.44404367,0.0004966209,0.00012092501,0.00006290149,0.00004917051,0.0006326972,0.01169782],"genre_scores_gemma":[0.90848255,0.00053238124,0.08912012,0.00017916916,0.000023989516,0.00002996057,0.00003369354,0.000052015694,0.0015461242],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993412,0.00022062975,0.000035748497,0.00009740886,0.0002238946,0.00008114928],"domain_scores_gemma":[0.9979037,0.0011454236,0.00038758805,0.00024620484,0.0002665892,0.000050561837],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00072568626,0.00040410206,0.00024968514,0.00037478041,0.000281423,0.0005626423,0.0007716046,0.00030057537,0.0008960082],"category_scores_gemma":[0.0024775194,0.00027510937,0.00017572178,0.00057519117,0.0002266402,0.0011670109,0.0003093672,0.0003597749,0.00019860736],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043549502,0.00016937706,0.0071424246,0.00024414674,0.000086595515,0.00054701034,0.000097077136,0.6531676,0.11482376,0.024563303,0.0014309002,0.19729237],"study_design_scores_gemma":[0.000018754754,0.00034017736,0.0015056295,0.00002681112,0.000045226232,0.00039240037,0.000020081328,0.93875533,0.05359939,0.0027673189,0.0025128967,0.000015888592],"about_ca_topic_score_codex":0.00073973293,"about_ca_topic_score_gemma":0.0023591209,"teacher_disagreement_score":0.0008960082,"about_ca_system_score_codex":0.0006290612,"about_ca_system_score_gemma":0.000996952,"threshold_uncertainty_score":0.0045642257},"labels":[],"label_agreement":null},{"id":"W2112962774","doi":"10.1109/tvlsi.2008.2001138","title":"A Robust 4-PAM Signaling Scheme for Inter-Chip Links Using Coding in Space","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Chip; Bit error rate; Coding (social sciences); Computer science; Electronic engineering; Coding gain; Forward error correction; Channel (broadcasting); CMOS; Algorithm; Electrical engineering; Telecommunications; Decoding methods; Engineering; Mathematics","score_opus":0.05062543274164012,"score_gpt":0.25813753339168827,"score_spread":0.20751210065004816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112962774","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25107637,0.000955419,0.73721284,0.00042800393,0.00018074455,0.00016933696,0.00012261097,0.0013245711,0.008530028],"genre_scores_gemma":[0.6786837,0.00030061064,0.31404796,0.00021532757,0.00007281163,0.000081963604,0.00014210638,0.00004694813,0.0064085764],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996389,0.00008615214,0.000018992734,0.00005437554,0.0001625783,0.000039017603],"domain_scores_gemma":[0.99940336,0.00012799542,0.0001641689,0.00013078615,0.0001475828,0.000026073574],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044304293,0.0003661357,0.00023435337,0.00036788982,0.00029657144,0.00046688766,0.0008219644,0.0005865915,0.0013029935],"category_scores_gemma":[0.00073170033,0.00013416557,0.00028253117,0.00039735853,0.0004079311,0.0006717092,0.0004285746,0.00056548207,0.00072204496],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001822259,0.00006726475,0.00041534405,0.00014455507,0.000032797045,0.0001652553,0.00014047418,0.004405396,0.9165779,0.016227411,0.0008558428,0.060785506],"study_design_scores_gemma":[0.00004583105,0.0009541195,0.0008957,0.000026735896,0.00005555535,0.000929597,0.000039678223,0.123674534,0.85516703,0.0026548298,0.015488972,0.000067334004],"about_ca_topic_score_codex":0.00026417713,"about_ca_topic_score_gemma":0.00045456825,"teacher_disagreement_score":0.0013029935,"about_ca_system_score_codex":0.0003333115,"about_ca_system_score_gemma":0.00036165625,"threshold_uncertainty_score":0.0043589473},"labels":[],"label_agreement":null},{"id":"W2113182920","doi":"10.1109/tvlsi.2008.2001427","title":"Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Programmable logic device; Reconfigurability; Computer science; Simple programmable logic device; Programmable logic array; Debugging; Embedded system; Logic family; Logic synthesis; Macrocell array; Complex programmable logic device; Programmable Array Logic; System on a chip; Overhead (engineering); Erasable programmable logic device; Computer architecture; Logic gate","score_opus":0.03172584739497335,"score_gpt":0.27498772279995876,"score_spread":0.2432618754049854,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113182920","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6871398,0.0012453313,0.2874858,0.0003295026,0.00022880816,0.00019451724,0.00007491231,0.0028844618,0.020416869],"genre_scores_gemma":[0.83379334,0.00026559547,0.16108829,0.00020101096,0.000055256136,0.000055528883,0.00010916806,0.000119203556,0.0043126335],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996105,0.000084305604,0.00002663598,0.000038581504,0.00015700077,0.000082868544],"domain_scores_gemma":[0.9993413,0.00016621339,0.000104210085,0.00016932476,0.00018502964,0.000033828506],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040677915,0.0003985091,0.00014998621,0.00022204722,0.0001293139,0.00042616017,0.0007057882,0.000254169,0.0038696264],"category_scores_gemma":[0.0013820891,0.00015092087,0.00023188598,0.00022891226,0.00015836477,0.0010146603,0.000289852,0.0004781133,0.0004284267],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011708036,0.00041638734,0.0032487605,0.00040929022,0.000062813786,0.00047580825,0.00011886758,0.026473518,0.620253,0.021499673,0.004393286,0.32147774],"study_design_scores_gemma":[0.00028826177,0.0025659115,0.004990378,0.000043930693,0.00016207759,0.0009282031,0.000052697986,0.2901811,0.65171033,0.0056872675,0.043347996,0.000041936437],"about_ca_topic_score_codex":0.00024921447,"about_ca_topic_score_gemma":0.00073450815,"teacher_disagreement_score":0.0038696264,"about_ca_system_score_codex":0.00029646434,"about_ca_system_score_gemma":0.00027765852,"threshold_uncertainty_score":0.012945175},"labels":[],"label_agreement":null},{"id":"W2113645429","doi":"10.1109/tvlsi.2004.824300","title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":416,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Parallel computing; Benchmark (surveying); Cluster (spacecraft); Cluster analysis; Context (archaeology); Logic block; Logic synthesis; Logic gate; Algorithm; Computer hardware; Artificial intelligence","score_opus":0.00342918692884033,"score_gpt":0.18936024284456082,"score_spread":0.18593105591572048,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113645429","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97750425,0.0010455417,0.01603705,0.00024061496,0.000049820956,0.000033624656,0.00023842757,0.0007409513,0.0041095377],"genre_scores_gemma":[0.98955005,0.00026413877,0.009074811,0.00006248612,0.000014362312,0.000017703114,0.00022477622,0.000096880125,0.0006948473],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993624,0.00011339397,0.00005825949,0.00012560227,0.00020565078,0.00013476479],"domain_scores_gemma":[0.9939262,0.0040119817,0.00060563424,0.0006696108,0.000642462,0.00014423317],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006501721,0.00055589306,0.00035015322,0.0005168171,0.00024327877,0.00053614454,0.00071279204,0.0003392486,0.002225998],"category_scores_gemma":[0.0060228226,0.0002937885,0.00018682532,0.00064996886,0.00026915717,0.0014441038,0.00038524906,0.00034071653,0.00034430771],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016421856,0.00038595358,0.038992412,0.00097285234,0.00016712747,0.00082465756,0.00032272947,0.4216937,0.34828845,0.0052435347,0.0028340037,0.17863245],"study_design_scores_gemma":[0.00013653723,0.0047616763,0.06751497,0.00008978478,0.000256625,0.001106219,0.00032462893,0.3394176,0.5778132,0.0027348963,0.00572387,0.00011986401],"about_ca_topic_score_codex":0.0013470158,"about_ca_topic_score_gemma":0.003155575,"teacher_disagreement_score":0.002225998,"about_ca_system_score_codex":0.0005585931,"about_ca_system_score_gemma":0.00036506203,"threshold_uncertainty_score":0.0074467063},"labels":[],"label_agreement":null},{"id":"W2115546910","doi":"10.1109/92.920838","title":"Structural analysis and generation of synthetic digital circuits with memory","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; University of British Columbia","funders":"","keywords":"Computer science; Electronic circuit; Digital electronics; Combinational logic; Benchmark (surveying); Electronic engineering; Sequential logic; Generator (circuit theory); Logic gate; Computer architecture; Computer engineering; Engineering; Algorithm; Electrical engineering; Power (physics)","score_opus":0.01293733158551884,"score_gpt":0.2052804723198291,"score_spread":0.19234314073431025,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115546910","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6807098,0.000156921,0.30676097,0.00030899135,0.000046744128,0.00009732627,0.00037518382,0.0006934417,0.010850606],"genre_scores_gemma":[0.93685144,0.00007563375,0.06092022,0.000031689386,0.000007702753,0.00008118325,0.000407248,0.00004961336,0.0015752155],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998553,0.000025301762,0.0000065509244,0.000020179152,0.00007812855,0.00001464781],"domain_scores_gemma":[0.99962676,0.00017972114,0.000054269094,0.00006659672,0.000059660433,0.000013021825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000164786,0.0001698604,0.00010017829,0.0002702675,0.00017102438,0.00020594907,0.0003648034,0.00029622726,0.0011039596],"category_scores_gemma":[0.0010654284,0.00014379896,0.0001966966,0.00017910462,0.0003234951,0.00019287485,0.0001454082,0.00025309026,0.00014265449],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012256311,0.00009274898,0.0018298888,0.00019251357,0.000025404157,0.0002897755,0.00014107184,0.55436116,0.31040955,0.09061024,0.00097471615,0.040950343],"study_design_scores_gemma":[0.000031429892,0.00019301144,0.00077036367,0.000008106942,0.00001361951,0.00013382192,0.00003565031,0.8017085,0.1807996,0.011674999,0.0046196794,0.000011156437],"about_ca_topic_score_codex":0.00033292468,"about_ca_topic_score_gemma":0.0005074467,"teacher_disagreement_score":0.0011039596,"about_ca_system_score_codex":0.00036964583,"about_ca_system_score_gemma":0.00024717962,"threshold_uncertainty_score":0.0036931634},"labels":[],"label_agreement":null},{"id":"W2117439128","doi":"10.1109/tvlsi.2002.1043339","title":"An ultra-fast instruction set simulator","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Workstation; Host (biology); Instruction set; Interface (matter); Code (set theory); Computer architecture; Set (abstract data type); Parallel computing; Operating system; Embedded system; Programming language","score_opus":0.01833145711488193,"score_gpt":0.2518577246971913,"score_spread":0.23352626758230938,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117439128","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15364364,0.00086428924,0.803204,0.00032963624,0.00038795552,0.00016620137,0.0011621645,0.009295557,0.03094654],"genre_scores_gemma":[0.5300211,0.00073978794,0.45376673,0.00019700416,0.00004916584,0.0003286758,0.0019213872,0.00057751633,0.012398699],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998355,0.000037769732,0.000007983041,0.000016079577,0.00008199555,0.000020662048],"domain_scores_gemma":[0.9997002,0.00011886605,0.00001710631,0.000060181366,0.000078934565,0.000024689221],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022912081,0.0002287046,0.00027877762,0.00024047935,0.0002095142,0.00032265054,0.0011443595,0.00030366195,0.004236555],"category_scores_gemma":[0.00067473756,0.00020911265,0.00029569987,0.0002691392,0.00020494044,0.0005122288,0.00040293572,0.000794127,0.0006746996],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042856982,0.00014566982,0.0031080954,0.00027026387,0.0001037141,0.00019073777,0.00017856726,0.77644217,0.05155841,0.06260854,0.012487155,0.092478104],"study_design_scores_gemma":[0.00003649463,0.000110461195,0.00035182651,0.000009860108,0.000023317703,0.00005014214,0.000011829308,0.9567511,0.013305282,0.003394423,0.025944302,0.00001093375],"about_ca_topic_score_codex":0.0013895484,"about_ca_topic_score_gemma":0.0016655886,"teacher_disagreement_score":0.004236555,"about_ca_system_score_codex":0.0003974288,"about_ca_system_score_gemma":0.0007893502,"threshold_uncertainty_score":0.014172673},"labels":[],"label_agreement":null},{"id":"W2119516042","doi":"10.1109/tvlsi.2004.837019","title":"Correction to “A Digitally Programmable Delay Element: Design and Analysis”","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Element (criminal law); Very-large-scale integration; Computer architecture; Electronic engineering; Arithmetic; Embedded system; Engineering; Mathematics","score_opus":0.014678189835559458,"score_gpt":0.2506524385500223,"score_spread":0.23597424871446282,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119516042","genre_codex":"editorial","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00051297667,0.0021464387,0.0064382325,0.049489193,0.9384192,0.00004076192,0.00048294867,0.0011308743,0.0013393217],"genre_scores_gemma":[0.05698136,0.013544844,0.037478007,0.19792517,0.49137688,0.0005569539,0.0020363652,0.002459098,0.19764128],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9964767,0.00047537964,0.0006827986,0.0006034067,0.00124383,0.0005179046],"domain_scores_gemma":[0.97651607,0.004915356,0.0015652993,0.0020218554,0.013938528,0.0010428694],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020176845,0.0030301127,0.0039910288,0.0037196972,0.004558465,0.003132694,0.0050055133,0.013319401,0.02885982],"category_scores_gemma":[0.035551034,0.0021108275,0.002790084,0.0031759779,0.0032563459,0.0025671634,0.0021537645,0.016380198,0.02802086],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002690644,0.000032664007,0.0001925124,0.00058637845,0.00009761703,0.0014103104,0.00008998676,0.0005330176,0.0008148297,0.004202959,0.9700492,0.021721458],"study_design_scores_gemma":[0.00013540413,0.000082318,0.0009111821,0.0002229979,0.00013449027,0.0022836474,0.00008884543,0.0022395977,0.0031292671,0.0039374386,0.9867448,0.000090061585],"about_ca_topic_score_codex":0.010411075,"about_ca_topic_score_gemma":0.015775785,"teacher_disagreement_score":0.02885982,"about_ca_system_score_codex":0.004903316,"about_ca_system_score_gemma":0.003910761,"threshold_uncertainty_score":0.096545756},"labels":[],"label_agreement":null},{"id":"W2120872844","doi":"10.1109/tvlsi.2002.808429","title":"A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Low voltage; Low-power electronics; FLOPS; Dissipation; Dual (grammatical number); Power (physics); Power–delay product; Electronic engineering; Voltage; Energy consumption; Enhanced Data Rates for GSM Evolution; Figure of merit; Electrical engineering; Computer science; Power consumption; Engineering; Telecommunications; Physics; Parallel computing; Transistor","score_opus":0.013910848613255379,"score_gpt":0.22420077844403635,"score_spread":0.21028992983078099,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120872844","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8976484,0.0028444494,0.08363544,0.00016221759,0.000092049304,0.000065793705,0.00018944079,0.0005958629,0.014766382],"genre_scores_gemma":[0.9840895,0.00049977965,0.012447193,0.000038362432,0.000024728148,0.000020366442,0.00019115367,0.000038474253,0.0026504598],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99966073,0.00005058632,0.000018937317,0.000042867534,0.00017394149,0.000052892305],"domain_scores_gemma":[0.99926704,0.00037562204,0.000063606916,0.00005299581,0.00021486466,0.000025792131],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002393231,0.00034682034,0.00027684198,0.00064672175,0.00020055869,0.00043123303,0.0004952106,0.00031508825,0.0031510557],"category_scores_gemma":[0.001205333,0.00010747658,0.00026008202,0.00048128894,0.00014572174,0.00063652784,0.0001247874,0.00019154322,0.00030270315],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0033251909,0.00025641557,0.0049873604,0.0010981436,0.00023009002,0.00072429114,0.00013189264,0.09175462,0.49683082,0.010404112,0.0020765455,0.38818043],"study_design_scores_gemma":[0.000296524,0.008115283,0.014408353,0.000100705045,0.00046565477,0.00245435,0.00016803209,0.4070767,0.54148686,0.0042824363,0.021061314,0.00008372749],"about_ca_topic_score_codex":0.00032027782,"about_ca_topic_score_gemma":0.0006298453,"teacher_disagreement_score":0.0031510557,"about_ca_system_score_codex":0.0003840103,"about_ca_system_score_gemma":0.00022155473,"threshold_uncertainty_score":0.01054132},"labels":[],"label_agreement":null},{"id":"W2121169595","doi":"10.1109/tvlsi.2004.826204","title":"A low-power reduced swing global clocking methodology","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Swing; Clock network; CMOS; Power (physics); Clock gating; Electronic engineering; Computer science; Electrical engineering; Engineering; Electronic circuit; Synchronous circuit; Clock signal; Physics","score_opus":0.02117802753230498,"score_gpt":0.2565472739598578,"score_spread":0.23536924642755286,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121169595","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05903108,0.00042028667,0.9324994,0.00013358911,0.000052505882,0.0000899557,0.000078255776,0.0009072519,0.0067877006],"genre_scores_gemma":[0.6131975,0.00042206238,0.3786036,0.00013460021,0.00003605097,0.00008876089,0.00015820685,0.00016098846,0.007198291],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998957,0.000022691396,0.0000041085104,0.00002605042,0.000038483722,0.000013036115],"domain_scores_gemma":[0.9998878,0.000022756923,0.000016946835,0.000039876275,0.0000262127,0.0000064197416],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015508349,0.00030770287,0.00020381353,0.00022589677,0.00019556763,0.00032485122,0.00063972134,0.0002036348,0.002239733],"category_scores_gemma":[0.00027150437,0.00012927878,0.00022691244,0.0002954919,0.00029603642,0.000623706,0.00027665572,0.00029588828,0.00035771262],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021918927,0.000084583444,0.0010760898,0.00036846448,0.000081859755,0.0003151997,0.00020820695,0.11299251,0.38295072,0.05400057,0.003630929,0.44407177],"study_design_scores_gemma":[0.00014379091,0.0015337259,0.001052985,0.000051717503,0.00017284884,0.00080335164,0.0000938867,0.5706968,0.34280097,0.023668265,0.05893859,0.00004307437],"about_ca_topic_score_codex":0.00036651164,"about_ca_topic_score_gemma":0.000878722,"teacher_disagreement_score":0.002239733,"about_ca_system_score_codex":0.00022995705,"about_ca_system_score_gemma":0.00033123282,"threshold_uncertainty_score":0.0074926615},"labels":[],"label_agreement":null},{"id":"W2121797451","doi":"10.1109/tvlsi.2008.2000730","title":"A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power gating; Computer science; Sleep mode; Leakage (economics); Dynamic demand; Low-power electronics; Electronic engineering; Embedded system; Power (physics); Power consumption; Engineering; Electrical engineering; Transistor; Voltage","score_opus":0.040451078007419275,"score_gpt":0.2696782906547411,"score_spread":0.22922721264732182,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121797451","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.67297393,0.008873226,0.29569763,0.00030935722,0.00010031393,0.00010329155,0.00015629988,0.0017030054,0.020082988],"genre_scores_gemma":[0.94361305,0.0016968672,0.051423367,0.0000773148,0.000048213875,0.00003270956,0.0001653772,0.00012442144,0.0028185844],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994061,0.000119893484,0.000045247605,0.000069321955,0.0003013892,0.00005798317],"domain_scores_gemma":[0.99873525,0.0005809738,0.00017481051,0.00021804706,0.00026081814,0.000030093293],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047039977,0.00033561673,0.00020822787,0.00094647176,0.00022505425,0.00038883503,0.0006906001,0.00021450332,0.001723654],"category_scores_gemma":[0.0018076313,0.0001718402,0.00030320746,0.0008472315,0.00021175247,0.00093397783,0.00019782568,0.00017974516,0.0002495488],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009575328,0.00015414995,0.005118392,0.0005028897,0.000110220855,0.00020425445,0.00018946559,0.044334583,0.23180793,0.00861073,0.0013162247,0.7066936],"study_design_scores_gemma":[0.00022683803,0.014311798,0.02276612,0.00017266674,0.0007951347,0.004832326,0.00032379365,0.4460866,0.4672857,0.0074960035,0.03559558,0.00010739449],"about_ca_topic_score_codex":0.00035689818,"about_ca_topic_score_gemma":0.00066399877,"teacher_disagreement_score":0.001723654,"about_ca_system_score_codex":0.00034512303,"about_ca_system_score_gemma":0.00025704736,"threshold_uncertainty_score":0.0057661533},"labels":[],"label_agreement":null},{"id":"W2122084979","doi":"10.1109/tvlsi.2008.2010941","title":"Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":99,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"St. Francis Xavier University","funders":"","keywords":"Dynamic voltage scaling; Scheduling (production processes); Computer science; Voltage; Energy consumption; Dissipation; Leakage (economics); Algorithm; Electronic engineering; Mathematical optimization; Electrical engineering; Engineering; Mathematics; Physics","score_opus":0.006269244762138148,"score_gpt":0.21936199705049542,"score_spread":0.21309275228835728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122084979","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20496307,0.00043958134,0.78801036,0.00026949868,0.000050312265,0.000060901355,0.0000517724,0.0009465872,0.005207985],"genre_scores_gemma":[0.8966778,0.00010486264,0.10174944,0.00007110649,0.000017285849,0.00003759767,0.0000354523,0.000059380713,0.0012471119],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99962866,0.0000821322,0.000019203319,0.000063432955,0.00011770652,0.00008885844],"domain_scores_gemma":[0.9995041,0.00018554681,0.00013749274,0.00005488929,0.0000850691,0.000032841097],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037714306,0.00061289564,0.00041094725,0.00043978315,0.0002999502,0.0005580822,0.00079668855,0.00034595418,0.001253861],"category_scores_gemma":[0.0012279032,0.00018208653,0.00029188834,0.0005638876,0.00045776865,0.0007991057,0.00034356865,0.0003670935,0.0001792307],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014793583,0.0000921087,0.0006519459,0.000050801278,0.000019264216,0.000036200134,0.000044090302,0.92707014,0.012997234,0.0037708299,0.00051219156,0.054607343],"study_design_scores_gemma":[0.000017936769,0.00007592599,0.00012178765,0.000002696872,0.0000080704685,0.000015089819,0.000011091043,0.9928197,0.0049983296,0.0015951841,0.00032935865,0.000004768215],"about_ca_topic_score_codex":0.002215075,"about_ca_topic_score_gemma":0.004170995,"teacher_disagreement_score":0.002215075,"about_ca_system_score_codex":0.0007485592,"about_ca_system_score_gemma":0.0011831225,"threshold_uncertainty_score":0.005431235},"labels":[],"label_agreement":null},{"id":"W2122328390","doi":"10.1109/92.845900","title":"Low-power design of decimation filters for a digital IF receiver","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Decimation; Electronic engineering; Computer science; Digital filter; Engineering; Filter (signal processing); Electrical engineering","score_opus":0.012577537580891869,"score_gpt":0.2108045648746033,"score_spread":0.19822702729371144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122328390","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03682172,0.00040728803,0.95630324,0.00012419024,0.00004397142,0.000095525385,0.00004453894,0.0005619492,0.005597576],"genre_scores_gemma":[0.30869043,0.0006023488,0.6805417,0.00016378863,0.00008091826,0.000121140096,0.00013551259,0.00015837558,0.009505803],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99981767,0.000025258836,0.000010865949,0.00003161986,0.00008226862,0.00003236856],"domain_scores_gemma":[0.9996897,0.00011375795,0.00005741812,0.000023039742,0.00010204747,0.000014035334],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003351392,0.00062837993,0.0002614058,0.00038565532,0.0003865512,0.00081174483,0.00067535194,0.0004847802,0.002893165],"category_scores_gemma":[0.00065249123,0.0003461478,0.00025223554,0.00020802763,0.00020952978,0.0005327734,0.00018564284,0.00052468636,0.0008972274],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039117096,0.00011641617,0.001157195,0.00037802206,0.00010231501,0.00022666102,0.0003365281,0.049173974,0.65578234,0.020913297,0.0015743233,0.26984763],"study_design_scores_gemma":[0.00015857561,0.0013638386,0.0017945723,0.00009741538,0.00016120636,0.0007324404,0.00012772738,0.43347982,0.5024117,0.0084317885,0.051186457,0.00005439664],"about_ca_topic_score_codex":0.00074886676,"about_ca_topic_score_gemma":0.002470828,"teacher_disagreement_score":0.002893165,"about_ca_system_score_codex":0.00065396173,"about_ca_system_score_gemma":0.0005667695,"threshold_uncertainty_score":0.009678662},"labels":[],"label_agreement":null},{"id":"W2123282679","doi":"10.1109/tvlsi.2010.2047123","title":"IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power network design; Cluster analysis; Field-programmable gate array; Computer science; Voltage drop; Drop (telecommunication); Grid; Very-large-scale integration; Electronic circuit; Chip; Voltage; Embedded system; Electronic engineering; Parallel computing; Engineering; Electrical engineering; Artificial intelligence; Mathematics; Telecommunications","score_opus":0.010147033978595444,"score_gpt":0.2193356172416236,"score_spread":0.20918858326302814,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123282679","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1063533,0.00040195958,0.885269,0.000226895,0.000091841626,0.00007436817,0.000068280715,0.0027779338,0.0047363522],"genre_scores_gemma":[0.8188309,0.000197523,0.17655408,0.00014108702,0.00005812684,0.000045882683,0.00015938509,0.00017247333,0.0038405703],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99971884,0.000029208342,0.000016767726,0.00006384935,0.0001324301,0.00003887564],"domain_scores_gemma":[0.99961686,0.00007017678,0.000065419306,0.00009239663,0.00013480734,0.00002032532],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002180505,0.00042119552,0.00041974813,0.00061812607,0.00063802075,0.00045495364,0.0010543087,0.00038395813,0.0017086213],"category_scores_gemma":[0.000780485,0.00022036355,0.0002552599,0.0006146345,0.00023018583,0.00065154576,0.0004028301,0.00039704688,0.0004982005],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006386081,0.00019000725,0.0020722444,0.00019095025,0.00007960461,0.00033441436,0.00021482096,0.19674407,0.30791855,0.0062016444,0.0063908254,0.4790243],"study_design_scores_gemma":[0.00007929857,0.00043788587,0.0026174032,0.00001982477,0.00005718365,0.0006168271,0.00010235957,0.7531432,0.231985,0.0029482455,0.007952702,0.000040143957],"about_ca_topic_score_codex":0.0015517761,"about_ca_topic_score_gemma":0.0034471422,"teacher_disagreement_score":0.0017086213,"about_ca_system_score_codex":0.00079057715,"about_ca_system_score_gemma":0.00038615102,"threshold_uncertainty_score":0.0057361126},"labels":[],"label_agreement":null},{"id":"W2127309005","doi":"10.1109/tvlsi.2008.2008188","title":"Using the Minimum Set of Input Combinations to Minimize the Area of Local Routing Networks in Logic Clusters Containing Logically Equivalent I/Os in FPGAs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Multiplexer; Routing (electronic design automation); Field-programmable gate array; Computer science; Logic synthesis; Lookup table; Set (abstract data type); Flexibility (engineering); Logic optimization; Logic family; Logic gate; Arithmetic; Parallel computing; Algorithm; Mathematics; Embedded system; Multiplexing; Programming language; Telecommunications","score_opus":0.039619554507284944,"score_gpt":0.2720311911488703,"score_spread":0.23241163664158537,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127309005","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36235294,0.00055016315,0.61996925,0.00032005153,0.000039670187,0.00018466085,0.00019003285,0.0012586239,0.0151346605],"genre_scores_gemma":[0.8026617,0.00019325233,0.1934897,0.000075407246,0.000021492744,0.00014861225,0.00019288575,0.00025456015,0.0029624086],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995376,0.00013737075,0.00003232649,0.000118168056,0.00010884003,0.00006576691],"domain_scores_gemma":[0.99950075,0.00023537158,0.000088333734,0.00009309797,0.000051992745,0.000030469382],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039867626,0.00086011225,0.0007426607,0.00052682066,0.00061463594,0.0009909812,0.0010383436,0.0004033771,0.003540989],"category_scores_gemma":[0.0019391561,0.0004740129,0.00045754266,0.0006074272,0.000473573,0.0013529081,0.00070565805,0.00046233556,0.00048612076],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000737379,0.00018681664,0.0021621038,0.00039939137,0.00011675979,0.0003979358,0.00018411072,0.7083043,0.060193267,0.018847568,0.0025783535,0.20589209],"study_design_scores_gemma":[0.00007288008,0.0004958284,0.0014362064,0.000044051787,0.000117703436,0.0004025855,0.0001415551,0.93359005,0.039896246,0.020567842,0.0032088344,0.000026298929],"about_ca_topic_score_codex":0.0008980151,"about_ca_topic_score_gemma":0.0028041997,"teacher_disagreement_score":0.003540989,"about_ca_system_score_codex":0.0006260077,"about_ca_system_score_gemma":0.0010432628,"threshold_uncertainty_score":0.011845827},"labels":[],"label_agreement":null},{"id":"W2128947381","doi":"10.1109/tvlsi.2008.917545","title":"Practical Asynchronous Interconnect Network Design","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Asynchronous communication; Clock skew; Computer science; Pipeline (software); Interconnection; Asynchronous system; Design flow; Block (permutation group theory); Asynchronous circuit; Integrated circuit design; Computer architecture; Embedded system; Design space exploration; Skew; Electronic engineering; Synchronous circuit; Engineering; Clock signal; Computer network; Jitter; Telecommunications","score_opus":0.02544457164438078,"score_gpt":0.23704163308622728,"score_spread":0.2115970614418465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128947381","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010551824,0.00020739576,0.9532717,0.00015587032,0.00009551898,0.00009368023,0.00010847083,0.00043286494,0.035082582],"genre_scores_gemma":[0.43546265,0.00071352994,0.531442,0.00024855274,0.00012375085,0.00041508663,0.0004277374,0.00020443412,0.030962288],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99963725,0.000093517105,0.000018757206,0.00007689544,0.0001372688,0.00003630638],"domain_scores_gemma":[0.9996401,0.00009159164,0.00004571655,0.00005864498,0.00014719351,0.000016679774],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044753123,0.00058889046,0.00021362322,0.00048307533,0.0004684707,0.00081024645,0.000841679,0.0005343665,0.008792318],"category_scores_gemma":[0.0010436936,0.00020560983,0.00025370414,0.0004406472,0.00030034248,0.0009785225,0.0005030984,0.00044746234,0.0017867737],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002525255,0.000089959714,0.00080675335,0.00037457343,0.00003409676,0.00030020278,0.00015110151,0.28878725,0.06975268,0.34296945,0.011634436,0.28484705],"study_design_scores_gemma":[0.00008409674,0.00034241824,0.00027525862,0.000045597586,0.00004966678,0.00043483867,0.00005468914,0.7978197,0.025527326,0.07894364,0.09639907,0.000023687817],"about_ca_topic_score_codex":0.000541504,"about_ca_topic_score_gemma":0.0015262035,"teacher_disagreement_score":0.008792318,"about_ca_system_score_codex":0.00057832623,"about_ca_system_score_gemma":0.0005421793,"threshold_uncertainty_score":0.029413223},"labels":[],"label_agreement":null},{"id":"W2129087045","doi":"10.1109/tvlsi.2006.876109","title":"Diagnosis of logic circuits using compressed deterministic data and on-chip response comparison","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Chip; Test compression; Computer science; Automatic test pattern generation; Process (computing); Design for testing; System on a chip; Logic gate; Logic family; Computer engineering; Electronic circuit; Embedded system; Computer hardware; Logic synthesis; Algorithm; Reliability engineering; Engineering; Electrical engineering","score_opus":0.06979433199351101,"score_gpt":0.2998196132412702,"score_spread":0.2300252812477592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129087045","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3117586,0.00031139405,0.68285716,0.00019799282,0.000038400198,0.00013203901,0.00017717875,0.0018097932,0.0027174733],"genre_scores_gemma":[0.8426821,0.000093698276,0.15638822,0.00006169592,0.000024515211,0.00006857244,0.00019108214,0.00004677242,0.00044330396],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99897516,0.00029787383,0.00005719336,0.00011417316,0.00049536413,0.000060216516],"domain_scores_gemma":[0.9966878,0.002073247,0.0003376017,0.00041369392,0.0004330194,0.00005461283],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056227506,0.0004233128,0.0003764742,0.0012423937,0.00018156346,0.00055623095,0.0006124796,0.00049473456,0.0013573051],"category_scores_gemma":[0.005742207,0.00012436735,0.00017651492,0.00067707256,0.00049767294,0.0010133653,0.00057209627,0.0002830453,0.00013520842],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021791935,0.00021781721,0.003971652,0.00028182776,0.00007408151,0.00041007652,0.00027904529,0.10151643,0.23965833,0.010196375,0.0009551347,0.64026004],"study_design_scores_gemma":[0.00007097826,0.00059863273,0.0036934034,0.000021923799,0.000035240148,0.000789095,0.00010903836,0.847922,0.14060052,0.0048509855,0.0012680127,0.00004009855],"about_ca_topic_score_codex":0.00087240746,"about_ca_topic_score_gemma":0.0014757118,"teacher_disagreement_score":0.0013573051,"about_ca_system_score_codex":0.00054286886,"about_ca_system_score_gemma":0.00035579733,"threshold_uncertainty_score":0.004540682},"labels":[],"label_agreement":null},{"id":"W2129897591","doi":"10.1109/tvlsi.2004.842901","title":"POMR: a power-aware interconnect optimization methodology","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Context (archaeology); Very-large-scale integration; Interconnection; Routing (electronic design automation); Power optimization; Power (physics); Process variation; Dynamic demand; Chip; Sizing; Reliability engineering; Power consumption; Embedded system; Process (computing); Computer network; Engineering; Telecommunications","score_opus":0.02021337781904257,"score_gpt":0.24371657513193598,"score_spread":0.22350319731289342,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129897591","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002110857,0.00022208321,0.994118,0.00010730223,0.000022886197,0.00005978622,0.00007767342,0.00057510135,0.0027063233],"genre_scores_gemma":[0.12843275,0.00060288876,0.8616688,0.00026026988,0.00008466948,0.00048937206,0.00043878326,0.0003653864,0.007657068],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996357,0.00012371251,0.000013141658,0.000063831925,0.000121050754,0.00004257662],"domain_scores_gemma":[0.99973077,0.00014749591,0.00003813839,0.00002042848,0.0000537638,0.000009464387],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009004033,0.0012024587,0.00088492286,0.00085292215,0.00037031918,0.0005999251,0.0016804745,0.0008430499,0.005055168],"category_scores_gemma":[0.0010460538,0.00062729773,0.0010036118,0.0008176309,0.0003538177,0.0008089824,0.0008890803,0.0009101323,0.0009150905],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033900742,0.00004599596,0.00019797498,0.00016629482,0.000045702956,0.00006573391,0.000021690785,0.8858256,0.0019191486,0.012947862,0.0029308028,0.095799275],"study_design_scores_gemma":[0.00001140541,0.000036130223,0.000030487201,0.000008701664,0.000009097808,0.000018988987,0.000005679468,0.99392396,0.0003843023,0.0036285748,0.0019397992,0.0000029398475],"about_ca_topic_score_codex":0.0016998346,"about_ca_topic_score_gemma":0.0030661954,"teacher_disagreement_score":0.005055168,"about_ca_system_score_codex":0.0004968887,"about_ca_system_score_gemma":0.0010670897,"threshold_uncertainty_score":0.016911209},"labels":[],"label_agreement":null},{"id":"W2130177743","doi":"10.1109/tvlsi.2009.2021602","title":"Time-Multiplexed Compressed Test of SOC Designs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"System on a chip; Multiplexing; Computer science; Chip; Embedded system; Computer hardware; Modular design; Scalability; Database","score_opus":0.025633265233909904,"score_gpt":0.24643735192067082,"score_spread":0.2208040866867609,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130177743","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2707071,0.0004183085,0.72214234,0.00015274533,0.0000524425,0.000091638154,0.000103096994,0.00081997114,0.0055123046],"genre_scores_gemma":[0.90550685,0.00011755175,0.09267875,0.0000656769,0.000030952087,0.00006901106,0.00010127488,0.000046187663,0.0013837264],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992111,0.00017786107,0.00003650682,0.00010169595,0.00039865918,0.00007421314],"domain_scores_gemma":[0.99803215,0.0009830215,0.00029321483,0.00039039258,0.00024360442,0.0000574529],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005113159,0.00041784463,0.00025450098,0.00063408917,0.00020563338,0.0005544141,0.00053045264,0.00027870535,0.0019868521],"category_scores_gemma":[0.003721546,0.00016844367,0.000227258,0.00049931393,0.00078362547,0.0012309877,0.00038192744,0.0003985066,0.0001371166],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010704756,0.00013104817,0.0020901945,0.00029475163,0.000068598456,0.0006171286,0.0003313378,0.38901785,0.15959843,0.17768806,0.0011153416,0.2679768],"study_design_scores_gemma":[0.000041856394,0.0004212785,0.00079483504,0.000027939463,0.00002516489,0.00030826096,0.000032226188,0.8704775,0.08241665,0.042253338,0.0031805472,0.000020441239],"about_ca_topic_score_codex":0.00061498425,"about_ca_topic_score_gemma":0.0008197195,"teacher_disagreement_score":0.0019868521,"about_ca_system_score_codex":0.0006599035,"about_ca_system_score_gemma":0.0005281178,"threshold_uncertainty_score":0.0066466928},"labels":[],"label_agreement":null},{"id":"W2130357753","doi":"10.1109/tvlsi.2002.800520","title":"A practical approach to model long MIS interconnects in VLSI circuits","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Very-large-scale integration; Interconnection; Capacitance; Electronic engineering; Equivalent circuit; Transmission line; Microstrip; Frequency domain; Computer science; Engineering; Electrical engineering; Mathematics; Voltage; Physics; Mathematical analysis; Telecommunications","score_opus":0.030740484715062247,"score_gpt":0.24533417610913955,"score_spread":0.2145936913940773,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130357753","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011888138,0.00034541942,0.9819812,0.00015983572,0.000057806465,0.000030513562,0.000050237883,0.00042488464,0.00506195],"genre_scores_gemma":[0.46135634,0.0012756692,0.5276927,0.00020485728,0.00008813924,0.00019738836,0.00017769857,0.00011516515,0.008892063],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99986994,0.00004261731,0.000005439742,0.000018853458,0.000053736378,0.000009277736],"domain_scores_gemma":[0.99982786,0.000073568226,0.000022205331,0.00003180312,0.000036822104,0.000007789039],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014661081,0.0005984363,0.00023791731,0.0003017946,0.0003091879,0.00038940262,0.0007300273,0.00092691806,0.0015053914],"category_scores_gemma":[0.0006352842,0.00021236308,0.00028179673,0.00038556635,0.0004279336,0.00085600297,0.00033610195,0.000540337,0.00058523694],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003249394,0.00003390048,0.00067062967,0.00015081752,0.000022429833,0.00029034572,0.0001530814,0.7916368,0.04319819,0.12110916,0.0021202313,0.04058191],"study_design_scores_gemma":[0.000007698659,0.00009381803,0.00014244755,0.000010653939,0.000008956958,0.00019987371,0.00003662297,0.9485174,0.006770413,0.024169775,0.020034462,0.000007886528],"about_ca_topic_score_codex":0.0008618823,"about_ca_topic_score_gemma":0.001066917,"teacher_disagreement_score":0.0015053914,"about_ca_system_score_codex":0.00036515354,"about_ca_system_score_gemma":0.0002927771,"threshold_uncertainty_score":0.005036056},"labels":[],"label_agreement":null},{"id":"W2131901019","doi":"10.1109/tvlsi.2004.827594","title":"Pel reconstruction on FPGA-augmented TriMedia","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Field-programmable gate array; Computer science; Control reconfiguration; Context (archaeology); Decoding methods; Parallel computing; Reconfigurable computing; Inverse; Computer architecture; Embedded system; Computer hardware; Algorithm; Mathematics","score_opus":0.011803543492679373,"score_gpt":0.22646309758087613,"score_spread":0.21465955408819676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131901019","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55262667,0.0014258298,0.40471965,0.0001975564,0.0002038485,0.00016580908,0.00029681256,0.008235541,0.0321282],"genre_scores_gemma":[0.79350305,0.00025921394,0.19837943,0.00023985512,0.000033290533,0.00005361061,0.00040492992,0.00013617979,0.0069905156],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999798,0.000040074585,0.00001022651,0.000044408684,0.00007383234,0.00003355476],"domain_scores_gemma":[0.9997482,0.00007417616,0.000027327002,0.00007874655,0.000054770284,0.000016818538],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014033659,0.00035396192,0.0002646622,0.00040356175,0.00015999138,0.00048666922,0.00077513943,0.0002490038,0.004228065],"category_scores_gemma":[0.0004449087,0.0001661899,0.00023540772,0.00028406395,0.00019043384,0.00049086625,0.0004282958,0.00038234386,0.0009410411],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003256205,0.00016805387,0.0033001935,0.00043130817,0.000115717055,0.001847575,0.00018117273,0.061217334,0.41111752,0.006370071,0.005288585,0.5067063],"study_design_scores_gemma":[0.0002098717,0.002284323,0.005995132,0.00010836784,0.00012923089,0.0025719046,0.00016008597,0.40206617,0.54081225,0.0012611771,0.044323836,0.00007762469],"about_ca_topic_score_codex":0.00061837473,"about_ca_topic_score_gemma":0.0012107579,"teacher_disagreement_score":0.004228065,"about_ca_system_score_codex":0.00031176105,"about_ca_system_score_gemma":0.000244917,"threshold_uncertainty_score":0.014144242},"labels":[],"label_agreement":null},{"id":"W2132894060","doi":"10.1109/tvlsi.2007.896905","title":"First Silicon Functional Validation and Debug of Multicore Microprocessors","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Advanced Micro Devices","keywords":"Debugging; Background debug mode interface; Computer science; Microprocessor; Embedded system; Multi-core processor; x86; Debugger; Computer architecture; Node (physics); Software; Operating system; Engineering","score_opus":0.01924252246275437,"score_gpt":0.23336333927105063,"score_spread":0.21412081680829625,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132894060","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6662407,0.0034965803,0.31897014,0.0002689878,0.00007900764,0.00014727049,0.00021623653,0.0018284342,0.008752599],"genre_scores_gemma":[0.93692654,0.00045613333,0.05972094,0.00005352255,0.000013471597,0.00004096244,0.00013989376,0.00010467441,0.0025438818],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99901974,0.00026384724,0.000040059316,0.00009047572,0.0004901488,0.000095771786],"domain_scores_gemma":[0.99761474,0.00092413486,0.00023207623,0.00051925506,0.000664986,0.000044794637],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009642894,0.0004120429,0.00042346452,0.0009211167,0.00043847525,0.0006485741,0.0006138222,0.00043864938,0.0010305729],"category_scores_gemma":[0.0033090494,0.00020540232,0.00024634038,0.00048674073,0.0005103482,0.00094011676,0.00058871676,0.00040581857,0.00019833108],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011002637,0.00012583249,0.023953343,0.00057889346,0.00008098249,0.0007006001,0.0010407013,0.08739136,0.40114063,0.028331239,0.0028868534,0.45266926],"study_design_scores_gemma":[0.000036549634,0.0014565057,0.015966354,0.00013986569,0.000052019685,0.0012269408,0.00027824397,0.2684341,0.68346786,0.006153337,0.022727452,0.00006077989],"about_ca_topic_score_codex":0.00078159466,"about_ca_topic_score_gemma":0.001328195,"teacher_disagreement_score":0.0010305729,"about_ca_system_score_codex":0.00073305366,"about_ca_system_score_gemma":0.0007139508,"threshold_uncertainty_score":0.0053186417},"labels":[],"label_agreement":null},{"id":"W2134518125","doi":"10.1109/tvlsi.2010.2050501","title":"Design-for-Debug Architecture for Distributed Embedded Logic Analysis","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Computer science; Background debug mode interface; Embedded system; TRACE (psycholinguistics); Observability; System on a chip; Chip; Computer hardware; Computer architecture; Architecture; Operating system","score_opus":0.02511823025237966,"score_gpt":0.2641677874077797,"score_spread":0.23904955715540002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134518125","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03181567,0.00059822167,0.9543301,0.0002105259,0.00007555853,0.00009910429,0.000057401594,0.010134095,0.00267937],"genre_scores_gemma":[0.57335913,0.00025173195,0.4197424,0.00026626457,0.000060222552,0.00020755322,0.00028002975,0.0002947176,0.005537955],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968994,0.00008250654,0.000020217749,0.000083121384,0.00008415246,0.000040112922],"domain_scores_gemma":[0.999498,0.000118345284,0.00005103601,0.0001848031,0.00011264566,0.000035228735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050544983,0.00067294197,0.00033325114,0.0006902447,0.0003454827,0.00061038084,0.0015734956,0.0006165777,0.0037305949],"category_scores_gemma":[0.0008411102,0.0003315102,0.00023965645,0.0004621293,0.0003580386,0.0013324954,0.0006482114,0.0008642643,0.0008031846],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00076540426,0.00042645575,0.0046540885,0.000409047,0.0001838813,0.00052514963,0.0004815911,0.055588137,0.21103734,0.025977388,0.01180425,0.6881473],"study_design_scores_gemma":[0.0002768565,0.0011135654,0.00274123,0.000056092806,0.00019700502,0.000936181,0.000089907786,0.77987903,0.15220973,0.020953676,0.041444257,0.000102483435],"about_ca_topic_score_codex":0.00077986013,"about_ca_topic_score_gemma":0.0016946605,"teacher_disagreement_score":0.0037305949,"about_ca_system_score_codex":0.00064021687,"about_ca_system_score_gemma":0.0007670727,"threshold_uncertainty_score":0.01248008},"labels":[],"label_agreement":null},{"id":"W2135011160","doi":"10.1109/tvlsi.2005.844286","title":"Physical resource binding for a coarse-grain reconfigurable array using evolutionary algorithms","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Evolutionary Algorithms and Applications","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Genetic algorithm; Kernel (algebra); Evolutionary algorithm; Resource (disambiguation); Algorithm; Computer engineering; Theoretical computer science; Mathematics; Artificial intelligence; Machine learning","score_opus":0.022877395608439217,"score_gpt":0.26841290883269814,"score_spread":0.24553551322425893,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135011160","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07791239,0.00014189306,0.9142245,0.00025759367,0.000033822656,0.00007398243,0.000020243366,0.0006011428,0.0067344042],"genre_scores_gemma":[0.4910588,0.0001117459,0.5042868,0.00007777291,0.000011469841,0.00014396952,0.000040166,0.00010236139,0.0041668597],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998431,0.000042391486,0.0000075095563,0.000027750526,0.00004773321,0.00003151241],"domain_scores_gemma":[0.99973553,0.00013308776,0.000029166351,0.00004351974,0.000043630575,0.000015087788],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045288427,0.0003108872,0.00043077898,0.00037435407,0.00035952116,0.00069767266,0.00069320004,0.0005981697,0.0024015114],"category_scores_gemma":[0.0010534022,0.0002499207,0.0003764961,0.00029552513,0.00049934036,0.00056670175,0.00045190644,0.0006217877,0.00029709726],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042291278,0.000045419063,0.0005417772,0.000053988242,0.000019697001,0.00008762463,0.000074354495,0.89561224,0.02113556,0.025999574,0.00073265546,0.05565471],"study_design_scores_gemma":[0.000014845691,0.00002604834,0.00009083253,0.0000038760923,0.000007275246,0.00001857466,0.00001527977,0.991672,0.0022620228,0.0047228173,0.0011619808,0.0000044438516],"about_ca_topic_score_codex":0.0016308725,"about_ca_topic_score_gemma":0.0025037099,"teacher_disagreement_score":0.0024015114,"about_ca_system_score_codex":0.0005602041,"about_ca_system_score_gemma":0.0007416914,"threshold_uncertainty_score":0.008033812},"labels":[],"label_agreement":null},{"id":"W2137663768","doi":"10.1109/tvlsi.2009.2017443","title":"Low-Power Programmable FPGA Routing Circuitry","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":51,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Sleep mode; Routing (electronic design automation); Computer science; Power analysis; Embedded system; Dynamic demand; Power (physics); Electronic engineering; Engineering; Power consumption; Cryptography","score_opus":0.00788344337603655,"score_gpt":0.20795485897542818,"score_spread":0.20007141559939162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137663768","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1983834,0.0029185854,0.7566533,0.00037212708,0.00033957054,0.0001894257,0.0001978998,0.002300356,0.03864538],"genre_scores_gemma":[0.6568908,0.0019562559,0.32599717,0.00027217082,0.0001218911,0.00009351599,0.0002156476,0.000089216985,0.014363304],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998858,0.000012935526,0.000007794038,0.000029124203,0.00004358963,0.00002079671],"domain_scores_gemma":[0.99982953,0.000048192436,0.000039253628,0.00004017147,0.000034421948,0.0000083679315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012461914,0.0004246977,0.00015987686,0.00026600598,0.00017894026,0.0005393079,0.0008628413,0.0001998945,0.0034678336],"category_scores_gemma":[0.00028154108,0.000112245776,0.00024211437,0.00025131856,0.00022331074,0.00063953723,0.000114935894,0.00030572352,0.00062071445],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003067647,0.00014669447,0.0017200847,0.00064534735,0.00007026339,0.00033356686,0.00004996209,0.06352117,0.32754794,0.04404943,0.003416692,0.5581921],"study_design_scores_gemma":[0.00021234954,0.0025595124,0.0035239258,0.00011374427,0.00028597406,0.0025017823,0.00006374825,0.39123607,0.48459443,0.017735388,0.097107515,0.00006551642],"about_ca_topic_score_codex":0.0002707676,"about_ca_topic_score_gemma":0.0009937854,"teacher_disagreement_score":0.0034678336,"about_ca_system_score_codex":0.00024735148,"about_ca_system_score_gemma":0.00026686944,"threshold_uncertainty_score":0.011601031},"labels":[],"label_agreement":null},{"id":"W2141825982","doi":"10.1109/tvlsi.2005.853609","title":"MOS current mode circuits: analysis, design, and variability","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":125,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Electronic circuit; Electronic engineering; CMOS; Current-mode logic; Computer science; Integrated circuit design; Circuit design; Logic gate; Integrated circuit; Engineering; Electrical engineering","score_opus":0.015351857143477221,"score_gpt":0.23855295173741067,"score_spread":0.22320109459393345,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141825982","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.059942324,0.0042805807,0.92413354,0.00045002275,0.00002562914,0.00007536516,0.00016392133,0.0009775293,0.009951077],"genre_scores_gemma":[0.8459319,0.0027671973,0.14738937,0.000118201635,0.00008764662,0.0002185511,0.0002446816,0.000176929,0.0030655286],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999363,0.00014964075,0.000025562942,0.00006777367,0.00035832936,0.000035618767],"domain_scores_gemma":[0.99898225,0.0005593314,0.00015786463,0.0001533694,0.00013682766,0.000010230413],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006248329,0.00049312226,0.00033988763,0.0005116194,0.00022159802,0.00076099974,0.000844339,0.0005291871,0.0012058831],"category_scores_gemma":[0.0025148212,0.00032122945,0.00039031057,0.0006649335,0.00049406535,0.0009393289,0.000327177,0.0005061487,0.00023273987],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009094192,0.0000409855,0.003258497,0.00037536718,0.00007320027,0.00021426986,0.00018887018,0.6287996,0.03546028,0.096404195,0.0021743998,0.23291932],"study_design_scores_gemma":[0.000014759574,0.0001017998,0.0010086315,0.000027925162,0.000030210806,0.00029904133,0.000022252758,0.938153,0.0146818,0.036467128,0.009176993,0.000016432237],"about_ca_topic_score_codex":0.0009869087,"about_ca_topic_score_gemma":0.001183932,"teacher_disagreement_score":0.0012058831,"about_ca_system_score_codex":0.0009406212,"about_ca_system_score_gemma":0.00047818743,"threshold_uncertainty_score":0.006824732},"labels":[],"label_agreement":null},{"id":"W2142533150","doi":"10.1109/tvlsi.2008.2005307","title":"Total Power Modeling in FPGAs Under Spatial Correlation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Dissipation; Independence (probability theory); Power (physics); Computer science; Spatial correlation; Dynamic demand; Logic gate; Dependency (UML); Routing (electronic design automation); Electronic engineering; Algorithm; Engineering; Embedded system; Mathematics; Artificial intelligence; Statistics; Physics; Telecommunications","score_opus":0.012394807424171522,"score_gpt":0.21833918065804933,"score_spread":0.20594437323387782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142533150","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11811195,0.00018888483,0.87880015,0.000049160062,0.000009240832,0.000019783685,0.000046960915,0.00022401684,0.002549943],"genre_scores_gemma":[0.96604794,0.00024910388,0.03209473,0.000024394503,0.000010772843,0.000029339306,0.00003971259,0.00004490449,0.001459042],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99971265,0.000057042027,0.000013584949,0.000047499176,0.00014122199,0.000027948876],"domain_scores_gemma":[0.9994667,0.0002546951,0.000105231695,0.000080175465,0.00008340636,0.000009838919],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026345902,0.00046718883,0.0002386443,0.0003790677,0.00018005478,0.00040308078,0.00056108576,0.00023516138,0.0006569617],"category_scores_gemma":[0.001292621,0.00027605207,0.00035691416,0.00046571041,0.0003151132,0.00090458244,0.00028871515,0.000277961,0.00018105916],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002267913,0.00000692833,0.00090079993,0.000012332076,0.0000114594595,0.00008763256,0.000017349566,0.9819532,0.004038601,0.0026669083,0.0000671915,0.010214938],"study_design_scores_gemma":[0.0000013051972,0.000017546416,0.00033650905,0.000001286058,0.0000048989937,0.000044536075,0.000003476389,0.99677783,0.0017691541,0.0009152927,0.00012606267,0.0000021375195],"about_ca_topic_score_codex":0.0012899375,"about_ca_topic_score_gemma":0.0017437066,"teacher_disagreement_score":0.0012899375,"about_ca_system_score_codex":0.00032961555,"about_ca_system_score_gemma":0.0003741864,"threshold_uncertainty_score":0.002564907},"labels":[],"label_agreement":null},{"id":"W2143104153","doi":"10.1109/tvlsi.2010.2062545","title":"Two-Stage, Pipelined Register Renaming","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Latency (audio); Register file; Parallel computing; Instructions per cycle; Logic synthesis; Computer architecture; Instruction set; Logic gate; Computer hardware; Central processing unit; Algorithm","score_opus":0.015097613562921944,"score_gpt":0.2679675271092134,"score_spread":0.25286991354629146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143104153","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33436605,0.0014220325,0.62466383,0.00042898825,0.0003528682,0.0004960712,0.0005666348,0.011049465,0.026654111],"genre_scores_gemma":[0.7849509,0.00037265342,0.19642405,0.00021134595,0.00004770666,0.00010980995,0.00045649635,0.00022107987,0.017205928],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995665,0.0000361787,0.00003361863,0.000117788244,0.00016829207,0.0000776199],"domain_scores_gemma":[0.999474,0.00009505356,0.00007808043,0.0002208197,0.00011005856,0.000022013623],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033268705,0.00039490397,0.00039152917,0.00031376237,0.0003853633,0.00057196815,0.0018615297,0.00038379562,0.004475485],"category_scores_gemma":[0.0007564797,0.0004152105,0.00042369062,0.00042968232,0.0002845212,0.0015181062,0.00061209325,0.00044091928,0.0007811621],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007405255,0.00018421706,0.0018015172,0.00050989224,0.00006681343,0.00048941106,0.00026424517,0.015605894,0.7321287,0.016557053,0.0057610758,0.22589065],"study_design_scores_gemma":[0.00017113842,0.0018751452,0.003917749,0.00004419265,0.0001355019,0.0022508008,0.00008256376,0.188994,0.7333962,0.0049055675,0.06402896,0.00019822361],"about_ca_topic_score_codex":0.0012389991,"about_ca_topic_score_gemma":0.0035203611,"teacher_disagreement_score":0.004475485,"about_ca_system_score_codex":0.0005119284,"about_ca_system_score_gemma":0.0010416221,"threshold_uncertainty_score":0.0149719715},"labels":[],"label_agreement":null},{"id":"W2143459860","doi":"10.1109/tvlsi.2005.844285","title":"Power complexity of multiplexer-based optoelectronic crossbar switches","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Waterloo; McMaster University; CMC Microsystems","keywords":"Crossbar switch; Multiplexer; CMOS; Computer science; Power (physics); Dissipation; Optical switch; Chip; Electronic engineering; Electrical engineering; Optoelectronics; Multiplexing; Physics; Engineering; Telecommunications","score_opus":0.021140788073509345,"score_gpt":0.25210384450570167,"score_spread":0.23096305643219234,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143459860","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88892347,0.00074038625,0.1002512,0.00023867539,0.000023569177,0.000019711197,0.00015574331,0.00024336566,0.009403924],"genre_scores_gemma":[0.9863127,0.00022110995,0.010697656,0.000028605336,0.000010924748,0.000021124762,0.00009249287,0.000024531739,0.0025909373],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9998629,0.00002256183,0.000006156566,0.000025224135,0.000057115543,0.000026003845],"domain_scores_gemma":[0.9995447,0.0003249197,0.000044865286,0.000026742551,0.00004825407,0.0000103941675],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015776191,0.00017474883,0.00017175733,0.00021895696,0.00018896548,0.00056400854,0.00030742958,0.0001575088,0.0024169337],"category_scores_gemma":[0.0008298774,0.00015701409,0.00013573158,0.00025456966,0.00022846964,0.0007067032,0.00013771922,0.00020769647,0.00013563663],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00061091443,0.00012441484,0.004647109,0.0002578848,0.0000674709,0.0004708681,0.0001762226,0.47706538,0.33121413,0.06465048,0.0016607017,0.119054385],"study_design_scores_gemma":[0.000027361448,0.00026132652,0.0034271097,0.000011086054,0.000036930083,0.00021312461,0.000037556714,0.9153466,0.06449571,0.013819171,0.0023099394,0.000013975768],"about_ca_topic_score_codex":0.00046256566,"about_ca_topic_score_gemma":0.0007307818,"teacher_disagreement_score":0.0024169337,"about_ca_system_score_codex":0.00059923733,"about_ca_system_score_gemma":0.0002828233,"threshold_uncertainty_score":0.008085489},"labels":[],"label_agreement":null},{"id":"W2145473619","doi":"10.1109/tvlsi.2007.902204","title":"Evaluation of Fully-Integrated Switching Regulators for CMOS Process Technologies","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Inductor; CMOS; Electronic engineering; Voltage regulator; Process (computing); Macro; Engineering; Voltage; Computer science; Electrical engineering","score_opus":0.022114053062320695,"score_gpt":0.2692550045741708,"score_spread":0.2471409515118501,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145473619","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6466092,0.0016391302,0.33720812,0.00011351318,0.00003925714,0.00010322688,0.00018035858,0.0006496858,0.01345756],"genre_scores_gemma":[0.98014784,0.00021716968,0.01858223,0.000014175807,0.0000076064916,0.000029289457,0.000052390125,0.00004053077,0.0009086695],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992792,0.00012695354,0.000015380221,0.00007039152,0.00043347795,0.00007458033],"domain_scores_gemma":[0.99920565,0.000410931,0.00010429465,0.000061034258,0.00020453482,0.000013557575],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005166885,0.00041115985,0.00045274122,0.00015489313,0.00013645856,0.0006950791,0.0006119588,0.00031970275,0.0012791881],"category_scores_gemma":[0.002122659,0.00023021745,0.00028132187,0.00027269823,0.00022521462,0.00086647086,0.0002937109,0.00022820142,0.00013490205],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019790202,0.0000752668,0.0009369123,0.0001970643,0.00006384448,0.00010090904,0.000056955625,0.8350781,0.111846544,0.0072745616,0.0003389751,0.04383292],"study_design_scores_gemma":[0.000019833902,0.0006990364,0.0011075821,0.000012735978,0.00004015406,0.00007904982,0.000026923166,0.9430957,0.051376097,0.0016548701,0.0018728016,0.000015100742],"about_ca_topic_score_codex":0.00060560164,"about_ca_topic_score_gemma":0.0008782533,"teacher_disagreement_score":0.0012791881,"about_ca_system_score_codex":0.0007050353,"about_ca_system_score_gemma":0.00048280947,"threshold_uncertainty_score":0.00511539},"labels":[],"label_agreement":null},{"id":"W2145521711","doi":"10.1109/tvlsi.2005.848811","title":"Wrapper design for multifrequency IP cores","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Southampton","keywords":"Overhead (engineering); Design for testing; Computer science; Testability; Bandwidth (computing); Embedded system; Scan chain; Multi-core processor; Electronic engineering; Computer hardware; Engineering; Integrated circuit; Parallel computing; Reliability engineering","score_opus":0.03763017163313324,"score_gpt":0.2634575557925895,"score_spread":0.22582738415945627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145521711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.087965354,0.0006118836,0.9047156,0.0000953539,0.00007687672,0.00007917014,0.00004368889,0.001496907,0.0049152165],"genre_scores_gemma":[0.7255324,0.00022584049,0.27039233,0.00014984654,0.000058480353,0.00008506423,0.00009639445,0.00011920326,0.0033404385],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996779,0.000053336687,0.00002521788,0.00006721024,0.00012805524,0.000048222548],"domain_scores_gemma":[0.9995177,0.0000998182,0.00010906417,0.00011601231,0.00013244434,0.000024990033],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002908222,0.0004637493,0.00028854373,0.00047712447,0.000203709,0.00051336014,0.00083650945,0.00039676522,0.0014092858],"category_scores_gemma":[0.0007628654,0.0001899004,0.00022841695,0.00025583466,0.00019256247,0.0008294548,0.0004286158,0.00035256444,0.00051005394],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045756256,0.00012695784,0.0014165067,0.0003969319,0.00006520754,0.00060947024,0.00015811462,0.041811768,0.4199937,0.026233146,0.0025911639,0.5061394],"study_design_scores_gemma":[0.00009187029,0.0010240542,0.0015399083,0.00005242255,0.000106733125,0.001396724,0.000051277868,0.42414352,0.5286325,0.010091636,0.03283219,0.000037133897],"about_ca_topic_score_codex":0.00017920029,"about_ca_topic_score_gemma":0.00029817896,"teacher_disagreement_score":0.0014092858,"about_ca_system_score_codex":0.00036190974,"about_ca_system_score_gemma":0.00023875013,"threshold_uncertainty_score":0.0047145486},"labels":[],"label_agreement":null},{"id":"W2145787620","doi":"10.1109/tvlsi.2003.819320","title":"A model for battery lifetime analysis for organizing applications on a pocket computer","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Battery Technologies Research","field":"Engineering","cited_by":213,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Battery (electricity); Maximization; Computer science; Computation; Lithium-ion battery; Simulation; Reliability engineering; Automotive engineering; Engineering; Power (physics); Algorithm","score_opus":0.024062209668307015,"score_gpt":0.2673917669405593,"score_spread":0.24332955727225225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145787620","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02314223,0.00089877535,0.947555,0.00081940443,0.00011077974,0.0001474279,0.0007309375,0.00090901525,0.025686497],"genre_scores_gemma":[0.82372916,0.0025549931,0.10050254,0.0004919098,0.0001893855,0.0011097452,0.00087863085,0.00045362124,0.07008995],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997787,0.000041055486,0.0000130421995,0.00004172182,0.0000820056,0.000043539847],"domain_scores_gemma":[0.9996642,0.00014229896,0.000030013036,0.000033198976,0.00011207894,0.00001819867],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030374766,0.0006814195,0.0006205663,0.000606277,0.00063525845,0.00095225754,0.001909935,0.0015868434,0.012000576],"category_scores_gemma":[0.0015992832,0.0003567697,0.0007383005,0.0008228927,0.00043425657,0.0017870654,0.00060248876,0.0012142152,0.0026237897],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049014725,0.000037737627,0.00043198394,0.00008358672,0.000012668858,0.00014212684,0.00008781511,0.94551754,0.0035036032,0.03368945,0.0031963266,0.013248],"study_design_scores_gemma":[0.0000058870246,0.000015379685,0.00010591296,0.00000685211,0.0000062835816,0.00003824491,0.000012000485,0.99207145,0.00023657034,0.005332029,0.0021635913,0.0000057538336],"about_ca_topic_score_codex":0.010910671,"about_ca_topic_score_gemma":0.008175988,"teacher_disagreement_score":0.012000576,"about_ca_system_score_codex":0.0010658731,"about_ca_system_score_gemma":0.0008961949,"threshold_uncertainty_score":0.040145993},"labels":[],"label_agreement":null},{"id":"W2146047176","doi":"10.1109/tvlsi.2004.840780","title":"Design of wireless on-wafer submicron characterization system","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Very-large-scale integration; Electronic engineering; Wafer; Wireless; Wafer-scale integration; Computer science; Wafer testing; Engineering; Electrical engineering; Telecommunications","score_opus":0.018967678278819265,"score_gpt":0.22039141040825053,"score_spread":0.20142373212943127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146047176","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30277777,0.0007222204,0.6497788,0.0014863895,0.00035158778,0.0010160818,0.00088400533,0.006518744,0.03646445],"genre_scores_gemma":[0.86911505,0.00030846256,0.11255305,0.00069635495,0.00010059953,0.0006466908,0.0005739989,0.00016574627,0.01584003],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99958175,0.000054141245,0.00002034749,0.0001085137,0.00019341927,0.000041871437],"domain_scores_gemma":[0.9997702,0.000038038983,0.000044601027,0.00003435268,0.000093842704,0.000019040335],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019483877,0.00038659247,0.00042352264,0.00035382345,0.00044381522,0.00074632943,0.0010325497,0.0005500317,0.00377302],"category_scores_gemma":[0.0004101535,0.0002031126,0.00014133964,0.00016321799,0.0002181368,0.0006478362,0.00043320408,0.00024378706,0.0017827894],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026882038,0.00021059664,0.005740353,0.0003864772,0.000062693725,0.0005913538,0.00049910374,0.008677975,0.79608727,0.012139204,0.010958383,0.16437764],"study_design_scores_gemma":[0.00021149698,0.0024926392,0.011777325,0.000119093966,0.00016244547,0.0022728227,0.0003194395,0.24792437,0.6133176,0.003142134,0.118125476,0.00013513507],"about_ca_topic_score_codex":0.0010251324,"about_ca_topic_score_gemma":0.0012259567,"teacher_disagreement_score":0.00377302,"about_ca_system_score_codex":0.00064908765,"about_ca_system_score_gemma":0.0007136858,"threshold_uncertainty_score":0.012622058},"labels":[],"label_agreement":null},{"id":"W2147506855","doi":"10.1109/tvlsi.2004.827562","title":"Design of FPGA interconnect for multilevel metallization","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Field-programmable gate array; Interconnection; Routing (electronic design automation); Computer science; Exploit; Gate array; Topology (electrical circuits); Embedded system; Arity; Engineering; Electrical engineering; Computer network","score_opus":0.02608449495973388,"score_gpt":0.24309535380356354,"score_spread":0.21701085884382965,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147506855","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43441027,0.0011474834,0.49750406,0.0007261955,0.000170035,0.00014296194,0.00031917,0.0025935485,0.06298624],"genre_scores_gemma":[0.8815921,0.00027365598,0.11346948,0.000088518325,0.00002229277,0.00006299552,0.00013795435,0.00004676985,0.004306211],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999304,0.000012002029,0.0000037969667,0.000012488767,0.000022472406,0.000018777526],"domain_scores_gemma":[0.9999304,0.000011074568,0.000014702318,0.000014256827,0.000023253495,0.000006424529],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006889644,0.00016500596,0.00012101604,0.00023042828,0.00020744471,0.00034840443,0.00036384616,0.00017634802,0.0019315454],"category_scores_gemma":[0.00021753219,0.00009232547,0.00011600338,0.00019930337,0.00011294321,0.00022354144,0.0001771472,0.00015948783,0.00040059217],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029354703,0.00008157284,0.0057130232,0.0005038675,0.00010129603,0.00083174463,0.00025255283,0.24705158,0.33850968,0.056966566,0.014562426,0.33513218],"study_design_scores_gemma":[0.00010306801,0.0009319584,0.0044434164,0.00008663088,0.00008296593,0.000819417,0.00018272264,0.7832662,0.13107163,0.011691317,0.06727706,0.000043614822],"about_ca_topic_score_codex":0.00084860827,"about_ca_topic_score_gemma":0.0034566678,"teacher_disagreement_score":0.0019315454,"about_ca_system_score_codex":0.00044517597,"about_ca_system_score_gemma":0.00028888506,"threshold_uncertainty_score":0.00646168},"labels":[],"label_agreement":null},{"id":"W2148701953","doi":"10.1109/tvlsi.2008.2001237","title":"GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Glitch; Lookup table; Field-programmable gate array; Routing (electronic design automation); Computer science; Programmable logic array; Logic synthesis; Critical path method; Retiming; Logic gate; Dynamic demand; Electronic engineering; Delay calculation; Programmable logic device; Macrocell array; Power (physics); Embedded system; Logic family; Parallel computing; Engineering; Propagation delay; Algorithm; CMOS","score_opus":0.010443191768822174,"score_gpt":0.21326638114527613,"score_spread":0.20282318937645397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148701953","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16805245,0.0012124961,0.8183901,0.0001470414,0.000091850365,0.00007633698,0.000072875926,0.0030076348,0.008949158],"genre_scores_gemma":[0.7590867,0.0006634571,0.23301561,0.00023965476,0.00006973466,0.000048300935,0.0001548058,0.00020124663,0.0065204496],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998659,0.000012823716,0.000007165012,0.000026055559,0.000059963426,0.000028106355],"domain_scores_gemma":[0.999856,0.000037076323,0.000036702608,0.00003489721,0.00002774133,0.0000075434323],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000100853154,0.00042970237,0.00025340077,0.00045826947,0.00026295963,0.00040781384,0.0005398945,0.00026195895,0.0020035754],"category_scores_gemma":[0.00031617362,0.00014819935,0.00021028132,0.00039583113,0.00022358344,0.00055253477,0.00028183838,0.00030190538,0.00044638728],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049723097,0.00009445297,0.0019218259,0.00021378582,0.000059565515,0.00034135385,0.00010712309,0.04773973,0.2590197,0.0062508304,0.0024637557,0.6812907],"study_design_scores_gemma":[0.0001272401,0.0019579926,0.004929902,0.00007342576,0.000117411386,0.0020447872,0.000091613954,0.38061127,0.5726532,0.006105166,0.03122517,0.00006280499],"about_ca_topic_score_codex":0.00058236415,"about_ca_topic_score_gemma":0.0014713269,"teacher_disagreement_score":0.0020035754,"about_ca_system_score_codex":0.0002539924,"about_ca_system_score_gemma":0.0002462467,"threshold_uncertainty_score":0.0067026615},"labels":[],"label_agreement":null},{"id":"W2151966987","doi":"10.1109/tvlsi.2009.2033697","title":"Analytical Soft Error Models Accounting for Die-to-Die and Within-Die Variations in Sub-Threshold SRAM Cells","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Soft error; CMOS; Die (integrated circuit); Electronic engineering; Threshold voltage; Monte Carlo method; Computer science; Electrical engineering; Voltage; Engineering; Transistor; Mathematics","score_opus":0.016890116263878836,"score_gpt":0.23569313169597095,"score_spread":0.2188030154320921,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151966987","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18168932,0.0018355346,0.8025461,0.00044584676,0.00010537312,0.00009395696,0.00048704012,0.00070343976,0.012093382],"genre_scores_gemma":[0.97775626,0.0009072113,0.015694082,0.00009988469,0.00004105437,0.00010288313,0.0001302681,0.00007769449,0.005190638],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996761,0.00006305405,0.00001705823,0.00005028834,0.0001327737,0.000060817223],"domain_scores_gemma":[0.9990441,0.00044360448,0.00019179127,0.0001082244,0.00019403371,0.000018269053],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00066017156,0.00066584034,0.0005633498,0.00067331915,0.00028484527,0.00068771484,0.0013571804,0.0011518268,0.0015028184],"category_scores_gemma":[0.0022259993,0.00034431493,0.0006994991,0.0005863726,0.00041658938,0.0011879841,0.00038752914,0.0006282314,0.00049791543],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010992213,0.0000055927744,0.00017292479,0.000008820732,0.0000052306477,0.000037772854,0.000015963144,0.9940963,0.0014317182,0.002174702,0.000106853535,0.0019331698],"study_design_scores_gemma":[0.0000013149776,0.0000068729796,0.000058526835,0.0000014609741,0.0000031074696,0.000011613809,0.0000023688929,0.9990563,0.00025134333,0.0005114011,0.00009412037,0.0000016758794],"about_ca_topic_score_codex":0.004782343,"about_ca_topic_score_gemma":0.0037895613,"teacher_disagreement_score":0.004782343,"about_ca_system_score_codex":0.0010066144,"about_ca_system_score_gemma":0.00064787874,"threshold_uncertainty_score":0.009509027},"labels":[],"label_agreement":null},{"id":"W2154856108","doi":"10.1109/tvlsi.2005.859585","title":"Modular and rapid testing of SOCs with unwrapped logic blocks","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Modular design; Computer science; Logic gate; Embedded system; Logic synthesis; Programmable logic device; System on a chip; Computer architecture; Control logic; Logic family; Electronic engineering; Computer hardware; Engineering; Algorithm; Programming language","score_opus":0.021799543613287228,"score_gpt":0.2246470161445134,"score_spread":0.20284747253122618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154856108","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3423688,0.0003538008,0.65126806,0.00006212386,0.000025096837,0.00021559125,0.00007870038,0.0034146935,0.002213076],"genre_scores_gemma":[0.7590134,0.000112093076,0.23959833,0.000050105744,0.000013730492,0.000086292726,0.00017139425,0.00012098234,0.000833617],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991769,0.00024889782,0.00004924613,0.00014763199,0.0002490866,0.00012828816],"domain_scores_gemma":[0.997436,0.0012192905,0.00041859745,0.0005690477,0.0002501928,0.00010704139],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007588476,0.0008229743,0.00040906,0.000737098,0.00016957674,0.0004027472,0.0011004364,0.00029098833,0.0014030387],"category_scores_gemma":[0.0025233438,0.00035912468,0.00040828786,0.00033953527,0.0005791901,0.0010418013,0.0006672347,0.0004975048,0.0003264672],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012242402,0.00020620805,0.0041744355,0.00036261845,0.0000922698,0.00087610557,0.00022962657,0.2797196,0.3898576,0.008097908,0.0010042829,0.31415516],"study_design_scores_gemma":[0.00014237531,0.0018176612,0.002319886,0.000033130775,0.00006697772,0.0005693258,0.000042468764,0.7906325,0.19540586,0.0054734177,0.0034584834,0.00003788983],"about_ca_topic_score_codex":0.00073761167,"about_ca_topic_score_gemma":0.0016564266,"teacher_disagreement_score":0.0014030387,"about_ca_system_score_codex":0.00029094535,"about_ca_system_score_gemma":0.0005353596,"threshold_uncertainty_score":0.0046936274},"labels":[],"label_agreement":null},{"id":"W2154990096","doi":"10.1109/tvlsi.2002.1043336","title":"Compatible cell connections for multifamily dynamic logic gates","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Logic gate; Pass transistor logic; Logic family; Computer science; Logic optimization; Dynamic logic (digital electronics); Sequential logic; AND-OR-Invert; Logic synthesis; Set (abstract data type); Digital electronics; Electronic engineering; Electronic circuit; Algorithm; Engineering; Electrical engineering; Transistor; Voltage","score_opus":0.01649407453907798,"score_gpt":0.2170100173016759,"score_spread":0.20051594276259793,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154990096","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2392224,0.00080326846,0.6974464,0.00032802022,0.00020438786,0.00017821927,0.00023984356,0.00053102017,0.061046388],"genre_scores_gemma":[0.815801,0.00053054787,0.17573856,0.00012924429,0.000041227886,0.00017808484,0.00020012232,0.000060564034,0.0073205507],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983406,0.000019471054,0.000012417285,0.000032766457,0.00008146457,0.000019838695],"domain_scores_gemma":[0.9998363,0.000049089416,0.000031030602,0.000033548302,0.00003569683,0.000014421983],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009757861,0.00023999605,0.00012528613,0.00043845063,0.0004653388,0.00056622905,0.00050929486,0.00042702732,0.0038786763],"category_scores_gemma":[0.0006535533,0.00012980227,0.00018971633,0.00035499808,0.0003752502,0.0009296028,0.00039976396,0.00032564375,0.000613987],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007189428,0.000038021506,0.000556246,0.00011600422,0.000009845165,0.00037546142,0.00019183224,0.016928388,0.13804439,0.732297,0.001610101,0.10976074],"study_design_scores_gemma":[0.000048251346,0.00031628786,0.000912013,0.000051808118,0.000035171528,0.0015170297,0.0001573596,0.16805202,0.12648472,0.6129247,0.08945187,0.000048821283],"about_ca_topic_score_codex":0.00016046272,"about_ca_topic_score_gemma":0.00053126,"teacher_disagreement_score":0.0038786763,"about_ca_system_score_codex":0.0002668122,"about_ca_system_score_gemma":0.0001532295,"threshold_uncertainty_score":0.012975514},"labels":[],"label_agreement":null},{"id":"W2156790537","doi":"10.1109/tvlsi.2007.900746","title":"Routability of Network Topologies in FPGAs","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Network topology; Field-programmable gate array; Routing (electronic design automation); Computer science; Overhead (engineering); Network on a chip; Embedded system; Logic synthesis; Topology (electrical circuits); Logic gate; Parallel computing; Computer network; Computer architecture; Engineering; Algorithm; Electrical engineering","score_opus":0.015335108836062327,"score_gpt":0.25428863756629777,"score_spread":0.23895352873023545,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156790537","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.63441217,0.0013211423,0.31764325,0.00033286575,0.00012315862,0.00009764704,0.00047982906,0.0018867941,0.0437032],"genre_scores_gemma":[0.9683307,0.00036181952,0.027742408,0.000027945263,0.000016819247,0.000034787598,0.0003061599,0.00007127381,0.00310802],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995394,0.00017730599,0.000038152077,0.0000753011,0.00010191931,0.00006799546],"domain_scores_gemma":[0.9984211,0.00081560033,0.0002343571,0.00030287885,0.00017525205,0.00005090795],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044275835,0.0002827408,0.00021772766,0.00054820743,0.0003501175,0.0011622643,0.00033681392,0.00027789528,0.0038077831],"category_scores_gemma":[0.002733186,0.00021372407,0.00018843237,0.00043501973,0.0003946488,0.001156252,0.000328335,0.00021390182,0.0003490582],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051343406,0.000053867574,0.0029908826,0.00024322532,0.00003650557,0.00063538866,0.00020208773,0.75474936,0.02734704,0.084234364,0.002119913,0.126874],"study_design_scores_gemma":[0.00006433354,0.0002899542,0.0030342042,0.000055320263,0.000032084277,0.00061359693,0.00016306176,0.91661143,0.01897498,0.04823332,0.011900996,0.000026664657],"about_ca_topic_score_codex":0.0013960514,"about_ca_topic_score_gemma":0.0016299108,"teacher_disagreement_score":0.0038077831,"about_ca_system_score_codex":0.0006344794,"about_ca_system_score_gemma":0.00025435348,"threshold_uncertainty_score":0.012738287},"labels":[],"label_agreement":null},{"id":"W2158959564","doi":"10.1109/tvlsi.2003.810787","title":"A digitally programmable delay element: design and analysis","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":168,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Delay calculation; Group delay and phase delay; Elmore delay; Delay-locked loop; Computer science; Electronic engineering; Propagation delay; Digital delay line; Electronic circuit; Static timing analysis; Delay line oscillator; Control theory (sociology); Engineering; Electrical engineering; Digital signal processing; Digital signal; Telecommunications; Phase-locked loop; Control (management)","score_opus":0.012512446885182549,"score_gpt":0.22598974151524692,"score_spread":0.21347729463006437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158959564","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007266538,0.0028698796,0.9816969,0.00021795103,0.00010041319,0.00012175702,0.00005354492,0.0004020596,0.0072707837],"genre_scores_gemma":[0.39466518,0.006411182,0.5801549,0.0002417857,0.00017326763,0.00040833256,0.0002008839,0.00011347867,0.017631004],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977666,0.000025240728,0.0000093741655,0.000047354177,0.00012471428,0.00001672972],"domain_scores_gemma":[0.9998154,0.00005531259,0.000029579802,0.000016960432,0.000073952644,0.000008931717],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025721578,0.0003939243,0.00031736444,0.0003819591,0.00023441613,0.0009389114,0.000848316,0.00089797575,0.0022554328],"category_scores_gemma":[0.0005954723,0.00026487448,0.00025462935,0.00046294392,0.00035405878,0.00093847985,0.00025440077,0.0005490158,0.0009778654],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014318778,0.00009315905,0.0014754016,0.0012381126,0.00009962656,0.00038762225,0.0002621283,0.13689889,0.30060157,0.21809062,0.004438785,0.336271],"study_design_scores_gemma":[0.00005713,0.000593262,0.0008661016,0.0001674866,0.00008683665,0.0016498081,0.00007010551,0.742708,0.11132996,0.021038314,0.121365,0.0000678912],"about_ca_topic_score_codex":0.0007402107,"about_ca_topic_score_gemma":0.00067601807,"teacher_disagreement_score":0.0022554328,"about_ca_system_score_codex":0.0007808477,"about_ca_system_score_gemma":0.0005399586,"threshold_uncertainty_score":0.007545173},"labels":[],"label_agreement":null},{"id":"W2159795949","doi":"10.1109/tvlsi.2008.2004592","title":"Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":77,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Network topology; Computer science; Throughput; Network on a chip; Process (computing); Logical topology; Topology (electrical circuits); Distributed computing; Embedded system; Computer network; Engineering; Wireless","score_opus":0.017441740138098547,"score_gpt":0.24731343106732276,"score_spread":0.22987169092922421,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159795949","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03500071,0.00022464992,0.9623461,0.000041804647,0.000017278579,0.000044844925,0.000065475506,0.00039294595,0.0018662245],"genre_scores_gemma":[0.73305655,0.0006640232,0.26425976,0.000040150637,0.00004122644,0.00017544336,0.0003270685,0.00018160665,0.0012541709],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996741,0.000102216705,0.000014866479,0.000025439067,0.00015728951,0.000026100544],"domain_scores_gemma":[0.9990746,0.0004357785,0.00012428667,0.00010754361,0.00023776953,0.000020025573],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00057133014,0.00053321564,0.00028111247,0.0011238235,0.00029414636,0.0004618508,0.0005725747,0.00028993574,0.001247873],"category_scores_gemma":[0.0026844225,0.00027895177,0.00046646217,0.00070424925,0.00028284514,0.0007964464,0.00023685125,0.0003441305,0.00018259577],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031898693,0.000017348959,0.0006296663,0.000070330796,0.000018394327,0.00007776613,0.000028216808,0.9493351,0.008104012,0.011622021,0.00032310878,0.029742135],"study_design_scores_gemma":[0.00000324791,0.000016997574,0.00018880538,0.0000040880823,0.000005727205,0.000030455692,0.0000069271564,0.99271494,0.0021205419,0.0044731596,0.00043111757,0.0000039566153],"about_ca_topic_score_codex":0.001002065,"about_ca_topic_score_gemma":0.0010653986,"teacher_disagreement_score":0.001247873,"about_ca_system_score_codex":0.0006269066,"about_ca_system_score_gemma":0.00054078473,"threshold_uncertainty_score":0.0045485497},"labels":[],"label_agreement":null},{"id":"W2161122532","doi":"10.1109/tvlsi.2009.2038390","title":"Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Blocking (statistics); Computer science; Embedded system; Background debug mode interface; Software bug; System on a chip; Process (computing); Computer architecture; Chip; Parallel computing; Operating system; Software; Computer network","score_opus":0.011078198836716418,"score_gpt":0.2393542895014448,"score_spread":0.22827609066472837,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161122532","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12135767,0.0003746601,0.86966956,0.00016689715,0.00007149068,0.0001566126,0.000051566465,0.0063167666,0.001834921],"genre_scores_gemma":[0.7045718,0.00014444151,0.29199675,0.0001705536,0.000047997964,0.00015555524,0.00011847027,0.00015177077,0.0026427386],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99943966,0.00014389155,0.00005806541,0.000117588235,0.00017078324,0.000070101996],"domain_scores_gemma":[0.998161,0.00051278534,0.00033946434,0.0005718887,0.00033640128,0.000078430785],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008528149,0.0004819914,0.00035019798,0.00073890266,0.0003044214,0.00056053605,0.0017199854,0.0006590475,0.0020952448],"category_scores_gemma":[0.0018305131,0.00031376837,0.0002518542,0.00023484523,0.00044030545,0.0010179776,0.0008513685,0.00063349935,0.00043467298],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001680627,0.0006991026,0.010235045,0.000507603,0.0001668814,0.0007308963,0.0005260672,0.056356907,0.46453822,0.016807485,0.0030506556,0.4447005],"study_design_scores_gemma":[0.000358652,0.0027832147,0.006371999,0.00006850574,0.0002615708,0.0014642208,0.000070038666,0.5941714,0.37214345,0.0054454464,0.016764956,0.00009658351],"about_ca_topic_score_codex":0.00028448837,"about_ca_topic_score_gemma":0.00059185474,"teacher_disagreement_score":0.0020952448,"about_ca_system_score_codex":0.00027668025,"about_ca_system_score_gemma":0.0006004797,"threshold_uncertainty_score":0.0070093274},"labels":[],"label_agreement":null},{"id":"W2162128178","doi":"10.1109/tvlsi.2009.2034168","title":"A VLSI Architecture and the FPGA Prototype for MPEG-2 Audio/Video Decoding","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Computer science; Field-programmable gate array; Very-large-scale integration; Decoding methods; MPEG-4; Video decoder; Codec; Video processing; Computer hardware; Embedded system; Digital audio broadcasting; Computer architecture; Telecommunications; Coding (social sciences)","score_opus":0.014600829792339582,"score_gpt":0.2489714268742967,"score_spread":0.2343705970819571,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162128178","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15017529,0.003809187,0.7368946,0.001466848,0.0011642158,0.0018699968,0.0021344721,0.013439819,0.08904557],"genre_scores_gemma":[0.42857608,0.0020130598,0.5326748,0.000528114,0.00016026094,0.00048790977,0.0019398069,0.00046535366,0.033154663],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999869,0.000019566709,0.000006861359,0.000019150759,0.000065129374,0.000020305664],"domain_scores_gemma":[0.99988866,0.000021107255,0.0000072764346,0.000015907553,0.000053538035,0.000013465014],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016642016,0.00048788244,0.00018317995,0.00040719777,0.00021527143,0.0004344466,0.00082078064,0.0004796208,0.008688334],"category_scores_gemma":[0.00040206092,0.0002144806,0.00015586505,0.00039847664,0.00013127542,0.00044115935,0.000109945424,0.00045810672,0.0029507887],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00069866783,0.00033430662,0.0022948878,0.0008460536,0.00008545539,0.0017492609,0.00023154315,0.019726021,0.5089915,0.011804675,0.029337568,0.42390013],"study_design_scores_gemma":[0.0009047689,0.008322866,0.013603948,0.00039702194,0.00025811032,0.01294119,0.00026485109,0.12793486,0.45277557,0.006907756,0.37554467,0.00014444583],"about_ca_topic_score_codex":0.0014535168,"about_ca_topic_score_gemma":0.0018121697,"teacher_disagreement_score":0.008688334,"about_ca_system_score_codex":0.00029707234,"about_ca_system_score_gemma":0.0005138147,"threshold_uncertainty_score":0.02906537},"labels":[],"label_agreement":null},{"id":"W2162705435","doi":"10.1109/tvlsi.2003.812369","title":"Further improve circuit partitioning using GBAW logic perturbation techniques","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Hypergraph; Graph partition; Computer science; Electronic circuit; Benchmark (surveying); Graph; Logic synthesis; Logic gate; Partition (number theory); Parallel computing; Logic optimization; Algorithm; Theoretical computer science; Mathematics; Engineering","score_opus":0.021252731122555588,"score_gpt":0.23291846541657654,"score_spread":0.21166573429402097,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162705435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15522297,0.00045415838,0.8357544,0.00025401838,0.00005518564,0.00012299915,0.00006772173,0.0027936588,0.0052749207],"genre_scores_gemma":[0.52278703,0.00033748397,0.47177595,0.00018921768,0.00003365389,0.00009422791,0.00026396217,0.00033303248,0.0041854354],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997594,0.000046009252,0.000014891246,0.000041248717,0.00010249437,0.00003598841],"domain_scores_gemma":[0.999691,0.00012329497,0.00004119228,0.00008540035,0.000045874185,0.000013222077],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020392782,0.00085340143,0.00037006152,0.0008741786,0.00028404852,0.00038405036,0.0006191219,0.00035456003,0.0025120727],"category_scores_gemma":[0.00083387335,0.00022682785,0.00038842714,0.0006643318,0.00035402435,0.000997281,0.00071385043,0.0005754911,0.00078838796],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001824635,0.00016476423,0.00094778615,0.00020893723,0.00007617877,0.00022063658,0.00020151751,0.10617889,0.53764796,0.013191939,0.0016458717,0.339333],"study_design_scores_gemma":[0.00008399242,0.0005576741,0.0018201986,0.000025431778,0.00009486052,0.0006793987,0.00010921441,0.56140125,0.40850395,0.011531943,0.01516454,0.000027561846],"about_ca_topic_score_codex":0.001098437,"about_ca_topic_score_gemma":0.0027963477,"teacher_disagreement_score":0.0025120727,"about_ca_system_score_codex":0.00035437706,"about_ca_system_score_gemma":0.00034284196,"threshold_uncertainty_score":0.0084037185},"labels":[],"label_agreement":null},{"id":"W2162773063","doi":"10.1109/tvlsi.2005.848825","title":"GALDS: a complete framework for designing multiclock ASICs and SoCs","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Asynchronous communication; Dynamic voltage scaling; Computer science; Synchronous circuit; Dynamic demand; Modular design; Frequency scaling; Embedded system; FIFO (computing and electronics); Clock generator; Asynchronous circuit; System on a chip; Electronic engineering; Asynchronous system; Clock rate; Clock gating; Chip; Energy consumption; Computer hardware; Power (physics); Engineering; Clock signal; Electrical engineering; Jitter","score_opus":0.02364622172755631,"score_gpt":0.2403768104882275,"score_spread":0.2167305887606712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162773063","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014020788,0.0004899292,0.99055886,0.00014268806,0.0000678619,0.00009980088,0.00011208754,0.002523358,0.0046033575],"genre_scores_gemma":[0.07539838,0.0017653919,0.908857,0.00040464982,0.00012437916,0.00075382926,0.00040911604,0.0007181375,0.011569192],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99938965,0.00017296447,0.000044389104,0.00007903341,0.0002526738,0.00006120196],"domain_scores_gemma":[0.99965525,0.00010665423,0.000031147563,0.00009413944,0.00008214786,0.000030777082],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009855955,0.001113306,0.0006460103,0.00076939084,0.00055864843,0.002492372,0.0021494494,0.0009454965,0.008414307],"category_scores_gemma":[0.0010814546,0.0006788675,0.0012744155,0.00050387776,0.0011442755,0.0018339315,0.001582788,0.0015971571,0.0028014784],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020706748,0.00006666112,0.0007733427,0.0011681893,0.00016850152,0.00047125077,0.0005399415,0.15428442,0.020643761,0.43395847,0.01894141,0.368777],"study_design_scores_gemma":[0.00019609573,0.00028409847,0.00018730349,0.0002530405,0.00012261016,0.0005517226,0.00014962303,0.3139145,0.024100328,0.21613166,0.4440274,0.00008161453],"about_ca_topic_score_codex":0.0010266633,"about_ca_topic_score_gemma":0.001881868,"teacher_disagreement_score":0.008414307,"about_ca_system_score_codex":0.00065480423,"about_ca_system_score_gemma":0.0011025219,"threshold_uncertainty_score":0.028148651},"labels":[],"label_agreement":null},{"id":"W2162851503","doi":"10.1109/tvlsi.2008.2000731","title":"Low-Power Mixed-Signal CVNS-Based 64-Bit Adder for Media Signal Processing","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Adder; CMOS; Computer science; 16-bit; Electronic engineering; Serial binary adder; Carry-save adder; Dissipation; 4-bit; 8-bit; Signal processing; Arithmetic; Computer hardware; Digital signal processing; Mathematics; Engineering; Physics","score_opus":0.013253117899253477,"score_gpt":0.2122322039523758,"score_spread":0.1989790860531223,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162851503","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24877374,0.0053190994,0.71463436,0.0006302408,0.0008478358,0.00017908785,0.00041019928,0.0028665424,0.02633895],"genre_scores_gemma":[0.6765064,0.0009929154,0.30968964,0.0002700279,0.000118587624,0.00008580294,0.0004145376,0.00007030005,0.011851775],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998871,0.000017472903,0.000010287103,0.000021548763,0.00005152649,0.000012091013],"domain_scores_gemma":[0.99983466,0.00004694163,0.000023588387,0.000018640243,0.000065221684,0.000010904252],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015326295,0.00032924625,0.00018773138,0.00046087755,0.00034342505,0.00055293064,0.00073535525,0.00027257658,0.0034827108],"category_scores_gemma":[0.00031453,0.00019083191,0.00020087505,0.00040171473,0.00017782938,0.00071222946,0.00022257505,0.00023552938,0.00081978133],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00078579143,0.00008165509,0.001112208,0.00063555903,0.00010813199,0.0005223464,0.00011712613,0.014710333,0.5616024,0.031144049,0.0047966354,0.3843838],"study_design_scores_gemma":[0.00014482213,0.0013051182,0.002355517,0.000102265025,0.0003010184,0.0020237686,0.00008407232,0.20243514,0.67131305,0.00820027,0.11163662,0.00009838634],"about_ca_topic_score_codex":0.00047685302,"about_ca_topic_score_gemma":0.0022060438,"teacher_disagreement_score":0.0034827108,"about_ca_system_score_codex":0.00039047838,"about_ca_system_score_gemma":0.00046089888,"threshold_uncertainty_score":0.011650801},"labels":[],"label_agreement":null},{"id":"W2163307549","doi":"10.1109/tvlsi.2009.2033698","title":"Low Power Chien Search for BCH Decoder Using RT-Level Power Management","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"BCH code; Computer science; Decoding methods; Low-power electronics; Power (physics); Power analysis; Power management; Soft-decision decoder; Power consumption; Embedded system; Algorithm; Cryptography","score_opus":0.025720700499695385,"score_gpt":0.28604697065073165,"score_spread":0.26032627015103627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163307549","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21629812,0.0021448918,0.7629182,0.00073923153,0.000107834596,0.00015513218,0.000109094275,0.0022557278,0.015271741],"genre_scores_gemma":[0.76273996,0.00036304328,0.22791243,0.000309808,0.000033427783,0.00007260131,0.000091530084,0.00007232158,0.008404781],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99984205,0.000025962863,0.00000883979,0.000025022018,0.0000803781,0.000017785605],"domain_scores_gemma":[0.9998098,0.00007038102,0.00002653935,0.000021287095,0.000063501,0.000008490644],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015014633,0.00022472149,0.00023438284,0.00030926045,0.00038814123,0.00038264302,0.00065440405,0.00032662254,0.002521681],"category_scores_gemma":[0.00048766972,0.00014324416,0.0001198486,0.00036095342,0.00021471734,0.0005100452,0.00023667632,0.00033218978,0.00043552966],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046751843,0.00017598485,0.0020878422,0.00036914265,0.00008526189,0.00043190148,0.00029634935,0.04476616,0.4749325,0.0204764,0.005601459,0.45030951],"study_design_scores_gemma":[0.0001590814,0.00087785395,0.001521552,0.000048445796,0.00009742961,0.0012535505,0.000056198965,0.64677346,0.3268268,0.0043506413,0.01798722,0.00004773435],"about_ca_topic_score_codex":0.0016077192,"about_ca_topic_score_gemma":0.00762826,"teacher_disagreement_score":0.002521681,"about_ca_system_score_codex":0.00060437,"about_ca_system_score_gemma":0.00084076036,"threshold_uncertainty_score":0.008435905},"labels":[],"label_agreement":null},{"id":"W2164095419","doi":"10.1109/tvlsi.2006.878259","title":"Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":77,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Multiprocessing; Interoperability; Encoder; Computer architecture; Scheduling (production processes); Programming paradigm; Embedded system; Symmetric multiprocessor system; Operating system; Programming language","score_opus":0.02133919429732502,"score_gpt":0.23892494742592285,"score_spread":0.21758575312859782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164095419","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013124938,0.0002812376,0.97673804,0.00023817662,0.0000577353,0.0001069523,0.00013253669,0.0007505279,0.0085699],"genre_scores_gemma":[0.2757408,0.0008991361,0.70375174,0.00019616389,0.000075421354,0.0008537378,0.00040803984,0.00031609592,0.01775886],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996941,0.00008182368,0.000025095906,0.000037410446,0.00012696895,0.00003461914],"domain_scores_gemma":[0.9996542,0.00014669124,0.000036592628,0.000047776564,0.000101586214,0.000013251695],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005216783,0.0005854141,0.00028563367,0.00032065972,0.00033396322,0.00082737755,0.00083916803,0.00048708875,0.0033445072],"category_scores_gemma":[0.00097567996,0.0002486541,0.00061229867,0.0003771416,0.00036069247,0.00076546945,0.0003938105,0.0008782521,0.00075997465],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011681688,0.000087989676,0.0006769862,0.00024063115,0.000038357266,0.00038558824,0.00023721454,0.5888753,0.012235284,0.33629128,0.004823693,0.055990834],"study_design_scores_gemma":[0.000018720151,0.000034642693,0.00008219769,0.000015012357,0.000009278511,0.0000637331,0.000014843514,0.9564016,0.0019379888,0.030647835,0.010767754,0.000006412374],"about_ca_topic_score_codex":0.00254111,"about_ca_topic_score_gemma":0.0036278698,"teacher_disagreement_score":0.0033445072,"about_ca_system_score_codex":0.0005991854,"about_ca_system_score_gemma":0.0011028101,"threshold_uncertainty_score":0.011188507},"labels":[],"label_agreement":null},{"id":"W2164497716","doi":"10.1109/tvlsi.2009.2014773","title":"Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Calibration; Electronic engineering; Converters; Computer science; Dissipation; Power (physics); Chip; Linearity; Engineering; Electrical engineering; Physics; Telecommunications; Voltage","score_opus":0.007178193749186905,"score_gpt":0.19556027633322368,"score_spread":0.18838208258403677,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164497716","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5280569,0.0015005148,0.46156535,0.0003320496,0.000052623796,0.000083993444,0.000103864455,0.0009142953,0.0073903794],"genre_scores_gemma":[0.9277844,0.00020546665,0.07015072,0.00003775326,0.000012939693,0.000021735912,0.000040017603,0.00003920973,0.0017077953],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997471,0.000045585042,0.00001658358,0.000051669496,0.00010067159,0.00003841531],"domain_scores_gemma":[0.9997316,0.000102550955,0.00006549561,0.000030377241,0.00006259382,0.0000073790793],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022643976,0.00046300594,0.00018603179,0.00028277907,0.00018315394,0.00039489905,0.0005295605,0.00023500965,0.0010029074],"category_scores_gemma":[0.0007425025,0.00021027429,0.00018722602,0.0003199766,0.00020541134,0.00064961304,0.00023652564,0.00025024355,0.00014421696],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023053294,0.0000923684,0.0017242401,0.00022986886,0.00004032679,0.00017479897,0.00014537909,0.17041987,0.65377134,0.0075360355,0.00083123473,0.16480398],"study_design_scores_gemma":[0.00006641911,0.0007593722,0.0028937713,0.000018966397,0.00006924295,0.0003071218,0.000047650246,0.5582548,0.4272971,0.0030214284,0.0072371406,0.000027074222],"about_ca_topic_score_codex":0.0008060529,"about_ca_topic_score_gemma":0.0019909656,"teacher_disagreement_score":0.0010029074,"about_ca_system_score_codex":0.0006248912,"about_ca_system_score_gemma":0.0005755446,"threshold_uncertainty_score":0.0045339465},"labels":[],"label_agreement":null},{"id":"W2165112251","doi":"10.1109/tvlsi.2010.2043374","title":"Autonomous, Multilevel Ring Tuning Scheme for Post-Silicon Active Clock Deskewing Over Intra-Die Variations","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Clock skew; Timing failure; Jitter; Digital clock manager; Clock domain crossing; Clock gating; CPU multiplier; Synchronous circuit; Computer science; Clock synchronization; Clock signal; Skew; Clock generator; Clock drift; Ring oscillator; Electronic engineering; Synchronization (alternating current); Engineering; Electrical engineering; Topology (electrical circuits); CMOS; Telecommunications","score_opus":0.010708181577444553,"score_gpt":0.22904931898418254,"score_spread":0.218341137406738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165112251","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46551377,0.00038601412,0.5241701,0.0001546418,0.000069858645,0.00010728859,0.00010751475,0.0025987427,0.006892103],"genre_scores_gemma":[0.9258593,0.00004975343,0.072475165,0.000055476125,0.000019306932,0.000026575834,0.000041880692,0.000041662464,0.0014308846],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99974126,0.000044217853,0.000014778576,0.000082898434,0.000085073225,0.000031767268],"domain_scores_gemma":[0.9996039,0.00007445545,0.0000963266,0.00012761468,0.00006521918,0.000032537166],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002857554,0.00016148081,0.00017315471,0.00027817732,0.00031207505,0.0003018205,0.00085962523,0.00021006347,0.0013211111],"category_scores_gemma":[0.000538258,0.00012368402,0.00013591963,0.00020432252,0.00023610228,0.0004380838,0.00036926987,0.00027153204,0.00039314418],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016520808,0.00007925206,0.0014077757,0.000047319503,0.000011452008,0.000054202224,0.00009076697,0.0060769417,0.896223,0.004185688,0.00044859198,0.09120981],"study_design_scores_gemma":[0.000107255306,0.0014063148,0.0038925323,0.000014716702,0.00004988786,0.00047599908,0.00003757533,0.21213229,0.76509804,0.0021399427,0.014596601,0.000048882466],"about_ca_topic_score_codex":0.00030634267,"about_ca_topic_score_gemma":0.0008665659,"teacher_disagreement_score":0.0013211111,"about_ca_system_score_codex":0.0002900104,"about_ca_system_score_gemma":0.0002927746,"threshold_uncertainty_score":0.004419565},"labels":[],"label_agreement":null},{"id":"W2166585241","doi":"10.1109/tvlsi.2008.2000244","title":"L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Caching and Content Delivery","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Bloom filter; Computer science; Energy (signal processing); Set (abstract data type); Parallel computing; Filter (signal processing); Power (physics); Computer hardware; Detector; Real-time computing; Electronic engineering; Algorithm; Mathematics; Telecommunications; Engineering","score_opus":0.012016306681681719,"score_gpt":0.209290464734775,"score_spread":0.19727415805309328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166585241","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07232141,0.0009952277,0.9114461,0.00046219598,0.0000805787,0.00014176435,0.00035075453,0.008071453,0.00613052],"genre_scores_gemma":[0.5772683,0.00047921544,0.4151424,0.00041594595,0.00005527465,0.00012230352,0.00037963616,0.00015495507,0.005982041],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999708,0.000053846576,0.000018036482,0.00005411752,0.00011851801,0.00004751454],"domain_scores_gemma":[0.9991467,0.00025492403,0.0001363342,0.00016018108,0.00025887482,0.000042936663],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006012938,0.00032884342,0.00037489334,0.0010524743,0.00059717795,0.00075201655,0.0017930568,0.0006462837,0.0028827419],"category_scores_gemma":[0.0014210186,0.00022542581,0.00023138354,0.00086154527,0.00042779086,0.0015442623,0.00035515273,0.0004007805,0.0006749256],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00118772,0.00020053714,0.0075234,0.0003931538,0.00009353347,0.00025200675,0.0002929397,0.06631847,0.1552797,0.048898403,0.01820783,0.70135236],"study_design_scores_gemma":[0.00022932421,0.0009317848,0.0024537793,0.0000763999,0.00009918263,0.00092416606,0.00011041622,0.77588904,0.14848608,0.016244443,0.054418277,0.00013717428],"about_ca_topic_score_codex":0.0086443415,"about_ca_topic_score_gemma":0.014873211,"teacher_disagreement_score":0.0086443415,"about_ca_system_score_codex":0.0016944024,"about_ca_system_score_gemma":0.0019579309,"threshold_uncertainty_score":0.017188072},"labels":[],"label_agreement":null},{"id":"W2167801005","doi":"10.1109/tvlsi.2009.2032288","title":"Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"RLC circuit; Inductance; Spice; Crosstalk; Topology (electrical circuits); Electronic engineering; Transmission line; Capacitance; Electric power transmission; Network topology; Elmore delay; Mathematics; Computer science; Control theory (sociology); Propagation delay; Algorithm; Delay calculation; Engineering; Physics; Capacitor; Voltage; Telecommunications; Electrical engineering","score_opus":0.014598279991818074,"score_gpt":0.2364976944954219,"score_spread":0.22189941450360384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167801005","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02727301,0.00015732774,0.9678219,0.000058323018,0.000020040776,0.000028995717,0.00004875525,0.00034654696,0.004245088],"genre_scores_gemma":[0.7371587,0.0006561991,0.2521229,0.00007489743,0.00005249678,0.00014797974,0.00020489676,0.0002589035,0.009323078],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99967146,0.00007798652,0.000013381666,0.000047815356,0.00016513353,0.000024206813],"domain_scores_gemma":[0.9997019,0.0001192647,0.00005642032,0.000034979428,0.00007850289,0.000008847761],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036021587,0.0007704227,0.00040331754,0.000529239,0.00036464047,0.0005642373,0.0010649931,0.00063910254,0.0008855053],"category_scores_gemma":[0.0011074798,0.00028514225,0.00043958685,0.00047434986,0.00041724238,0.001247341,0.000382747,0.0005556057,0.0003749037],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021867656,0.000026836899,0.0002948178,0.00004038174,0.000009831121,0.00007843111,0.00009966041,0.9339313,0.021473285,0.03304116,0.00023008394,0.010752373],"study_design_scores_gemma":[0.0000017671865,0.000009087683,0.000024207975,0.0000015437417,0.0000023264768,0.000014859568,0.0000037764714,0.9965676,0.0016451512,0.0011714929,0.00055479683,0.0000033369543],"about_ca_topic_score_codex":0.0032434065,"about_ca_topic_score_gemma":0.0027947954,"teacher_disagreement_score":0.0032434065,"about_ca_system_score_codex":0.001023743,"about_ca_system_score_gemma":0.00082081906,"threshold_uncertainty_score":0.0074278116},"labels":[],"label_agreement":null},{"id":"W2168296432","doi":"10.1109/tvlsi.2008.2011555","title":"FPGA Design for Timing Yield Under Process Variations","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Logic synthesis; Process (computing); Static timing analysis; Computer science; Reconfigurable computing; Yield (engineering); Logic gate; Circuit design; Integrated circuit design; Process variation; Programmable Array Logic; Embedded system; Electronic engineering; Logic family; Engineering; Algorithm","score_opus":0.02933800715923497,"score_gpt":0.25012609662348156,"score_spread":0.2207880894642466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168296432","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10843656,0.001392096,0.8714237,0.00022162845,0.00014611645,0.00013694049,0.00012622288,0.0028056675,0.015311035],"genre_scores_gemma":[0.7799808,0.00062491704,0.21230829,0.00011728408,0.00007475292,0.00012856885,0.0001676069,0.00015355734,0.0064442],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99967074,0.000055330707,0.000018594897,0.000056510104,0.0001477327,0.000051064602],"domain_scores_gemma":[0.99969983,0.00006431185,0.00007293647,0.000043295026,0.00010918176,0.000010539067],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023980756,0.00042858924,0.00025652465,0.0004380195,0.00029488598,0.00045480335,0.0004320545,0.0002425136,0.002130495],"category_scores_gemma":[0.0007004167,0.0001668447,0.00024168218,0.00034847567,0.00012119931,0.00026550126,0.00018817061,0.0002812304,0.00050485035],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036040627,0.0000776228,0.0030422106,0.00029745192,0.00009520417,0.00056116626,0.00013093532,0.19522974,0.401474,0.017750278,0.00470756,0.37627348],"study_design_scores_gemma":[0.000089419234,0.0010979732,0.0050272522,0.00006728721,0.0001636573,0.0014327558,0.00004010939,0.64865685,0.3010802,0.0027212198,0.039571423,0.000051858446],"about_ca_topic_score_codex":0.0010475297,"about_ca_topic_score_gemma":0.0016820184,"teacher_disagreement_score":0.002130495,"about_ca_system_score_codex":0.00045344324,"about_ca_system_score_gemma":0.00060406164,"threshold_uncertainty_score":0.007127285},"labels":[],"label_agreement":null},{"id":"W2168734475","doi":"10.1109/tvlsi.2009.2020988","title":"An Adaptive Algorithm for Single-Electron Device and Circuit Simulation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Quantum and electron transport phenomena","field":"Physics and Astronomy","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University; University of Waterloo","funders":"","keywords":"Monte Carlo method; Spice; Computer science; Electronic circuit simulation; CMOS; Electronic circuit; Electronic engineering; Dissipation; Integrated circuit; Algorithm; Electrical engineering; Physics; Engineering; Mathematics","score_opus":0.01860339216619827,"score_gpt":0.2587312843026993,"score_spread":0.24012789213650104,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168734475","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0031401014,0.000057104673,0.9954021,0.000043316766,0.000019536725,0.00003562756,0.000012278866,0.0004393354,0.0008506016],"genre_scores_gemma":[0.09156368,0.00009362263,0.9053249,0.000079711666,0.00002744074,0.00032764557,0.00008080117,0.00011482487,0.0023873202],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996716,0.000078715886,0.00001819537,0.000057505804,0.00014613889,0.000027816981],"domain_scores_gemma":[0.9991579,0.00046232782,0.000050036724,0.0001009265,0.00019211207,0.000036716283],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00067844585,0.0005352377,0.00060111104,0.0006483532,0.0005172365,0.0005801772,0.0018208711,0.0010040365,0.0044353567],"category_scores_gemma":[0.0024821113,0.0004003009,0.00058851764,0.0006530119,0.0005695397,0.0008784135,0.0008957688,0.0011466919,0.00078846083],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006276485,0.000047073343,0.00050855504,0.000045658522,0.00003892155,0.000052904536,0.00004919441,0.87647617,0.003609457,0.013534659,0.0013498937,0.104224786],"study_design_scores_gemma":[0.0000058007063,0.0000053221033,0.000016332002,9.581519e-7,0.0000015317281,0.0000055960845,0.0000014953399,0.9981893,0.00022192771,0.0010880169,0.0004622352,0.0000015584973],"about_ca_topic_score_codex":0.0038268566,"about_ca_topic_score_gemma":0.004292991,"teacher_disagreement_score":0.0044353567,"about_ca_system_score_codex":0.000672572,"about_ca_system_score_gemma":0.0011574245,"threshold_uncertainty_score":0.014837742},"labels":[],"label_agreement":null},{"id":"W2169957670","doi":"10.1109/tvlsi.2009.2031651","title":"A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":104,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"National Institute of Standards and Technology","keywords":"Advanced Encryption Standard; Fault injection; Encryption; Computer science; Overhead (engineering); Inverse; AES implementations; Fault detection and isolation; Embedded system; Fault (geology); Algorithm; Error detection and correction; Computer engineering; Parallel computing; Cryptography; Mathematics; Software; Artificial intelligence","score_opus":0.014713074715303037,"score_gpt":0.26768132027812186,"score_spread":0.2529682455628188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169957670","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22796519,0.00027642297,0.76785314,0.00016594563,0.000055955323,0.00012975828,0.00005646177,0.001501986,0.0019951493],"genre_scores_gemma":[0.81560594,0.000065417495,0.18308505,0.00004384432,0.000018822926,0.000048434144,0.000057323552,0.00002290478,0.0010522006],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99957675,0.00007966006,0.000038440645,0.0000677888,0.00019897636,0.000038350565],"domain_scores_gemma":[0.99870324,0.00037069994,0.00027583123,0.00031595476,0.0002798708,0.00005436227],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00063245173,0.00033729238,0.00032970263,0.0006832031,0.00036674636,0.00043398116,0.00059839495,0.00038194293,0.0013018654],"category_scores_gemma":[0.0015841632,0.00014715212,0.00026872844,0.0003282987,0.000350539,0.0010099732,0.0005722127,0.0004941306,0.00027270862],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002579285,0.00028352227,0.0048660017,0.00032611808,0.0000771744,0.00040975783,0.00025923524,0.06889227,0.49671033,0.040108174,0.0021703762,0.38331777],"study_design_scores_gemma":[0.0002739939,0.0019396105,0.002545135,0.00004538695,0.000098531564,0.00087029714,0.000045569028,0.56719697,0.40560204,0.013387473,0.007909778,0.000085155094],"about_ca_topic_score_codex":0.0002701686,"about_ca_topic_score_gemma":0.00051521807,"teacher_disagreement_score":0.0013018654,"about_ca_system_score_codex":0.00046247948,"about_ca_system_score_gemma":0.0007334198,"threshold_uncertainty_score":0.0043551326},"labels":[],"label_agreement":null},{"id":"W2170510118","doi":"10.1109/tvlsi.2008.2000725","title":"Energy Budget Approximations for Battery-Powered Systems With a Fixed Schedule of Active Intervals","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Battery Technologies Research","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Battery (electricity); Schedule; Computer science; Voltage; Energy (signal processing); Interval (graph theory); Energy consumption; Energy budget; Work (physics); Mathematical optimization; Electrical engineering; Control theory (sociology); Reliability engineering; Engineering; Power (physics); Mathematics; Artificial intelligence","score_opus":0.017816619297649442,"score_gpt":0.24426484853297728,"score_spread":0.22644822923532784,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170510118","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037666757,0.0016493282,0.93765926,0.00066897913,0.00009059409,0.00006373458,0.0002744953,0.00039814934,0.02152864],"genre_scores_gemma":[0.8956187,0.0016720975,0.089912094,0.00022213113,0.00007960889,0.00020098982,0.0003604085,0.000303175,0.011630813],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999582,0.000101990154,0.000016483327,0.000037362614,0.00014877655,0.00011332602],"domain_scores_gemma":[0.9982168,0.0012065568,0.00013956362,0.00012808068,0.00024305812,0.00006583051],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011833508,0.000798483,0.0007031795,0.00065028114,0.0003577607,0.00091517554,0.0010267773,0.00078293274,0.004619735],"category_scores_gemma":[0.0065735006,0.00044971477,0.00073224196,0.000629141,0.0006495756,0.0011732549,0.0007171265,0.0012566018,0.0006479267],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003903172,0.000008265288,0.00018282174,0.000029896446,0.0000062520226,0.000026880809,0.000026956386,0.9846256,0.0003111733,0.010576074,0.00063802354,0.003529132],"study_design_scores_gemma":[0.0000030698195,0.000003678237,0.000034627912,0.0000063497832,0.0000019792876,0.0000053382287,0.0000082488405,0.99717146,0.00008527273,0.0024193232,0.0002592377,0.0000014730616],"about_ca_topic_score_codex":0.011080392,"about_ca_topic_score_gemma":0.0074497936,"teacher_disagreement_score":0.011080392,"about_ca_system_score_codex":0.0016101443,"about_ca_system_score_gemma":0.0011208481,"threshold_uncertainty_score":0.022031784},"labels":[],"label_agreement":null},{"id":"W2287745184","doi":"10.1109/tvlsi.2015.2421450","title":"Enhancing Model Order Reduction for Nonlinear Analog Circuit Simulation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Model Reduction and Neural Networks","field":"Physics and Astronomy","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Model order reduction; Computer science; Nonlinear system; Reduction (mathematics); Analogue electronics; Ring oscillator; Algorithm; Circuit complexity; Computational complexity theory; Electronic circuit; Projection (relational algebra); Control theory (sociology); Electronic engineering; Mathematics; Engineering; Artificial intelligence; Electrical engineering; CMOS","score_opus":0.04328242896031893,"score_gpt":0.29037172307171805,"score_spread":0.24708929411139913,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2287745184","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028300045,0.000115968935,0.9671751,0.00009885908,0.0000152648,0.00004906745,0.00004288965,0.00088851585,0.0033142774],"genre_scores_gemma":[0.639807,0.00028618245,0.35574,0.00008161401,0.000017773098,0.00021218299,0.00017088416,0.00029929503,0.0033850528],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999686,0.00009568607,0.000012772958,0.000027538303,0.00015234262,0.000025716152],"domain_scores_gemma":[0.99927086,0.00044092073,0.000051510207,0.0001271843,0.00009372886,0.000015820397],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051975105,0.000655383,0.0006437804,0.0005024241,0.00042366376,0.00048569465,0.0007082317,0.0005665835,0.0021279894],"category_scores_gemma":[0.0020797728,0.00041318274,0.000839274,0.00030884793,0.0005105559,0.00070939556,0.0006110234,0.0012133747,0.0004904208],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022748045,0.000023795545,0.00020458252,0.00003754852,0.000012670857,0.000024005561,0.00005393232,0.9753635,0.0041251695,0.007206959,0.00017534303,0.012749606],"study_design_scores_gemma":[0.0000018497782,0.0000061943115,0.000018101595,0.0000013973515,0.0000018299475,0.0000035605726,0.0000024464064,0.9975829,0.0008204213,0.0013030346,0.0002568148,0.0000015072503],"about_ca_topic_score_codex":0.007460658,"about_ca_topic_score_gemma":0.0080755055,"teacher_disagreement_score":0.007460658,"about_ca_system_score_codex":0.0008565456,"about_ca_system_score_gemma":0.0010466429,"threshold_uncertainty_score":0.014834464},"labels":[],"label_agreement":null},{"id":"W2289344546","doi":"10.1109/tvlsi.2015.2437999","title":"Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Arithmetic underflow; Adder; Computer science; Operand; Parallel computing; Floating point; Fast Fourier transform; Butterfly; Arithmetic; Multiplier (economics); Computer hardware; Algorithm; Mathematics; Latency (audio); Telecommunications","score_opus":0.030153833998448953,"score_gpt":0.2853131006588002,"score_spread":0.25515926666035127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2289344546","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11196218,0.0038964648,0.8416751,0.00039826124,0.00055834115,0.00019740796,0.00036412946,0.0045355754,0.036412604],"genre_scores_gemma":[0.5615161,0.0020103734,0.41969198,0.00034514233,0.00020712067,0.000111256326,0.000683728,0.000094295225,0.015339992],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998739,0.000011106985,0.0000113521555,0.000027576174,0.00005716396,0.000018890789],"domain_scores_gemma":[0.99988675,0.000019955092,0.000013115658,0.000019266507,0.000053279444,0.0000076249185],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011497239,0.00040844554,0.00027278013,0.000606649,0.00032674868,0.0005666551,0.0008130749,0.00038437961,0.0034313058],"category_scores_gemma":[0.00027692487,0.00015388693,0.0002819061,0.00071660074,0.0002397344,0.0007160068,0.00022833224,0.0003902912,0.0010995514],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039859096,0.00008127204,0.0009309106,0.00050160557,0.00006824513,0.0007759963,0.00015502975,0.019694189,0.37460357,0.05631969,0.008915082,0.53755575],"study_design_scores_gemma":[0.0001551158,0.0017836038,0.0027915563,0.00017231696,0.00021424219,0.0036362861,0.00012176723,0.3527919,0.45028076,0.016192386,0.17171852,0.00014162193],"about_ca_topic_score_codex":0.0011457049,"about_ca_topic_score_gemma":0.0019099086,"teacher_disagreement_score":0.0034313058,"about_ca_system_score_codex":0.0004074492,"about_ca_system_score_gemma":0.00053362467,"threshold_uncertainty_score":0.011478901},"labels":[],"label_agreement":null},{"id":"W2310435968","doi":"10.1109/tvlsi.2015.2454448","title":"A Stagger-Tuned Transimpedance Amplifier","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Alberta Innovates - Technology Futures; CMC Microsystems","keywords":"Transimpedance amplifier; CMOS; Photodiode; Bandwidth (computing); Amplifier; Capacitance; Electrical engineering; Passband; Electronic engineering; Physics; Optoelectronics; Computer science; Differential amplifier; Engineering; Telecommunications; Band-pass filter","score_opus":0.02713819530257117,"score_gpt":0.23402927979400834,"score_spread":0.20689108449143717,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2310435968","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07557758,0.0008120327,0.90873146,0.00024719787,0.00026931186,0.00027450625,0.00021475818,0.0036555992,0.010217691],"genre_scores_gemma":[0.62849706,0.00041248175,0.3608119,0.0002897871,0.00014185066,0.00013854659,0.0001774302,0.00011042969,0.009420619],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996705,0.000024561556,0.000019584571,0.0000944741,0.00014535175,0.000045502802],"domain_scores_gemma":[0.999778,0.00003084204,0.000041527048,0.00003227856,0.00009349076,0.000023959588],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022294842,0.0003811329,0.00039247834,0.00053703575,0.0002629343,0.00055393873,0.001178521,0.00058899407,0.0021636854],"category_scores_gemma":[0.00040746765,0.00030603498,0.00031615375,0.00039038833,0.00022944306,0.0007299783,0.00028745006,0.00059125933,0.0015099297],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007703947,0.000026945057,0.00024734347,0.00007012597,0.000018994211,0.00011833234,0.00004623261,0.00073929154,0.9526916,0.0021641857,0.00086899655,0.042930905],"study_design_scores_gemma":[0.000053483534,0.0010276283,0.0020021773,0.000027263153,0.00012335108,0.0023419715,0.000036309557,0.04775121,0.90982044,0.0009319865,0.035812095,0.00007211679],"about_ca_topic_score_codex":0.00035006195,"about_ca_topic_score_gemma":0.0008620766,"teacher_disagreement_score":0.0021636854,"about_ca_system_score_codex":0.00047913758,"about_ca_system_score_gemma":0.00042404135,"threshold_uncertainty_score":0.0072382092},"labels":[],"label_agreement":null},{"id":"W2319292801","doi":"10.1109/tvlsi.2016.2535313","title":"Stochastic Circuit Design and Performance Evaluation of Vector Quantization for Different Error Measures","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; University of Alberta","keywords":"Binary number; Computer science; Algorithm; Stochastic computing; Scalability; Vector quantization; Data compression; Norm (philosophy); Integrated circuit design; Mathematics; Computation; Arithmetic","score_opus":0.07401531795369443,"score_gpt":0.29079755000126484,"score_spread":0.2167822320475704,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2319292801","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4975295,0.0013834696,0.4865025,0.00068541267,0.00024301228,0.0002914582,0.00043378424,0.0022050957,0.010725741],"genre_scores_gemma":[0.9187408,0.00021217875,0.07909997,0.000088150664,0.000026481186,0.00009553428,0.00017143902,0.000051274594,0.0015140944],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99911624,0.00015677701,0.00006884798,0.00012904848,0.00044930243,0.000079829944],"domain_scores_gemma":[0.99869686,0.00040006178,0.00021024983,0.00014808522,0.0005181548,0.000026607575],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006271875,0.00036272404,0.00025485596,0.00046850066,0.00023824985,0.0005664782,0.0008966919,0.00039710294,0.0018786544],"category_scores_gemma":[0.0023390495,0.000131441,0.00019463582,0.00057881203,0.0002468532,0.0007500016,0.00021777874,0.00027414478,0.0002335931],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00080609234,0.0002810456,0.0040757405,0.0007664058,0.00017250389,0.00026431214,0.00022133574,0.24754333,0.4591897,0.03366287,0.004497047,0.2485197],"study_design_scores_gemma":[0.00010657956,0.0019970466,0.0022724366,0.000049303773,0.0000800502,0.00035953248,0.00006424968,0.6335067,0.34916008,0.0028976456,0.009447763,0.000058594476],"about_ca_topic_score_codex":0.001489506,"about_ca_topic_score_gemma":0.001906406,"teacher_disagreement_score":0.0018786544,"about_ca_system_score_codex":0.00100264,"about_ca_system_score_gemma":0.0006763045,"threshold_uncertainty_score":0.0072746873},"labels":[],"label_agreement":null},{"id":"W2338434056","doi":"10.1109/tvlsi.2015.2474706","title":"Racetrack Memory-Based Nonvolatile Storage Elements for Multicontext FPGAs","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Non-volatile memory; Field-programmable gate array; Computer science; Embedded system; Parallel computing; Very-large-scale integration; Semiconductor memory; Non-volatile random-access memory; Computer hardware; Memory refresh; Computer architecture; Computer memory","score_opus":0.03265050515637805,"score_gpt":0.2663978201855771,"score_spread":0.23374731502919907,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2338434056","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60550785,0.006130602,0.365266,0.00047011705,0.0004256159,0.000086163964,0.00045480067,0.0031163725,0.018542422],"genre_scores_gemma":[0.95395833,0.00066954305,0.039938167,0.00014468259,0.000037394035,0.000041590218,0.00015836584,0.000035427132,0.0050164224],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999943,0.0000070661486,0.0000065286154,0.0000126278765,0.000020779284,0.000010002246],"domain_scores_gemma":[0.9998728,0.000032330052,0.00002327323,0.000033061882,0.000032000058,0.0000066007574],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008181159,0.00016987597,0.00013523563,0.00022453237,0.00016064642,0.00033135884,0.00068115944,0.00014560897,0.0028332905],"category_scores_gemma":[0.00018805599,0.00007754113,0.0001488277,0.00030199176,0.00012365985,0.00075629697,0.00025287678,0.00020027604,0.00027192791],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00076094747,0.00012617421,0.0050698323,0.0005960517,0.0001117071,0.0009868394,0.00028481806,0.0360731,0.41411692,0.03015314,0.008808724,0.50291175],"study_design_scores_gemma":[0.0001243602,0.0015213236,0.005416312,0.00011522814,0.00018585684,0.0020467672,0.00020235594,0.26875657,0.6364129,0.008993074,0.07613177,0.000093428316],"about_ca_topic_score_codex":0.00038122176,"about_ca_topic_score_gemma":0.0008821154,"teacher_disagreement_score":0.0028332905,"about_ca_system_score_codex":0.00020211498,"about_ca_system_score_gemma":0.00022687674,"threshold_uncertainty_score":0.009478271},"labels":[],"label_agreement":null},{"id":"W2339095024","doi":"10.1109/tvlsi.2015.2488624","title":"A 60-GHz Dual-Mode Distributed Active Transformer Power Amplifier in 65-nm CMOS","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Cascode; Amplifier; CMOS; Electrical engineering; Power-added efficiency; Power bandwidth; Transformer; RF power amplifier; Power gain; Electronic engineering; Materials science; Topology (electrical circuits); Engineering; Voltage","score_opus":0.01860138114553394,"score_gpt":0.24231070638004484,"score_spread":0.2237093252345109,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2339095024","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39915594,0.0018673943,0.5465684,0.0011678624,0.00037824438,0.00024023216,0.0003066498,0.0033075886,0.047007702],"genre_scores_gemma":[0.88458014,0.0005931179,0.1050845,0.00017930698,0.00007131102,0.000053653202,0.000120542776,0.000066277506,0.009251093],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973685,0.000016046464,0.0000127057165,0.00007432445,0.00012007427,0.00003983738],"domain_scores_gemma":[0.9999194,0.000010340374,0.000019821535,0.000008609905,0.000025240866,0.000016526421],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000111965164,0.00031309394,0.0002551691,0.00022095811,0.00020166973,0.00048553632,0.000653311,0.00037042156,0.0017574657],"category_scores_gemma":[0.00021318371,0.0002675866,0.00024056075,0.00022764989,0.00018064445,0.00067905424,0.00035319725,0.0003996952,0.0011543949],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000081913204,0.00004845695,0.0005654377,0.00008471562,0.000020767131,0.00024005768,0.000091625996,0.0010967263,0.96391153,0.0044495063,0.00092275394,0.028486408],"study_design_scores_gemma":[0.00013112031,0.0011223467,0.0025314712,0.00004617599,0.00012611858,0.002486715,0.0001169679,0.055184793,0.8772983,0.00210295,0.05880485,0.00004812825],"about_ca_topic_score_codex":0.0007037799,"about_ca_topic_score_gemma":0.0012045612,"teacher_disagreement_score":0.0017574657,"about_ca_system_score_codex":0.00032629078,"about_ca_system_score_gemma":0.00030733115,"threshold_uncertainty_score":0.0058793426},"labels":[],"label_agreement":null},{"id":"W2343277027","doi":"10.1109/tvlsi.2015.2506607","title":"A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; PLL multibit; Electronic engineering; Frequency synthesizer; Phase noise; Jitter; Noise (video); CMOS; Voltage-controlled oscillator; Computer science; Frequency divider; Control theory (sociology); Engineering; Voltage; Electrical engineering","score_opus":0.05035271244800427,"score_gpt":0.27563580603777105,"score_spread":0.22528309358976678,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2343277027","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00255403,0.00015739867,0.99438393,0.00003478469,0.000029623563,0.0001337226,0.000035234116,0.0006919366,0.001979287],"genre_scores_gemma":[0.17495741,0.0006909051,0.818278,0.00023362665,0.00006861396,0.0005377609,0.00015606066,0.0003651308,0.0047124694],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99901307,0.000190248,0.000065187414,0.00018644732,0.00047071656,0.00007434661],"domain_scores_gemma":[0.9995048,0.00016292837,0.00007416037,0.00012584438,0.00011924972,0.000012996963],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007104784,0.0011396832,0.0005634825,0.00061047333,0.0005485268,0.0012784019,0.0013378641,0.00058865757,0.0027576238],"category_scores_gemma":[0.0012040995,0.00071009964,0.001228683,0.00026274286,0.000654488,0.001046811,0.0007912823,0.0014548391,0.0012144875],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012781251,0.00013246364,0.0010369844,0.0010340342,0.0001951134,0.0007541385,0.00056904386,0.4283087,0.22854775,0.08810497,0.0022838693,0.24890514],"study_design_scores_gemma":[0.00007065106,0.0007721068,0.00047049645,0.00017210314,0.0002747406,0.0008487387,0.000068940106,0.7720897,0.13980974,0.027008865,0.058341917,0.000072089475],"about_ca_topic_score_codex":0.0013136825,"about_ca_topic_score_gemma":0.0018133905,"teacher_disagreement_score":0.0027576238,"about_ca_system_score_codex":0.00062895,"about_ca_system_score_gemma":0.0011082259,"threshold_uncertainty_score":0.009225249},"labels":[],"label_agreement":null},{"id":"W2344622367","doi":"10.1109/tvlsi.2015.2496312","title":"A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Clock skew; Skew; Computer science; Electronic engineering; Network topology; Synchronization (alternating current); Clock domain crossing; Compensation (psychology); CMOS; Static timing analysis; Topology (electrical circuits); Clock signal; Detector; Synchronous circuit; Engineering; Electrical engineering; Telecommunications","score_opus":0.016652803934136966,"score_gpt":0.2273678569011584,"score_spread":0.21071505296702145,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2344622367","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40152186,0.0010744319,0.58842564,0.00025570986,0.00017049226,0.00009635532,0.0002023582,0.0023273402,0.0059257876],"genre_scores_gemma":[0.9020152,0.00017500581,0.09588534,0.000104592276,0.000039429724,0.000026761336,0.00009749463,0.00003040449,0.001625763],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998996,0.000014603434,0.000008502485,0.000024603763,0.000039082533,0.000013580946],"domain_scores_gemma":[0.99988663,0.000013382683,0.000032959582,0.000024488834,0.00003145037,0.000010987296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000109322136,0.00022312431,0.00013822126,0.00028848843,0.0002948039,0.0002820717,0.00055143255,0.0002484041,0.00064839143],"category_scores_gemma":[0.0002362696,0.0001293936,0.00014944957,0.0002931251,0.00013837476,0.00037816644,0.00019896105,0.00019953973,0.00021250994],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024095342,0.000055631466,0.0016477999,0.00010820983,0.00003337301,0.00019465941,0.000117528114,0.025837386,0.83956575,0.007082241,0.0015581733,0.12355828],"study_design_scores_gemma":[0.000068305504,0.0014070113,0.0046698423,0.00003512168,0.00009058135,0.0010411412,0.000056104596,0.4036432,0.56587476,0.0028100538,0.020223664,0.00008012193],"about_ca_topic_score_codex":0.0009288166,"about_ca_topic_score_gemma":0.0023632993,"teacher_disagreement_score":0.0009288166,"about_ca_system_score_codex":0.00040168565,"about_ca_system_score_gemma":0.00039657066,"threshold_uncertainty_score":0.0029144883},"labels":[],"label_agreement":null},{"id":"W2354420835","doi":"10.1109/tvlsi.2016.2558105","title":"5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs; Alberta Innovates - Technology Futures; CMC Microsystems; University of Calgary","keywords":"Effective number of bits; Flash ADC; CMOS; Dynamic range; Successive approximation ADC; Comparator; Electronic engineering; Nyquist frequency; Spurious-free dynamic range; Nyquist rate; Analog-to-digital converter; Calibration; Oversampling; Computer science; Voltage; Electrical engineering; Physics; Sampling (signal processing); Engineering; Detector; Bandwidth (computing); Telecommunications","score_opus":0.00800949869732335,"score_gpt":0.21994192100989726,"score_spread":0.21193242231257392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2354420835","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14109918,0.0052439417,0.8101647,0.00056997436,0.0006569236,0.0002728463,0.00040530023,0.0049919696,0.03659515],"genre_scores_gemma":[0.69650626,0.0013416964,0.2874372,0.0004028883,0.000117400145,0.0000651587,0.0003515315,0.000086348016,0.013691514],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995691,0.000045813467,0.000040260984,0.00007099668,0.00022090516,0.000052901833],"domain_scores_gemma":[0.99974614,0.000057601374,0.00003965796,0.00003248208,0.0001034329,0.000020631356],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000363688,0.00031644112,0.00024677857,0.0005050195,0.00029571343,0.00070395134,0.0007856558,0.0004379579,0.0045053293],"category_scores_gemma":[0.00075231836,0.0001426477,0.00018237947,0.0004492452,0.00018286897,0.0010229961,0.0003251406,0.00048093518,0.0014218491],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00053414307,0.00012021091,0.0018815711,0.0006059131,0.000054304768,0.00048479313,0.00022079848,0.0050518895,0.6274474,0.019733675,0.0040563527,0.33980894],"study_design_scores_gemma":[0.00012760471,0.0016083398,0.003164014,0.00023724213,0.0001602923,0.002542312,0.00012865117,0.08233067,0.8005599,0.0033110697,0.10574597,0.000084016596],"about_ca_topic_score_codex":0.00081624324,"about_ca_topic_score_gemma":0.0022050112,"teacher_disagreement_score":0.0045053293,"about_ca_system_score_codex":0.000433491,"about_ca_system_score_gemma":0.00053951744,"threshold_uncertainty_score":0.015071869},"labels":[],"label_agreement":null},{"id":"W2480990550","doi":"10.1109/tvlsi.2016.2585980","title":"Low-Power Design for a Digit-Serial Polynomial Basis Finite Field Multiplier Using Factoring Technique","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Application-specific integrated circuit; Multiplier (economics); Finite field; CMOS; Adder; Factoring; Computer science; Arithmetic; Integrated circuit design; Standard cell; Mathematics; Algorithm; Computer hardware; Embedded system; Integrated circuit; Electronic engineering; Engineering; Discrete mathematics","score_opus":0.026242531316206776,"score_gpt":0.2524753020851617,"score_spread":0.22623277076895495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2480990550","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1390028,0.0010350526,0.84313065,0.00037893883,0.00018471068,0.00024046833,0.00018033122,0.0018799764,0.013967128],"genre_scores_gemma":[0.60121375,0.0006857437,0.3893261,0.000249525,0.00009878721,0.00013843001,0.00023176795,0.00008436256,0.007971554],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998627,0.000022142578,0.000013982927,0.000039187158,0.00004296411,0.000019103067],"domain_scores_gemma":[0.99984205,0.00003598974,0.00004029172,0.000017692002,0.000056281668,0.000007687471],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014133706,0.0006000544,0.0002745167,0.00035120582,0.00043357676,0.00043680426,0.0006434114,0.00030680856,0.003378765],"category_scores_gemma":[0.00032047057,0.00018650616,0.00036475257,0.0005211177,0.00017562194,0.000586381,0.00015222769,0.00030884967,0.0007404488],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056560425,0.00014426919,0.0013475515,0.0006608227,0.0001361764,0.00062439253,0.0002605986,0.018662393,0.6240727,0.017940868,0.004894008,0.33069065],"study_design_scores_gemma":[0.0003903263,0.0041519045,0.0024826934,0.00014412726,0.00046085287,0.004522496,0.00017803113,0.27881762,0.6260631,0.00815747,0.074513435,0.00011792709],"about_ca_topic_score_codex":0.0005980985,"about_ca_topic_score_gemma":0.0015353989,"teacher_disagreement_score":0.003378765,"about_ca_system_score_codex":0.0004274038,"about_ca_system_score_gemma":0.00055201753,"threshold_uncertainty_score":0.011303127},"labels":[],"label_agreement":null},{"id":"W2559852827","doi":"10.1109/tvlsi.2016.2615306","title":"An Analog CVNS-Based Sigmoid Neuron for Precise Neurochips","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Sigmoid function; Computer science; Artificial neural network; Electronic engineering; Artificial intelligence; Engineering","score_opus":0.01574964619561676,"score_gpt":0.2281289421108876,"score_spread":0.21237929591527085,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2559852827","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1115716,0.0014065367,0.8627282,0.00040676843,0.00045471525,0.00010715443,0.00023812168,0.001776229,0.021310775],"genre_scores_gemma":[0.83984184,0.00047339257,0.14905415,0.00020125054,0.000035954556,0.000055965258,0.0001108166,0.000040516345,0.010186192],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982977,0.000022373431,0.000014618632,0.00003526417,0.00007769849,0.000020214637],"domain_scores_gemma":[0.9998504,0.00002317557,0.000014041968,0.00002395159,0.00007797467,0.000010388575],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017715631,0.00020169994,0.0001836357,0.00019131397,0.0002407,0.00055955997,0.00095177634,0.0003800528,0.002327676],"category_scores_gemma":[0.00038776657,0.00012679893,0.00017288794,0.00027988976,0.00025689474,0.00057797355,0.00035308988,0.0003190025,0.00068634376],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000507574,0.00009130996,0.002080934,0.0007065627,0.00010298182,0.0004406604,0.00023454588,0.09781918,0.41753355,0.055835858,0.005814746,0.4188321],"study_design_scores_gemma":[0.00004806712,0.0006189556,0.0021996242,0.00013603394,0.00010266853,0.0010218233,0.00010305827,0.658352,0.2631661,0.010089705,0.064099416,0.00006253692],"about_ca_topic_score_codex":0.0012752855,"about_ca_topic_score_gemma":0.002398939,"teacher_disagreement_score":0.002327676,"about_ca_system_score_codex":0.00051918015,"about_ca_system_score_gemma":0.00046020653,"threshold_uncertainty_score":0.00778687},"labels":[],"label_agreement":null},{"id":"W2578985517","doi":"10.1109/tvlsi.2016.2643639","title":"Design of Power and Area Efficient Approximate Multipliers","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":393,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Multiplier (economics); Approximation error; Lagrange multiplier; Approximation algorithm; Approximation theory; Computer science; Mathematics; Stochastic computing; Mathematical optimization; Algorithm; Arithmetic; Computation","score_opus":0.01452232133591159,"score_gpt":0.21688368699606833,"score_spread":0.20236136566015675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2578985517","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040107872,0.00066734594,0.9550762,0.00009280356,0.000045423618,0.00007662521,0.000054940992,0.00033867796,0.0035400656],"genre_scores_gemma":[0.5453699,0.0006768301,0.44970948,0.00009391458,0.00004560909,0.00015102063,0.00010810677,0.000034096553,0.0038109894],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997346,0.000048299386,0.00002024296,0.000040366347,0.00012745477,0.000029056495],"domain_scores_gemma":[0.9997073,0.00006353028,0.00006492562,0.000045696564,0.00010732464,0.000011106394],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002920275,0.00044301676,0.00037954046,0.00032336434,0.0002719419,0.0007044641,0.00080491847,0.0003485634,0.0015524551],"category_scores_gemma":[0.0009305944,0.0002633975,0.00024795995,0.00043544293,0.00020832875,0.00073317066,0.00031148916,0.0003897833,0.00038540375],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044194385,0.000088623674,0.0017998092,0.00039562737,0.00014274534,0.00029641026,0.00017773255,0.37192014,0.19571856,0.0649531,0.0033842628,0.3606811],"study_design_scores_gemma":[0.0000435269,0.00039633227,0.0004827655,0.000031784733,0.000055200075,0.0004543027,0.00003589184,0.9311937,0.045819797,0.0072670695,0.014199981,0.000019595795],"about_ca_topic_score_codex":0.00043272096,"about_ca_topic_score_gemma":0.0009342426,"teacher_disagreement_score":0.0015524551,"about_ca_system_score_codex":0.00039392355,"about_ca_system_score_gemma":0.00066420896,"threshold_uncertainty_score":0.0051935315},"labels":[],"label_agreement":null},{"id":"W2582073004","doi":"10.1109/tvlsi.2016.2646479","title":"Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Multiplier (economics); Computer science; Finite field; Representation (politics); Field (mathematics); Redundancy (engineering); Algorithm; Arithmetic; Artificial intelligence; Theoretical computer science; Discrete mathematics; Mathematics; Pure mathematics","score_opus":0.06259422336551854,"score_gpt":0.3119121623034176,"score_spread":0.24931793893789908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2582073004","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2976191,0.0008671548,0.56250536,0.00093622395,0.00050290365,0.00019614666,0.00045193546,0.0015614987,0.13535964],"genre_scores_gemma":[0.7656752,0.0004790469,0.18338244,0.0002890067,0.0002634125,0.0001629289,0.0005596627,0.0002228013,0.0489655],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99977857,0.00004738209,0.0000151608165,0.000039225284,0.00007129071,0.00004841967],"domain_scores_gemma":[0.9997917,0.00006228976,0.000035384466,0.000047830552,0.000042123447,0.00002077485],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033019585,0.0006113814,0.00035386323,0.0007286012,0.00063188514,0.0009750187,0.00041263012,0.00042324656,0.012378862],"category_scores_gemma":[0.00081667036,0.0001411784,0.00050828,0.0005317164,0.000502655,0.0009392858,0.0005655505,0.00068497506,0.0022377232],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00079275947,0.0002035396,0.00089876144,0.00027693636,0.000045446028,0.000999396,0.00030910148,0.016609209,0.048844833,0.730393,0.013063066,0.187564],"study_design_scores_gemma":[0.00030803285,0.0012514528,0.0015399066,0.00016859166,0.000111186746,0.0028143045,0.00022973311,0.19134803,0.10369136,0.60746396,0.09093078,0.00014270711],"about_ca_topic_score_codex":0.00035702664,"about_ca_topic_score_gemma":0.0006157436,"teacher_disagreement_score":0.012378862,"about_ca_system_score_codex":0.0005900065,"about_ca_system_score_gemma":0.000592079,"threshold_uncertainty_score":0.04141146},"labels":[],"label_agreement":null},{"id":"W2588522141","doi":"10.1109/tvlsi.2017.2661754","title":"Preweighted Linearized VCO Analog-to-Digital Converter","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; Electronic engineering; Resistor; Engineering; Linearization; Voltage; Control theory (sociology); Digital-to-analog converter; Integral nonlinearity; Topology (electrical circuits); Converters; Total harmonic distortion; Nonlinear system; Electrical engineering; Computer science; Physics","score_opus":0.014574727669021044,"score_gpt":0.22661444023738395,"score_spread":0.2120397125683629,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2588522141","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06032812,0.00051671645,0.92024463,0.00025130087,0.00012868765,0.00015826555,0.00013992123,0.003231596,0.015000803],"genre_scores_gemma":[0.76404315,0.00045522372,0.21495575,0.00030107854,0.000095100106,0.00013646935,0.0002486013,0.00018829716,0.01957631],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99970156,0.00003254109,0.00001237213,0.0000701185,0.00015701898,0.000026229569],"domain_scores_gemma":[0.99974245,0.000056497935,0.000030319568,0.00004899221,0.000113963324,0.000007873268],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012753716,0.00044165648,0.00022182548,0.00034781318,0.00032053166,0.00059568003,0.00072770944,0.0003824027,0.005295858],"category_scores_gemma":[0.00055662554,0.00022858295,0.00020258401,0.00029466537,0.00021015744,0.0006881639,0.0003883283,0.0006874094,0.0017947844],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015734015,0.00005791147,0.00043870384,0.00019639726,0.000037234993,0.00013208922,0.00015882301,0.011148596,0.8026301,0.007798726,0.0015493415,0.17569467],"study_design_scores_gemma":[0.00002716806,0.0005223885,0.0014020877,0.000055439603,0.000057674733,0.00095268607,0.00007437659,0.19706517,0.7652097,0.0028211277,0.031749118,0.00006316926],"about_ca_topic_score_codex":0.00076588575,"about_ca_topic_score_gemma":0.0016537643,"teacher_disagreement_score":0.005295858,"about_ca_system_score_codex":0.0004303345,"about_ca_system_score_gemma":0.00036783598,"threshold_uncertainty_score":0.017716348},"labels":[],"label_agreement":null},{"id":"W2589051953","doi":"10.1109/tvlsi.2017.2658564","title":"Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Illinois at Urbana-Champaign","keywords":"Emulation; Assertion; Computer science; Hardware emulation; Crash; Embedded system; FLOPS; Computer engineering; Computer architecture; Parallel computing; Programming language; Field-programmable gate array","score_opus":0.05255866105912986,"score_gpt":0.3211719297732881,"score_spread":0.26861326871415825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2589051953","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013393529,0.0002056626,0.9339742,0.000091624745,0.00007481239,0.0006751196,0.0008149732,0.048410382,0.0023596103],"genre_scores_gemma":[0.32322836,0.00037278575,0.66042745,0.0002618388,0.00008094797,0.002129642,0.004576008,0.0060514705,0.002871493],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99354196,0.0027791148,0.0007718847,0.00077046966,0.0016406962,0.00049582386],"domain_scores_gemma":[0.97836417,0.008988604,0.0022052,0.006849062,0.003194685,0.00039817236],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.007612725,0.0021393236,0.0009405862,0.0019431657,0.0004435832,0.0014151791,0.0034559616,0.0011289862,0.014044844],"category_scores_gemma":[0.022936027,0.0010219086,0.0011625473,0.0006695776,0.0009510874,0.0026853264,0.0024592434,0.0019005627,0.0040663145],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0026020876,0.002032003,0.012823345,0.0031755439,0.00056213024,0.0012935662,0.0010257397,0.15361883,0.32737818,0.051691294,0.021915955,0.42188132],"study_design_scores_gemma":[0.00037738422,0.0015695331,0.0031066327,0.00034182865,0.0002272693,0.00065692345,0.00012695038,0.6307221,0.31110778,0.011459605,0.04017071,0.00013323891],"about_ca_topic_score_codex":0.0010973074,"about_ca_topic_score_gemma":0.0010899953,"teacher_disagreement_score":0.014044844,"about_ca_system_score_codex":0.0012144163,"about_ca_system_score_gemma":0.0023533213,"threshold_uncertainty_score":0.046984732},"labels":[],"label_agreement":null},{"id":"W2612563535","doi":"10.1109/tvlsi.2017.2691409","title":"Leveraging Unused Resources for Energy Optimization of FPGA Interconnect","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Dynamic demand; Equal-cost multi-path routing; Interconnection; Routing (electronic design automation); Static routing; Electronic engineering; Computer network; Engineering; Power (physics); Routing protocol; Physics","score_opus":0.017562840011441167,"score_gpt":0.23286284547607924,"score_spread":0.21530000546463807,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2612563535","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.65032625,0.0033726105,0.32642627,0.00041372934,0.00010222132,0.00003459044,0.00014583551,0.0010640781,0.018114282],"genre_scores_gemma":[0.9723263,0.00042308363,0.025024092,0.00005577,0.000015807753,0.000015140402,0.000055038683,0.00007892029,0.0020058216],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998634,0.000021286203,0.0000107759915,0.000022169854,0.000044006254,0.000038392896],"domain_scores_gemma":[0.99977237,0.00006783939,0.00005962811,0.00005290497,0.000036494315,0.00001086696],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015611523,0.00050596654,0.00018298844,0.00047014697,0.00023219749,0.00075390004,0.0007215219,0.00019722263,0.0017888781],"category_scores_gemma":[0.00043092665,0.00017524858,0.0001738706,0.00041956131,0.00027037578,0.0012421263,0.00036997985,0.00021664525,0.00027015468],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004143478,0.00013708849,0.003789541,0.00032556712,0.00009740936,0.0004775406,0.00013980817,0.33934963,0.43555942,0.022097671,0.0017048441,0.19590718],"study_design_scores_gemma":[0.000054347693,0.0009165482,0.002865079,0.00005994111,0.00012786876,0.0004502382,0.00012712984,0.6882332,0.2851474,0.007236232,0.014728814,0.00005315961],"about_ca_topic_score_codex":0.00053178304,"about_ca_topic_score_gemma":0.0027282422,"teacher_disagreement_score":0.0017888781,"about_ca_system_score_codex":0.00046349454,"about_ca_system_score_gemma":0.00044186664,"threshold_uncertainty_score":0.0059844255},"labels":[],"label_agreement":null},{"id":"W2737902658","doi":"10.1109/tvlsi.2017.2724600","title":"Time-Domain Arithmetic Logic Unit With Built-In Interconnect","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Arithmetic logic unit; CMOS; Computation; Encoder; Electronic engineering; Time domain; Logic gate; Computer hardware; Algorithm; Engineering","score_opus":0.017321915736508257,"score_gpt":0.25169936120525027,"score_spread":0.234377445468742,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2737902658","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26274514,0.0027525525,0.6634754,0.00065700285,0.0006248024,0.00037116837,0.0004806749,0.012702067,0.05619122],"genre_scores_gemma":[0.7598067,0.00047235694,0.22421816,0.00028234275,0.00014493497,0.00011829856,0.00039245212,0.00014565827,0.014419049],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998054,0.00002168988,0.000017877375,0.000044550176,0.000071134185,0.00003933932],"domain_scores_gemma":[0.99985397,0.000024958375,0.000030444882,0.0000331318,0.000044219552,0.000013279245],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010555945,0.00039083257,0.0002809935,0.0004294745,0.00030412027,0.0006424209,0.0011980862,0.00040492322,0.0045341034],"category_scores_gemma":[0.000292245,0.00018449372,0.0002027388,0.0005052155,0.00016293593,0.0009093774,0.00037591366,0.0004047424,0.0014569924],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00064983167,0.00028411238,0.002572947,0.00086693856,0.00010221888,0.00091682654,0.00023247754,0.017115299,0.53826857,0.043143153,0.009932852,0.3859148],"study_design_scores_gemma":[0.0001339676,0.0020377254,0.0021169097,0.000113918126,0.00024699842,0.002572553,0.00009880658,0.23705785,0.6086584,0.0053807115,0.14147681,0.00010538237],"about_ca_topic_score_codex":0.00049024925,"about_ca_topic_score_gemma":0.0010722685,"teacher_disagreement_score":0.0045341034,"about_ca_system_score_codex":0.00044793863,"about_ca_system_score_gemma":0.0006716243,"threshold_uncertainty_score":0.015168071},"labels":[],"label_agreement":null},{"id":"W2742200817","doi":"10.1109/tvlsi.2017.2720623","title":"From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; x86; Embedded system; Multi-core processor; Software; POSIX Threads; High-level synthesis; Computer architecture; Computer hardware; Operating system; Thread (computing)","score_opus":0.0489006843009377,"score_gpt":0.29644199272075317,"score_spread":0.24754130841981548,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2742200817","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013285566,0.0008957804,0.9634489,0.00017036535,0.00013123748,0.00012351605,0.00011082713,0.00864137,0.013192477],"genre_scores_gemma":[0.16318703,0.00082746556,0.8245373,0.0002496163,0.000056211444,0.000214536,0.00037630778,0.0015770941,0.008974519],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99953055,0.00008856936,0.000035379675,0.000074753065,0.00020274211,0.0000680114],"domain_scores_gemma":[0.9997907,0.000085791646,0.000019148018,0.000044785178,0.0000434053,0.000016156602],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005270736,0.00053576217,0.00033013007,0.00045431656,0.0003131047,0.0010739767,0.0007319043,0.0004342708,0.00671345],"category_scores_gemma":[0.001108444,0.0004674325,0.00060475897,0.00032088693,0.0006538719,0.0007408628,0.00078368146,0.000974995,0.0018093367],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036259418,0.00016088101,0.0013169948,0.00089964084,0.00008549362,0.0007052166,0.0006867461,0.20404893,0.08308661,0.1759133,0.0149233285,0.51781034],"study_design_scores_gemma":[0.0002357559,0.00039012925,0.0006858847,0.00033279962,0.00007146601,0.00043245763,0.00014056056,0.55437744,0.10775288,0.14276241,0.19272332,0.0000948526],"about_ca_topic_score_codex":0.0016426657,"about_ca_topic_score_gemma":0.0025556157,"teacher_disagreement_score":0.00671345,"about_ca_system_score_codex":0.0005894349,"about_ca_system_score_gemma":0.00085526437,"threshold_uncertainty_score":0.022458732},"labels":[],"label_agreement":null},{"id":"W2772463964","doi":"10.1109/tvlsi.2017.2773481","title":"Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Photolithography Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Retargeting; Process variation; Computer science; Process (computing); Variation (astronomy); Integrated circuit layout; Electronic engineering; Computer architecture; Integrated circuit; Artificial intelligence; Engineering","score_opus":0.009305856783995705,"score_gpt":0.2504256027312181,"score_spread":0.2411197459472224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2772463964","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08071448,0.0006008292,0.9066894,0.00010914316,0.0001360091,0.000118740616,0.00008190528,0.0058413,0.005708215],"genre_scores_gemma":[0.60600704,0.00022426932,0.3879336,0.00022075023,0.000051144707,0.00006996215,0.00015623975,0.00050563156,0.004831278],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99960583,0.000025511088,0.000015926305,0.000095139294,0.00021712173,0.000040426406],"domain_scores_gemma":[0.9994324,0.0001020829,0.00010411556,0.0002478244,0.00009800528,0.000015503818],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015475703,0.00046430976,0.00027071213,0.00048504508,0.000242561,0.00048307254,0.0011643809,0.0003254579,0.0017326782],"category_scores_gemma":[0.0007881709,0.00019523152,0.00026536814,0.00043990123,0.00036099486,0.0005607701,0.000721592,0.0004648363,0.00037985793],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001209183,0.00006680902,0.00093429117,0.00026536238,0.00004481617,0.00042119273,0.00020948955,0.03637857,0.61784196,0.004933312,0.0019382146,0.33684516],"study_design_scores_gemma":[0.00004231661,0.00047318087,0.002744408,0.000023428363,0.000081266444,0.0014439916,0.000062688756,0.2554342,0.7088836,0.0026412595,0.028108664,0.00006098632],"about_ca_topic_score_codex":0.0009806813,"about_ca_topic_score_gemma":0.001714072,"teacher_disagreement_score":0.0017326782,"about_ca_system_score_codex":0.00044729392,"about_ca_system_score_gemma":0.00040441653,"threshold_uncertainty_score":0.005796373},"labels":[],"label_agreement":null},{"id":"W2791338777","doi":"10.1109/tvlsi.2017.2788882","title":"Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; National Science Foundation","keywords":"Ring oscillator; Spur; Phase-locked loop; dBc; CMOS; Voltage-controlled oscillator; Electrical engineering; Electronic engineering; Control theory (sociology); Engineering; Voltage; Phase noise; Computer science","score_opus":0.010639745173302207,"score_gpt":0.24000237530315538,"score_spread":0.22936263012985317,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2791338777","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.075998425,0.00095673924,0.9157563,0.00017001001,0.0001154482,0.00005086835,0.00004382697,0.0015991043,0.0053093187],"genre_scores_gemma":[0.7818683,0.0005609354,0.21082075,0.00022260501,0.00013089107,0.000046322475,0.00010716426,0.00019008086,0.0060529914],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99961615,0.000049462968,0.000017568544,0.00007263052,0.00021409358,0.000030066025],"domain_scores_gemma":[0.99972564,0.00008596837,0.0000679038,0.000038460235,0.00007220749,0.000009706564],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029126895,0.00043906693,0.0002510264,0.00034710678,0.00029597883,0.0004936786,0.00081465964,0.00030119182,0.0017223271],"category_scores_gemma":[0.00053727766,0.0001897704,0.00024346187,0.00027872127,0.0002854409,0.000495961,0.00030047508,0.00042686128,0.00042027666],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021089504,0.00003849107,0.0005912476,0.00019564274,0.00003076054,0.00020127527,0.0001544057,0.0041163447,0.82429,0.0071106832,0.00088102184,0.16217928],"study_design_scores_gemma":[0.00005738732,0.0006160911,0.0008965052,0.000032882683,0.00006487839,0.0007740569,0.000028464541,0.06800606,0.90680575,0.0013179174,0.021362228,0.000037720827],"about_ca_topic_score_codex":0.00036024078,"about_ca_topic_score_gemma":0.001111603,"teacher_disagreement_score":0.0017223271,"about_ca_system_score_codex":0.00040010843,"about_ca_system_score_gemma":0.00029267135,"threshold_uncertainty_score":0.005761802},"labels":[],"label_agreement":null},{"id":"W2793149949","doi":"10.1109/tvlsi.2018.2794445","title":"Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Neuroscience and Neural Engineering","field":"Neuroscience","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Fonds Québécois de la Recherche sur la Nature et les Technologies; CMC Microsystems","keywords":"Microelectrode; Multielectrode array; Channel (broadcasting); Electrical engineering; Electrical impedance; Computer science; Biomedical engineering; Materials science; Topology (electrical circuits); Physics; Electrode; Engineering","score_opus":0.03708551855367894,"score_gpt":0.2847868358480832,"score_spread":0.24770131729440423,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2793149949","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13331227,0.0012703921,0.8591204,0.00025156772,0.00012804371,0.00012366577,0.00015129523,0.0014010583,0.004241382],"genre_scores_gemma":[0.40376475,0.00063015043,0.588348,0.0002420351,0.000083452665,0.00015926227,0.00014705716,0.00016888154,0.0064563598],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997123,0.000030627165,0.000017047983,0.00008439336,0.00013209107,0.000023599676],"domain_scores_gemma":[0.9998103,0.000047342768,0.000044508735,0.000027901695,0.000044529414,0.000025488604],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026305066,0.0003389562,0.0002349572,0.00017314647,0.00013525214,0.00038945922,0.0009971177,0.00042103973,0.0011909027],"category_scores_gemma":[0.0003026238,0.00018895179,0.00024242206,0.0001682066,0.00019107333,0.00047544736,0.00059894274,0.00035849423,0.0006006194],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000058574817,0.00003215125,0.0002867857,0.00012257117,0.000017364935,0.000075622665,0.00005665464,0.0013252409,0.95141274,0.0017247879,0.00039774884,0.044489834],"study_design_scores_gemma":[0.000041978656,0.00072934263,0.0024535398,0.000023399427,0.000051384348,0.00090193265,0.000024895333,0.032792788,0.93601924,0.00084147736,0.026072482,0.000047614885],"about_ca_topic_score_codex":0.00017084133,"about_ca_topic_score_gemma":0.00042110396,"teacher_disagreement_score":0.0011909027,"about_ca_system_score_codex":0.00022704466,"about_ca_system_score_gemma":0.00026824514,"threshold_uncertainty_score":0.0039839745},"labels":[],"label_agreement":null},{"id":"W2794935685","doi":"10.1109/tvlsi.2018.2812214","title":"Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; China Scholarship Council","keywords":"Stochastic computing; Sobol sequence; Computer science; Parallel computing; Random number generation; Electronic circuit; Algorithm; Efficient energy use; Binary number; Computation; Pseudorandom number generator; Mathematics; Monte Carlo method; Arithmetic; Engineering; Statistics","score_opus":0.04107774159824099,"score_gpt":0.27774488206919096,"score_spread":0.23666714047094997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794935685","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.088640064,0.000608254,0.9017348,0.00022786325,0.00006565886,0.00012406481,0.000074147014,0.0012492755,0.0072758114],"genre_scores_gemma":[0.613987,0.00053669844,0.38155964,0.00017948863,0.00005175922,0.00015612248,0.00014974285,0.000093311006,0.0032862255],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999754,0.00004231464,0.000015827365,0.000041371022,0.00011519009,0.00003125685],"domain_scores_gemma":[0.9996666,0.00011131831,0.000071663206,0.000053245873,0.000082030194,0.000015286349],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025592514,0.00039021848,0.00023925488,0.00042048562,0.00019967866,0.00049852254,0.00063284766,0.00030663953,0.0017620854],"category_scores_gemma":[0.00068416615,0.00018070631,0.00023700805,0.00046071084,0.00029891846,0.0006925549,0.00033155034,0.00042787183,0.00041125002],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033939388,0.00020338024,0.00098704,0.00050399895,0.00007233049,0.00029860882,0.00018119246,0.17881891,0.39843306,0.10990087,0.0030019507,0.3072593],"study_design_scores_gemma":[0.00006771411,0.000664126,0.00046396465,0.00006199507,0.00004557362,0.00034766685,0.000037781603,0.7677568,0.18580087,0.02459698,0.020123577,0.000032798845],"about_ca_topic_score_codex":0.0005265727,"about_ca_topic_score_gemma":0.0011735914,"teacher_disagreement_score":0.0017620854,"about_ca_system_score_codex":0.00041183396,"about_ca_system_score_gemma":0.0006385369,"threshold_uncertainty_score":0.00589478},"labels":[],"label_agreement":null},{"id":"W2795632034","doi":"10.1109/tvlsi.2018.2817177","title":"On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Integrated Circuits and Semiconductor Failure Analysis","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Electronic engineering; Noise (video); Static timing analysis; Noise margin; Voltage droop; Power (physics); Electrical impedance; Intermodulation; Computer science; Engineering; Transistor; Electrical engineering; Voltage; CMOS; Voltage regulator; Physics","score_opus":0.006050575191187877,"score_gpt":0.20434739059831325,"score_spread":0.19829681540712538,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2795632034","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17214938,0.0012709618,0.82208145,0.00014948363,0.000025707812,0.000034427794,0.000040208044,0.00021796212,0.0040303683],"genre_scores_gemma":[0.9702396,0.00046845438,0.028410608,0.00004057401,0.000029705197,0.000017475446,0.000037723752,0.000048306734,0.0007075558],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994629,0.00011696531,0.000015635076,0.000088058965,0.00028169385,0.000034767516],"domain_scores_gemma":[0.99864656,0.00082964776,0.000252321,0.000120499266,0.00013472325,0.000016295551],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043009353,0.00048791544,0.00024451473,0.00040227865,0.00017341843,0.00038012397,0.00039510897,0.000329089,0.0008160139],"category_scores_gemma":[0.002755732,0.00013716616,0.00029063318,0.0003239111,0.0004266184,0.00075716915,0.00026405652,0.00030366195,0.00012627682],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020367122,0.00005725001,0.005858171,0.00028212546,0.00008309135,0.00036268905,0.00014755619,0.6136516,0.2555615,0.021343403,0.0003054879,0.102143444],"study_design_scores_gemma":[0.000003992888,0.00023487488,0.0021565105,0.000014599304,0.00003775647,0.00028519807,0.000017148346,0.93775463,0.05560438,0.002496987,0.0013820005,0.000011854615],"about_ca_topic_score_codex":0.0004167195,"about_ca_topic_score_gemma":0.00053982245,"teacher_disagreement_score":0.0008160139,"about_ca_system_score_codex":0.0004999666,"about_ca_system_score_gemma":0.0002842219,"threshold_uncertainty_score":0.003627479},"labels":[],"label_agreement":null},{"id":"W2796256231","doi":"10.1109/tvlsi.2018.2819896","title":"Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates; China Scholarship Council","keywords":"Triple modular redundancy; Redundancy (engineering); Soft error; Computer science; Modular design; Error detection and correction; Overhead (engineering); Majority rule; Voting; Fault tolerance; Algorithm; Electronic engineering; Engineering; Artificial intelligence; Distributed computing","score_opus":0.011101675673056113,"score_gpt":0.23411145782870624,"score_spread":0.22300978215565012,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2796256231","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16490886,0.000680231,0.8245603,0.00029787148,0.00021868691,0.000115584626,0.00013910107,0.0016219744,0.0074573695],"genre_scores_gemma":[0.94121695,0.00012915382,0.056469053,0.00008830343,0.000034213088,0.00004939274,0.00005940348,0.000029769044,0.0019237462],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998147,0.000021222415,0.0000093813005,0.00004721983,0.000078962956,0.000028446704],"domain_scores_gemma":[0.9997651,0.00003721362,0.000068959336,0.000028279488,0.0000858754,0.000014498317],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001825378,0.0003907927,0.00028467967,0.00036557662,0.00031901774,0.0003623002,0.0010518879,0.0003184349,0.001964451],"category_scores_gemma":[0.00045171715,0.00020275833,0.00024161143,0.00020421948,0.00019454974,0.00046698962,0.000348834,0.00027057691,0.00038596333],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003236592,0.00015177863,0.0007574019,0.00036010024,0.00006793621,0.00029686108,0.00021440604,0.08025364,0.74457246,0.023955364,0.00381536,0.14523107],"study_design_scores_gemma":[0.000092356386,0.0007679682,0.0007210115,0.000041422238,0.00008568509,0.00042658998,0.000029492308,0.8003062,0.18292989,0.0056436653,0.008910545,0.000045063476],"about_ca_topic_score_codex":0.0005480251,"about_ca_topic_score_gemma":0.0014746456,"teacher_disagreement_score":0.001964451,"about_ca_system_score_codex":0.0004837054,"about_ca_system_score_gemma":0.00044943154,"threshold_uncertainty_score":0.00657171},"labels":[],"label_agreement":null},{"id":"W2798000764","doi":"10.1109/tvlsi.2018.2818980","title":"Approximate Sum-of-Products Designs Based on Distributed Arithmetic","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Computer science; Smoothing; Power (physics); Algorithm; Approximation error; Key (lock); Signal-to-noise ratio (imaging); Word error rate; Arithmetic; Mathematics; Artificial intelligence; Telecommunications","score_opus":0.017705654769883755,"score_gpt":0.22327729575938943,"score_spread":0.20557164098950567,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2798000764","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027557008,0.0013521046,0.96124,0.00012789687,0.000119125485,0.00008494375,0.00011441118,0.0009904178,0.008414197],"genre_scores_gemma":[0.57454,0.001289294,0.41764984,0.00017683714,0.00011783488,0.00019202373,0.00023332574,0.0000905824,0.0057102405],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99944264,0.000100176025,0.000041551415,0.00010192071,0.00026925412,0.000044352062],"domain_scores_gemma":[0.99955493,0.00011917339,0.0000616777,0.00012051781,0.00012777698,0.00001595788],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042742584,0.0006713783,0.0006795262,0.0005032466,0.00039287572,0.0011505362,0.0015554071,0.00060237764,0.0029690473],"category_scores_gemma":[0.0011480886,0.00028981277,0.0004666959,0.0007685064,0.00046516984,0.001772989,0.00046535497,0.00070823944,0.0007228016],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00059283903,0.00014080631,0.001095766,0.00073249533,0.00018680366,0.0002608631,0.0002283488,0.3074446,0.090787694,0.17413135,0.006646711,0.4177518],"study_design_scores_gemma":[0.00006027578,0.00069137214,0.00030625722,0.000045980505,0.00012398741,0.0005163699,0.000039016788,0.8985128,0.048231333,0.025633032,0.025799118,0.000040426472],"about_ca_topic_score_codex":0.00074768695,"about_ca_topic_score_gemma":0.0013502763,"teacher_disagreement_score":0.0029690473,"about_ca_system_score_codex":0.0006871707,"about_ca_system_score_gemma":0.0007408031,"threshold_uncertainty_score":0.009932458},"labels":[],"label_agreement":null},{"id":"W2800495166","doi":"10.1109/tvlsi.2018.2828301","title":"Cascade and <i>LC</i> Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Cascade; CMOS; Filter (signal processing); Reduction (mathematics); Computer science; Clock rate; Engineering; Control theory (sociology); Electrical engineering; Mathematics","score_opus":0.013960413531695606,"score_gpt":0.2552663410359217,"score_spread":0.2413059275042261,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2800495166","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07851686,0.00025648426,0.9060381,0.00007429715,0.00006734515,0.00008827408,0.00009918969,0.0014177556,0.013441787],"genre_scores_gemma":[0.7351938,0.0002729844,0.26025084,0.00006190054,0.0000343742,0.00007907766,0.00011556119,0.00010281618,0.0038887549],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998846,0.000021355463,0.000008894169,0.00002560667,0.000040586816,0.000018819479],"domain_scores_gemma":[0.9998486,0.00004582523,0.000039206712,0.000027006039,0.00002798287,0.000011350806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021994689,0.00035115174,0.00017002392,0.00027919735,0.00024043968,0.0005640905,0.00047665174,0.00038692667,0.003378773],"category_scores_gemma":[0.00037713425,0.00014344195,0.00035501496,0.00023435739,0.0002536449,0.00066326355,0.00015168883,0.00030411943,0.0006141265],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023937461,0.00013625984,0.00087992876,0.00030101452,0.00006839034,0.00028237855,0.00025936755,0.038236566,0.7814075,0.08118151,0.0012168973,0.09579084],"study_design_scores_gemma":[0.000087292385,0.0012671653,0.0013546031,0.000049897477,0.00013449675,0.00089589576,0.000059437356,0.37797022,0.5664926,0.018639274,0.032983147,0.00006591243],"about_ca_topic_score_codex":0.0004010914,"about_ca_topic_score_gemma":0.00078341115,"teacher_disagreement_score":0.003378773,"about_ca_system_score_codex":0.00045147026,"about_ca_system_score_gemma":0.00024856947,"threshold_uncertainty_score":0.011303127},"labels":[],"label_agreement":null},{"id":"W2804625592","doi":"10.1109/tvlsi.2018.2832472","title":"A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"National Natural Science Foundation of China","keywords":"Successive approximation ADC; CMOS; Dynamic range; Voltage; Computer science; Electronic engineering; Spurious-free dynamic range; Shaping; Low-power electronics; Figure of merit; Integral nonlinearity; Electrical engineering; Power (physics); Comparator; Physics; Engineering; Converters; Power consumption","score_opus":0.022768291161474014,"score_gpt":0.25429451310454126,"score_spread":0.23152622194306724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2804625592","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20519145,0.0045621754,0.7643785,0.00095306354,0.0006547187,0.0005766351,0.0008634444,0.007786145,0.015033902],"genre_scores_gemma":[0.645261,0.0012244082,0.34284964,0.0005980019,0.00016154714,0.0001623153,0.0005715329,0.00013214664,0.009039425],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99970067,0.000024364112,0.000019987909,0.00006565844,0.00014746714,0.00004190982],"domain_scores_gemma":[0.9997787,0.000042874308,0.00003880222,0.000039573522,0.00007718649,0.000022821505],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002908025,0.00045964448,0.00064113765,0.0005035923,0.00031436092,0.00060152856,0.001571603,0.0006035175,0.0041319816],"category_scores_gemma":[0.00042847975,0.00035293322,0.0003003631,0.0007014681,0.00023279114,0.0013003678,0.0005279532,0.00074778387,0.0016204586],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031453537,0.00010332469,0.00093799183,0.0004826467,0.000037776994,0.00041721654,0.00009339835,0.0011612864,0.85943294,0.0026655488,0.0026250544,0.1317283],"study_design_scores_gemma":[0.00024974544,0.0023149257,0.0028111627,0.00009545746,0.00015109591,0.0047403257,0.00007378801,0.054564077,0.87728125,0.0010396518,0.05653574,0.00014269135],"about_ca_topic_score_codex":0.00042474997,"about_ca_topic_score_gemma":0.0011368992,"teacher_disagreement_score":0.0041319816,"about_ca_system_score_codex":0.00033907575,"about_ca_system_score_gemma":0.0006435835,"threshold_uncertainty_score":0.013822854},"labels":[],"label_agreement":null},{"id":"W2806161090","doi":"10.1109/tvlsi.2018.2834499","title":"Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review","year":2018,"lang":"en","type":"review","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Silicon Carbide Semiconductor Technologies","field":"Engineering","cited_by":120,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Airbus","keywords":"Electronics; Automotive industry; Silicon carbide; Reliability (semiconductor); Engineering physics; Aerospace; Gallium nitride; Materials science; Computer science; Electrical engineering; Systems engineering; Nanotechnology; Engineering; Aerospace engineering; Power (physics)","score_opus":0.02612958261445177,"score_gpt":0.2801043522608521,"score_spread":0.25397476964640037,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2806161090","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00039444328,0.99644154,0.00044228206,0.00012745116,0.00024061563,0.0000099453255,0.000027318614,0.000012454608,0.002303905],"genre_scores_gemma":[0.0014579279,0.9964328,0.00053270784,0.00011308518,0.0001531752,0.000009846918,0.00005061714,0.000002981714,0.0012469195],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99975485,0.00002370878,0.000040641968,0.000047334357,0.00011401876,0.000019418778],"domain_scores_gemma":[0.99955887,0.00020421471,0.00007213062,0.000017574506,0.00012558312,0.000021685235],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004280519,0.0009180812,0.00095701806,0.0024102654,0.000320528,0.0010790876,0.00071452564,0.001015124,0.0042519295],"category_scores_gemma":[0.00068914634,0.00040277827,0.00049703056,0.0027092837,0.00034485056,0.0015842913,0.0005329219,0.0010750296,0.0020692754],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033160202,0.00009498877,0.0003006013,0.023503395,0.000060266695,0.00020530864,0.000101399884,0.0006789632,0.0059695705,0.0043636635,0.020182813,0.9445059],"study_design_scores_gemma":[0.000004796044,0.00010437295,0.0006328671,0.0030208302,0.00010680795,0.00154183,0.00007300603,0.00017230098,0.0021244164,0.0011126624,0.99108374,0.000022268086],"about_ca_topic_score_codex":0.0006940402,"about_ca_topic_score_gemma":0.0011058974,"teacher_disagreement_score":0.0042519295,"about_ca_system_score_codex":0.00028442708,"about_ca_system_score_gemma":0.0008649749,"threshold_uncertainty_score":0.014224112},"labels":[],"label_agreement":null},{"id":"W2807689278","doi":"10.1109/tvlsi.2018.2838044","title":"A Fast, Single-Instruction–Multiple-Data, Scalable Priority Queue","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Distributed systems and fault tolerance","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Scalability; Priority queue; Parallel computing; Queue; Computer network; Operating system","score_opus":0.023785537106581815,"score_gpt":0.2562481678239242,"score_spread":0.23246263071734236,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2807689278","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010240447,0.0008671138,0.9804931,0.00028062207,0.0003605462,0.00023239774,0.00018471568,0.00336755,0.0039735097],"genre_scores_gemma":[0.24977979,0.0006694583,0.7419015,0.0003739045,0.00029960877,0.0002251952,0.00064195466,0.000230012,0.00587848],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990452,0.00011900214,0.00008386656,0.00015981265,0.00047265703,0.00011940514],"domain_scores_gemma":[0.99877816,0.0002718152,0.0001203299,0.00020331377,0.0005191071,0.000107213746],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013359274,0.0005058108,0.0004682263,0.00075672055,0.0006424558,0.0015558982,0.0028876446,0.0005248104,0.004207143],"category_scores_gemma":[0.0022219317,0.0003757657,0.0003970348,0.0007947077,0.0003999241,0.0016147178,0.0007790561,0.0010063943,0.0013632729],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012720617,0.00045505512,0.0024051478,0.0008029938,0.00013585016,0.00037160394,0.00028410627,0.065146975,0.1354244,0.119107805,0.02862988,0.6459641],"study_design_scores_gemma":[0.00069979735,0.0012885816,0.000651526,0.000065033404,0.00016114,0.00048396637,0.00006186628,0.83206064,0.061698537,0.019630918,0.08308652,0.00011152606],"about_ca_topic_score_codex":0.0032415402,"about_ca_topic_score_gemma":0.004199617,"teacher_disagreement_score":0.004207143,"about_ca_system_score_codex":0.0010549768,"about_ca_system_score_gemma":0.0031791332,"threshold_uncertainty_score":0.014074266},"labels":[],"label_agreement":null},{"id":"W2808261674","doi":"10.1109/tvlsi.2018.2839698","title":"Electromigration- and Parasitic-Aware ILP-Based Analog Router","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Copper Interconnects and Reliability","field":"Materials Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Parasitic extraction; Routing (electronic design automation); Computer science; Electromigration; Router; Integer programming; Interconnection; Electronic engineering; Electronic circuit; Sensitivity (control systems); Radio frequency; Analogue electronics; Computer engineering; Algorithm; Electrical engineering; Engineering; Computer network; Telecommunications","score_opus":0.010740142439606673,"score_gpt":0.2511543537369035,"score_spread":0.24041421129729681,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2808261674","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018545853,0.00014330898,0.9757506,0.000078782105,0.000023580711,0.000031560918,0.00003072807,0.0006975359,0.0046980833],"genre_scores_gemma":[0.5859373,0.00017956065,0.40875185,0.00014760243,0.000029925772,0.00008936947,0.000110131674,0.00011991138,0.0046344534],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997651,0.000050932944,0.000011508688,0.00005077881,0.00009088459,0.000030707342],"domain_scores_gemma":[0.9998047,0.000057804013,0.00004164793,0.0000346726,0.00005021032,0.000011110558],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000261519,0.0005661748,0.00040290694,0.00039619466,0.00025194063,0.00054251374,0.0011640842,0.00037218168,0.0020925615],"category_scores_gemma":[0.0004191993,0.00025391346,0.0003911285,0.00031191265,0.00026361807,0.00057495956,0.0005319308,0.00039069567,0.00035995585],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008476738,0.000073562245,0.00054120977,0.00015059025,0.000041844647,0.00014319434,0.000054249776,0.8286712,0.0493244,0.008968308,0.0019263632,0.110020354],"study_design_scores_gemma":[0.0000070745746,0.0000419498,0.000060883758,0.0000038598982,0.00001471459,0.000038900627,0.0000061503733,0.9922671,0.0056235404,0.0010228124,0.0009081323,0.000004898788],"about_ca_topic_score_codex":0.000805271,"about_ca_topic_score_gemma":0.0015143321,"teacher_disagreement_score":0.0020925615,"about_ca_system_score_codex":0.0004982128,"about_ca_system_score_gemma":0.0005374766,"threshold_uncertainty_score":0.007000327},"labels":[],"label_agreement":null},{"id":"W2808558511","doi":"10.1109/tvlsi.2018.2838591","title":"A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Decoding methods; Low-density parity-check code; Clock rate; CMOS; Chip; Node (physics); Scalability; Parallel computing; Computer hardware; Algorithm; Electronic engineering; Physics; Engineering; Telecommunications","score_opus":0.016555530266814143,"score_gpt":0.2663288758883945,"score_spread":0.24977334562158035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2808558511","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3481652,0.000942477,0.6319873,0.00031081165,0.00011012459,0.00022954977,0.00047665896,0.0044619585,0.013315905],"genre_scores_gemma":[0.58568317,0.00041396404,0.4054638,0.00008984144,0.00003138055,0.000088862434,0.00037916793,0.0000937408,0.0077560954],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985766,0.000013506716,0.000007087992,0.000034212477,0.00006825898,0.000019246629],"domain_scores_gemma":[0.99989295,0.00002464808,0.000016510388,0.000017347036,0.000039806568,0.000008677377],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011609368,0.0002149978,0.00020840862,0.00021758466,0.00022625524,0.00031042963,0.0006124787,0.0002652045,0.0009406839],"category_scores_gemma":[0.00025459635,0.00014670829,0.00014253524,0.00018790847,0.00015055822,0.00031754147,0.00015101011,0.00028419154,0.0004335817],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002219187,0.0000955794,0.0013322402,0.00024253312,0.00004005502,0.000360399,0.00015987224,0.03461466,0.81899184,0.00795027,0.0022512944,0.13373938],"study_design_scores_gemma":[0.000091793096,0.00055493263,0.0014279863,0.000023374369,0.000059543963,0.0005761545,0.00003294595,0.29202133,0.6794923,0.00081936136,0.024862822,0.00003748141],"about_ca_topic_score_codex":0.0032050142,"about_ca_topic_score_gemma":0.007384253,"teacher_disagreement_score":0.0032050142,"about_ca_system_score_codex":0.00056291645,"about_ca_system_score_gemma":0.0009079908,"threshold_uncertainty_score":0.00637269},"labels":[],"label_agreement":null},{"id":"W2809145887","doi":"10.1109/tvlsi.2018.2839709","title":"A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates - Technology Futures","keywords":"Phase shift module; Inductor; Varicap; Transmission line; Insertion loss; Transformer; CMOS; Return loss; Electrical engineering; Materials science; Optoelectronics; Electric power transmission; Electronic engineering; Engineering; Capacitance; Physics; Voltage; Electrode","score_opus":0.01991659639761929,"score_gpt":0.2609058176102396,"score_spread":0.24098922121262034,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2809145887","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49214554,0.0034200833,0.4769284,0.0007223229,0.0005381614,0.00021731369,0.00024058609,0.0023257616,0.023461763],"genre_scores_gemma":[0.7871141,0.0009852939,0.20364694,0.00028982453,0.0001082929,0.00005770539,0.00016177846,0.00009113908,0.0075449096],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997558,0.000023275394,0.000017143322,0.00006926188,0.00009201006,0.000042533273],"domain_scores_gemma":[0.9998934,0.000020477293,0.000034159708,0.000013542979,0.000026576297,0.000011806788],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020589468,0.00024780515,0.00022232793,0.0002378479,0.0002056263,0.00046283496,0.0005238129,0.00039577528,0.0008627754],"category_scores_gemma":[0.0002492936,0.00015985355,0.00029303934,0.00028089224,0.0002155109,0.0006555382,0.00024935257,0.0002986937,0.00059480156],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000083818035,0.000027205217,0.00046948093,0.00010047388,0.000015027787,0.00016874836,0.000082069084,0.0008729534,0.96333593,0.0048677525,0.000555433,0.029421138],"study_design_scores_gemma":[0.00011200935,0.0007810402,0.0015374725,0.000033159256,0.000102294944,0.00176301,0.00005779587,0.01991001,0.91883683,0.00091845554,0.05590288,0.000044935296],"about_ca_topic_score_codex":0.00050470483,"about_ca_topic_score_gemma":0.000894793,"teacher_disagreement_score":0.0008627754,"about_ca_system_score_codex":0.00030932736,"about_ca_system_score_gemma":0.00033139237,"threshold_uncertainty_score":0.0028862953},"labels":[],"label_agreement":null},{"id":"W2809625918","doi":"10.1109/tvlsi.2018.2844728","title":"Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Cascode; Electrical engineering; Capacitor; Topology (electrical circuits); Capacitance; Common-mode rejection ratio; Algorithm; Physics; Computer science; Electronic engineering; CMOS; Voltage; Engineering; Transistor; Amplifier; Operational amplifier; Electrode; Quantum mechanics","score_opus":0.01494981974580727,"score_gpt":0.2352814107249283,"score_spread":0.22033159097912103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2809625918","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15708224,0.0010735111,0.80889034,0.00050119124,0.00028730015,0.00021838932,0.00032287638,0.004725647,0.02689843],"genre_scores_gemma":[0.8353916,0.00072493806,0.15003496,0.00027394044,0.00014834967,0.00009831261,0.00027356006,0.00028720978,0.012767095],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99976283,0.000029971576,0.000021344982,0.000049543218,0.0001176008,0.00001867953],"domain_scores_gemma":[0.9997168,0.0000596182,0.000051275532,0.0000747896,0.00008245488,0.000015071701],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024574337,0.00036879844,0.00023871395,0.00029102134,0.00024411618,0.0007309602,0.0006698661,0.0004284561,0.003389052],"category_scores_gemma":[0.0006157133,0.00017637326,0.00023968755,0.00051060016,0.00015666145,0.00091125,0.0004167123,0.0005384365,0.0017482325],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017869337,0.000083529034,0.00087437435,0.00025754087,0.00004691474,0.00033956385,0.00028998315,0.004171349,0.847951,0.028851414,0.0027156728,0.11424001],"study_design_scores_gemma":[0.0000676513,0.00093390816,0.0020079636,0.00012207712,0.00008849332,0.0017527011,0.00008809235,0.09877225,0.8051987,0.009795791,0.08109236,0.0000799001],"about_ca_topic_score_codex":0.0001722165,"about_ca_topic_score_gemma":0.0005955393,"teacher_disagreement_score":0.003389052,"about_ca_system_score_codex":0.00031530674,"about_ca_system_score_gemma":0.00026726408,"threshold_uncertainty_score":0.011337519},"labels":[],"label_agreement":null},{"id":"W2883155983","doi":"10.1109/tvlsi.2018.2850806","title":"A 100-MS/s–5-GS/s, 13–5-bit Nyquist-Rate Reconfigurable Time-Domain ADC","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Flash ADC; Nyquist rate; CMOS; Nyquist–Shannon sampling theorem; Linearity; Effective number of bits; Successive approximation ADC; Reconfigurability; Nyquist frequency; Sampling (signal processing); Computer science; Electronic engineering; 4-bit; Comparator; Detector; Electrical engineering; Bandwidth (computing); Voltage; Engineering; Telecommunications","score_opus":0.011001770766829915,"score_gpt":0.22852805799767406,"score_spread":0.21752628723084413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2883155983","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16772516,0.0044914484,0.74767697,0.0007990986,0.0010249343,0.00047715675,0.0015579943,0.012494343,0.06375295],"genre_scores_gemma":[0.61070913,0.0012637505,0.36267552,0.0004939123,0.000214373,0.000105988525,0.0009922958,0.00024211504,0.023302888],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975795,0.000016799882,0.000015595991,0.00006207222,0.00012060404,0.000026957174],"domain_scores_gemma":[0.99981266,0.000030155823,0.000027665941,0.000040405168,0.00006246263,0.000026665568],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023233102,0.00026145467,0.00027612524,0.0005622531,0.00031260896,0.0005939397,0.00090672466,0.0004837326,0.0033059039],"category_scores_gemma":[0.00043228437,0.00015426539,0.00013577689,0.0005716395,0.00017583878,0.00069995894,0.00030679305,0.00038688665,0.0019041155],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040766445,0.00011307335,0.001093671,0.00026878182,0.00003034115,0.0006858533,0.00013225098,0.0044286326,0.6080168,0.008247448,0.008810648,0.36776492],"study_design_scores_gemma":[0.00008431905,0.0004593794,0.0027647058,0.000073035684,0.000077196404,0.004043169,0.00006124158,0.07280819,0.7630331,0.0016362651,0.1548388,0.00012052842],"about_ca_topic_score_codex":0.0005399429,"about_ca_topic_score_gemma":0.0013029551,"teacher_disagreement_score":0.0033059039,"about_ca_system_score_codex":0.00031873406,"about_ca_system_score_gemma":0.00036739127,"threshold_uncertainty_score":0.011059403},"labels":[],"label_agreement":null},{"id":"W2887945679","doi":"10.1109/tvlsi.2018.2851958","title":"Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Domino logic; Multiplier (economics); Very-large-scale integration; Finite field; CMOS; Critical path method; Computer science; Elliptic curve cryptography; Parallel computing; Arithmetic; Electronic engineering; Logic gate; Logic synthesis; Mathematics; Logic family; Algorithm; Embedded system; Engineering; Discrete mathematics; Encryption","score_opus":0.020182279273917348,"score_gpt":0.2865310725754582,"score_spread":0.2663487933015408,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2887945679","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33229944,0.0007686634,0.6498561,0.00028961193,0.0001886263,0.0001690118,0.00013343387,0.0022306952,0.014064445],"genre_scores_gemma":[0.7667611,0.00031842096,0.22704105,0.00010008119,0.000042387994,0.00006010105,0.00017046445,0.00004085774,0.0054655923],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99989796,0.000018013963,0.000008557665,0.000021670136,0.000031968284,0.000021871363],"domain_scores_gemma":[0.9998784,0.00003269187,0.00001847126,0.000018102786,0.000042680793,0.000009654249],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013362615,0.0003140012,0.00021787864,0.00037884354,0.00032491903,0.00044958343,0.0006013145,0.00021676962,0.0024159176],"category_scores_gemma":[0.00026237013,0.00012234211,0.0001843005,0.0003366412,0.00019937371,0.0006495991,0.00018213931,0.00021158576,0.0004828502],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005335944,0.00018735399,0.0011113858,0.00029018594,0.000067108216,0.00067731703,0.00023554561,0.029350564,0.58025074,0.031413656,0.0026997675,0.3531828],"study_design_scores_gemma":[0.00025369675,0.0021942263,0.0015041397,0.00006542346,0.00012990327,0.0017223123,0.00015211003,0.51639843,0.42197797,0.015505878,0.04002162,0.000074418465],"about_ca_topic_score_codex":0.0007180725,"about_ca_topic_score_gemma":0.0022306396,"teacher_disagreement_score":0.0024159176,"about_ca_system_score_codex":0.00035677294,"about_ca_system_score_gemma":0.0005660211,"threshold_uncertainty_score":0.008082092},"labels":[],"label_agreement":null},{"id":"W2892608340","doi":"10.1109/tvlsi.2018.2867215","title":"An All-Digital Time-Domain Smart Temperature Sensor With a Cost-Efficient Curvature Correction","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Sensor Technology and Measurement Systems","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Ministry of Science and Technology, Taiwan; Mitacs","keywords":"Curvature; Field-programmable gate array; Interpolation (computer graphics); Computer science; Linearity; Electronic engineering; Algorithm; Computer hardware; Mathematics; Engineering; Artificial intelligence","score_opus":0.01172953583441974,"score_gpt":0.23292048599691328,"score_spread":0.22119095016249354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2892608340","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1390143,0.0009982331,0.8485864,0.0005668315,0.00049680733,0.00019922075,0.00027046804,0.00371762,0.0061501465],"genre_scores_gemma":[0.6342665,0.0004328577,0.35966012,0.00036763333,0.000100011326,0.00006733847,0.00018304703,0.00010437856,0.0048181904],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994708,0.000043021555,0.000029495082,0.00011841894,0.0003084484,0.000029843532],"domain_scores_gemma":[0.99968874,0.000044524764,0.00005734053,0.000061666426,0.00012598163,0.000021775242],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002552706,0.00039778205,0.00042921279,0.00042547556,0.00020288132,0.00046853302,0.0011634302,0.0004563614,0.0012111524],"category_scores_gemma":[0.00056036934,0.0002912359,0.0003228459,0.0005384134,0.00031472227,0.0010709547,0.00052434916,0.0005833702,0.00043028794],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003381244,0.00006666241,0.002253619,0.00034950933,0.00003907432,0.00027092706,0.00013012916,0.0053681666,0.8102885,0.0057951044,0.0023279176,0.1727723],"study_design_scores_gemma":[0.00008831698,0.0007619962,0.0038292657,0.00002812628,0.000118266515,0.0021170154,0.000047978563,0.15526386,0.8067624,0.00091009645,0.029959315,0.00011337788],"about_ca_topic_score_codex":0.00060159963,"about_ca_topic_score_gemma":0.0013523755,"teacher_disagreement_score":0.0012111524,"about_ca_system_score_codex":0.00046113066,"about_ca_system_score_gemma":0.0004953501,"threshold_uncertainty_score":0.004051745},"labels":[],"label_agreement":null},{"id":"W2900500071","doi":"10.1109/tvlsi.2018.2877438","title":"Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":62,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"National Science Foundation","keywords":"Field-programmable gate array; Physical unclonable function; Computer science; Key generation; Embedded system; Overhead (engineering); Key (lock); Encryption; Virtex; Computer hardware; Cryptography; Advanced Encryption Standard; Algorithm; Computer network","score_opus":0.02984465471118834,"score_gpt":0.2623921777810458,"score_spread":0.23254752306985746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2900500071","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45605925,0.0008580113,0.5264222,0.00037779834,0.00019672955,0.00022635443,0.00028536486,0.0043288595,0.011245364],"genre_scores_gemma":[0.95958024,0.00011583159,0.03872597,0.0000790744,0.0000095616215,0.000041531417,0.000047071713,0.000044663953,0.0013561588],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995821,0.000097059245,0.00002690759,0.00006804294,0.00014427402,0.00008152407],"domain_scores_gemma":[0.99943894,0.0001435948,0.000114695984,0.00022384712,0.00006236424,0.000016537017],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036081544,0.00033829454,0.00026564684,0.00036511844,0.0002617011,0.00047412518,0.000839236,0.00037452078,0.002270488],"category_scores_gemma":[0.0008111065,0.00015045833,0.000167793,0.00025330414,0.00048366113,0.0010052621,0.00042914075,0.00039611122,0.0004892953],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008155713,0.00018275458,0.005418128,0.00043000694,0.000114940915,0.0011014115,0.0002241983,0.10671122,0.6203029,0.033745185,0.0035703368,0.22738333],"study_design_scores_gemma":[0.00008088795,0.0009976281,0.0028181127,0.000039260718,0.000046671525,0.001323455,0.00007182416,0.22193573,0.7544953,0.005267165,0.012863172,0.000060736846],"about_ca_topic_score_codex":0.0002256518,"about_ca_topic_score_gemma":0.00048688965,"teacher_disagreement_score":0.002270488,"about_ca_system_score_codex":0.00041675146,"about_ca_system_score_gemma":0.0003207172,"threshold_uncertainty_score":0.007595539},"labels":[],"label_agreement":null},{"id":"W2901666864","doi":"10.1109/tvlsi.2018.2877107","title":"Power Scheduling With Active &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$RC$ &lt;/tex-math&gt; &lt;/inline-formula&gt; Power Grids","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage; Engineering; Power gating; Chip; Electronic engineering; Voltage drop; Electrical engineering; Computer science; Transistor","score_opus":0.00797039183236096,"score_gpt":0.21791207842553348,"score_spread":0.20994168659317253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2901666864","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011523529,0.00027219436,0.9666521,0.00017665281,0.00012673228,0.00015328772,0.00068354356,0.0049735922,0.015438381],"genre_scores_gemma":[0.4006181,0.00032757068,0.57760674,0.00029456476,0.00012834846,0.00039307715,0.0015958446,0.0026830097,0.016352711],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99962413,0.000074445175,0.000021535578,0.000084767664,0.00012369658,0.000071417686],"domain_scores_gemma":[0.99935585,0.00026790606,0.00006379878,0.00014905616,0.00012655286,0.00003683271],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056228234,0.000890788,0.00052232965,0.00042870778,0.00042870714,0.0014582332,0.0013737051,0.0005626351,0.02832183],"category_scores_gemma":[0.0018040369,0.00035817246,0.0005904411,0.00054726173,0.0005488981,0.0011154137,0.00089900347,0.000919251,0.004140634],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047472783,0.00027217425,0.0010451106,0.0005718829,0.00005105869,0.00029117696,0.00023114598,0.59596914,0.018664261,0.10472178,0.028852608,0.248855],"study_design_scores_gemma":[0.00007161838,0.000070661175,0.0001067643,0.000040741477,0.00001394693,0.0000442998,0.000021828564,0.9332705,0.007817676,0.038919333,0.01960897,0.000013522948],"about_ca_topic_score_codex":0.0029859745,"about_ca_topic_score_gemma":0.004929768,"teacher_disagreement_score":0.02832183,"about_ca_system_score_codex":0.00083709636,"about_ca_system_score_gemma":0.001186332,"threshold_uncertainty_score":0.09474599},"labels":[],"label_agreement":null},{"id":"W2905247075","doi":"10.1109/tvlsi.2018.2883710","title":"EA-Based LDE-Aware Fast Analog Layout Retargeting With Device Abstraction","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Computer science; Retargeting; Abstraction; Transistor; Integrated circuit layout; Physical design; Electronic engineering; Analogue electronics; Electronic circuit; Standard cell; Circuit extraction; Integrated circuit; Circuit design; Embedded system; Voltage; Engineering; Electrical engineering; Artificial intelligence; Equivalent circuit","score_opus":0.015578315665680069,"score_gpt":0.23573671463725088,"score_spread":0.2201583989715708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2905247075","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08529423,0.0003601264,0.9086448,0.00006345546,0.000036561618,0.00006251912,0.000049303875,0.0020241565,0.0034648762],"genre_scores_gemma":[0.67672354,0.00013746484,0.31954312,0.00009707936,0.000014967409,0.00008307859,0.00012683168,0.00023504558,0.003038815],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998004,0.0000354977,0.000010078354,0.000046781908,0.000071389084,0.000035797988],"domain_scores_gemma":[0.9997023,0.000093969764,0.000045204117,0.00010150636,0.00004633678,0.000010664424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020376124,0.00061834883,0.0003683364,0.00042214192,0.00021319225,0.00032920166,0.0007746104,0.00030961118,0.0014119678],"category_scores_gemma":[0.0006324668,0.00017628382,0.00043608033,0.00033074565,0.0002630637,0.0004529365,0.0006022436,0.00041831666,0.00021990808],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010282602,0.00009214989,0.0012357389,0.00017674337,0.000077656616,0.00023703353,0.00015323547,0.44183534,0.322169,0.0061075636,0.0010036561,0.2268091],"study_design_scores_gemma":[0.000026064776,0.00019865674,0.000815839,0.000009027551,0.00005493849,0.00022547494,0.000029120292,0.9137614,0.07662529,0.0033090261,0.00492772,0.000017487335],"about_ca_topic_score_codex":0.0007186216,"about_ca_topic_score_gemma":0.0013267178,"teacher_disagreement_score":0.0014119678,"about_ca_system_score_codex":0.0003107876,"about_ca_system_score_gemma":0.00035422828,"threshold_uncertainty_score":0.004723549},"labels":[],"label_agreement":null},{"id":"W2909442293","doi":"10.1109/tvlsi.2018.2888589","title":"Thermal-Aware Design Method for Laser Group Control in Nanophotonic Interconnects","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Agence Nationale de la Recherche","keywords":"Laser; Nanophotonics; Lasing threshold; Optoelectronics; Computer science; Interconnection; Bandwidth (computing); Semiconductor laser theory; Key (lock); Electronic engineering; Materials science; Temperature control; Wavelength; Optics; Telecommunications; Physics; Engineering; Mechanical engineering","score_opus":0.010427991092176377,"score_gpt":0.2332266928607532,"score_spread":0.22279870176857683,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2909442293","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006394312,0.00020212342,0.9905462,0.000050358387,0.000038545993,0.00004349154,0.000013205126,0.000201379,0.0025103919],"genre_scores_gemma":[0.41359398,0.00047439913,0.5803972,0.00012506556,0.00006684701,0.00039440018,0.0000737829,0.00011337687,0.004760897],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997167,0.0000512074,0.000021419834,0.000062090505,0.00011810112,0.000030420128],"domain_scores_gemma":[0.99983764,0.00003483599,0.00003226282,0.000028687758,0.00005792026,0.00000861772],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035879682,0.00044975083,0.0003639511,0.00036667273,0.00036246912,0.0005421064,0.0008028808,0.00039035262,0.0014163575],"category_scores_gemma":[0.00039928543,0.00023928772,0.00041171603,0.00026556026,0.00039367838,0.00046862548,0.00045754746,0.00050885766,0.00030237203],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010465725,0.00015642746,0.00049108994,0.0003879077,0.00008347784,0.00027149366,0.0003384992,0.37613216,0.27412888,0.15212055,0.0028377932,0.19294702],"study_design_scores_gemma":[0.000029221068,0.00019899452,0.00015100249,0.000021567705,0.000039375354,0.00010908577,0.000027475584,0.9443785,0.028427085,0.015506478,0.011090686,0.000020553589],"about_ca_topic_score_codex":0.0005902073,"about_ca_topic_score_gemma":0.0009952296,"teacher_disagreement_score":0.0014163575,"about_ca_system_score_codex":0.00051163696,"about_ca_system_score_gemma":0.00048516112,"threshold_uncertainty_score":0.004738152},"labels":[],"label_agreement":null},{"id":"W2914744205","doi":"10.1109/tvlsi.2019.2894104","title":"Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Synchronization (alternating current); Clock synchronization; Computer science; Electronic engineering; Propagation delay; Embedded system; Electrical engineering; Engineering; Topology (electrical circuits)","score_opus":0.0061850912738138746,"score_gpt":0.22031280464984265,"score_spread":0.2141277133760288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2914744205","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12866825,0.0005393676,0.865782,0.000094199924,0.000059697286,0.0000674089,0.000052579824,0.0019675565,0.0027688642],"genre_scores_gemma":[0.73628044,0.0001977357,0.26147187,0.0000986811,0.0000342297,0.000051477367,0.00008274054,0.00008181637,0.0017009929],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982774,0.000025827014,0.000014801732,0.00003991379,0.00007190884,0.000019813007],"domain_scores_gemma":[0.9997038,0.00006665485,0.00011407842,0.00005250954,0.00005075246,0.00001213669],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019866739,0.0003720206,0.00012814949,0.00034853845,0.00023307784,0.00034166372,0.0005324492,0.00021214633,0.00096716284],"category_scores_gemma":[0.0006416044,0.00014195811,0.00011323762,0.00024537978,0.00017334089,0.00036902333,0.0002413529,0.00033216062,0.0002014904],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021350093,0.000051282503,0.0019562363,0.00012285408,0.000025974188,0.000111985755,0.00013904525,0.031138396,0.7481028,0.011422112,0.0008186067,0.20589729],"study_design_scores_gemma":[0.00003865601,0.0006090565,0.0019624836,0.000026726282,0.00004520475,0.00043637698,0.000034454333,0.3031374,0.67303395,0.0024753888,0.01816443,0.000035866495],"about_ca_topic_score_codex":0.00049441255,"about_ca_topic_score_gemma":0.0016111004,"teacher_disagreement_score":0.00096716284,"about_ca_system_score_codex":0.00044103342,"about_ca_system_score_gemma":0.00038956339,"threshold_uncertainty_score":0.003235519},"labels":[],"label_agreement":null},{"id":"W2924877344","doi":"10.1109/tvlsi.2019.2902503","title":"Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Optical Network Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada; Concordia University; CMC Microsystems","keywords":"Control reconfiguration; Computer science; Electronic engineering; Clock signal; Digital clock manager; Clock gating; Clock rate; CMOS; Computer hardware; Clock skew; Embedded system; Engineering; Jitter","score_opus":0.011328860441596585,"score_gpt":0.2220316398889251,"score_spread":0.21070277944732851,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2924877344","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6297847,0.00060215424,0.35946387,0.00016673353,0.00015057791,0.00009543596,0.00009774352,0.0027527267,0.0068860375],"genre_scores_gemma":[0.9440218,0.00010876405,0.05239978,0.000060824146,0.000066308196,0.000029746292,0.00007846197,0.00007650608,0.003157925],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997402,0.00004396786,0.000012966395,0.00007164463,0.00008977727,0.000041462874],"domain_scores_gemma":[0.9996227,0.000072760646,0.000116923904,0.00008038952,0.00008207878,0.000025155286],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023405971,0.0003584891,0.00020696248,0.00036245046,0.0002805486,0.00047737625,0.0007134376,0.0003561788,0.0011883803],"category_scores_gemma":[0.00043989872,0.00020671732,0.00020643213,0.00021577405,0.00022784856,0.00056237506,0.00024902233,0.00033565462,0.00046986606],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032675188,0.00012326291,0.0013078105,0.00009476807,0.000028691795,0.00025239284,0.0001398215,0.011108848,0.9200396,0.003966836,0.00058699097,0.062024284],"study_design_scores_gemma":[0.000077843804,0.0009658778,0.0019420978,0.00001438951,0.00007365901,0.0007125805,0.00003917739,0.14441599,0.83972967,0.0013991236,0.010587898,0.00004157121],"about_ca_topic_score_codex":0.00030624281,"about_ca_topic_score_gemma":0.0005894113,"teacher_disagreement_score":0.0011883803,"about_ca_system_score_codex":0.00031474626,"about_ca_system_score_gemma":0.0002797481,"threshold_uncertainty_score":0.0039755106},"labels":[],"label_agreement":null},{"id":"W2940466158","doi":"10.1109/tvlsi.2019.2908964","title":"Hardware Trojan Detection Using Reconfigurable Assertion Checkers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Hardware Trojan; Trojan; Assertion; Embedded system; Computer science; Microcontroller; System on a chip; Computer hardware; Computer security; Programming language","score_opus":0.015715703198478002,"score_gpt":0.23303832921595596,"score_spread":0.21732262601747795,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2940466158","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12265032,0.0008280797,0.85945064,0.00014742759,0.00022306592,0.000291925,0.00016737818,0.012530651,0.0037104758],"genre_scores_gemma":[0.812547,0.00028134306,0.18479088,0.00016629648,0.00005740725,0.00010207759,0.00022121698,0.00023561182,0.0015980706],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99788755,0.0004747773,0.00023625817,0.00042258872,0.0007250089,0.00025381584],"domain_scores_gemma":[0.99339586,0.00262342,0.0013542952,0.0014674262,0.0010382653,0.000120707016],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015717834,0.0008181339,0.00045983618,0.0016310068,0.00034213637,0.0009893898,0.0016250808,0.0005153322,0.002039903],"category_scores_gemma":[0.0054759183,0.0003919364,0.0007782376,0.00045238723,0.0007700044,0.001452127,0.00064730755,0.0007229428,0.00048305737],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016704266,0.00042717325,0.014924939,0.0013563852,0.00043306852,0.0025242278,0.0005214491,0.1276147,0.3046216,0.04250511,0.004969426,0.49843156],"study_design_scores_gemma":[0.00018242658,0.001144734,0.00239126,0.00017652883,0.00036513616,0.0013497418,0.00008608655,0.6799968,0.29312465,0.0074532796,0.013604613,0.00012476389],"about_ca_topic_score_codex":0.0013386045,"about_ca_topic_score_gemma":0.0022611378,"teacher_disagreement_score":0.002039903,"about_ca_system_score_codex":0.00039798007,"about_ca_system_score_gemma":0.0011198049,"threshold_uncertainty_score":0.008312523},"labels":[],"label_agreement":null},{"id":"W2940984015","doi":"10.1109/tvlsi.2019.2907549","title":"A Parametric DFT Scheme for STT-MRAMs","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Photolithography Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Parametric statistics; Process variation; Electronic engineering; Computer science; Semiconductor device modeling; Electronic circuit; Wafer; Process (computing); Engineering; Electrical engineering; Mathematics","score_opus":0.010198175963451501,"score_gpt":0.2467556082062493,"score_spread":0.23655743224279782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2940984015","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07564773,0.00013715861,0.9178122,0.0001513053,0.00003758705,0.00007982071,0.00016744554,0.0010777327,0.004889066],"genre_scores_gemma":[0.8423321,0.00006810686,0.15532565,0.000060075905,0.000012925021,0.00009637657,0.00013415252,0.000064416825,0.0019061237],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997973,0.000033553453,0.000012080856,0.00003546115,0.00009913026,0.000022481034],"domain_scores_gemma":[0.9996798,0.00009648489,0.000039539886,0.00010680178,0.00006678879,0.000010627918],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022847249,0.00030074248,0.00017952439,0.00027589526,0.00030902345,0.00033845194,0.0005336407,0.0003561331,0.0024202254],"category_scores_gemma":[0.0012552184,0.00010202883,0.00016106192,0.00020271694,0.0002673431,0.0005562341,0.00037841292,0.00030911365,0.00036383333],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003753488,0.00008597947,0.0019334657,0.000161983,0.000032732994,0.0004660212,0.00024909337,0.17551997,0.3701453,0.091149755,0.0022064494,0.35767388],"study_design_scores_gemma":[0.000016692857,0.00013711065,0.00049169996,0.000010819056,0.000009161545,0.0002599425,0.000021951304,0.91367894,0.07320939,0.008843871,0.0033003623,0.000019963478],"about_ca_topic_score_codex":0.0007267545,"about_ca_topic_score_gemma":0.0012469111,"teacher_disagreement_score":0.0024202254,"about_ca_system_score_codex":0.0003843573,"about_ca_system_score_gemma":0.00034726466,"threshold_uncertainty_score":0.0080964565},"labels":[],"label_agreement":null},{"id":"W2953289753","doi":"10.1109/tvlsi.2019.2922999","title":"Optimized Schoolbook Polynomial Multiplication for Compact Lattice-Based Cryptography on FPGA","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Data Security","field":"Computer Science","cited_by":135,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Engineering and Physical Sciences Research Council; Fundamental Research Funds for the Central Universities; Government of Jiangsu Province; Six Talent Peaks Project in Jiangsu Province; Queen's University; National Natural Science Foundation of China; Queen's University Belfast","keywords":"Field-programmable gate array; Computer science; Lattice-based cryptography; Speedup; Cryptography; Multiplication (music); Throughput; Parallel computing; Computer hardware; Algorithm; Mathematics; Quantum; Quantum cryptography; Physics; Quantum information","score_opus":0.015301872275892718,"score_gpt":0.2526773690943855,"score_spread":0.23737549681849276,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2953289753","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28893563,0.0019779697,0.6603856,0.00048235577,0.0002569727,0.000316698,0.00045965784,0.004979278,0.042205833],"genre_scores_gemma":[0.675435,0.00047711827,0.31596518,0.000122442,0.00005611275,0.00012734065,0.0003949579,0.000113611255,0.007308192],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999803,0.00003419495,0.0000121290295,0.000024298082,0.000087631524,0.000038711678],"domain_scores_gemma":[0.9998405,0.000035836627,0.000028781067,0.000040645293,0.00003912997,0.000015188819],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014661459,0.00046013834,0.000361183,0.0003761336,0.0003127237,0.00064585573,0.0005922249,0.00024261422,0.004755035],"category_scores_gemma":[0.0003270105,0.00015468428,0.00023948538,0.00052903907,0.00022076628,0.000727903,0.00031235366,0.0004081828,0.0014504403],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012881758,0.00023615173,0.0016602012,0.0006719924,0.000103816026,0.00059591944,0.0001356543,0.075590126,0.43539882,0.06505444,0.015608923,0.40365574],"study_design_scores_gemma":[0.00041565998,0.0024437185,0.0023503017,0.00011246782,0.00012750375,0.0019741138,0.00011845787,0.4794904,0.4053343,0.01207799,0.09543236,0.00012276976],"about_ca_topic_score_codex":0.0006748748,"about_ca_topic_score_gemma":0.0016353755,"teacher_disagreement_score":0.004755035,"about_ca_system_score_codex":0.00059959583,"about_ca_system_score_gemma":0.0008221955,"threshold_uncertainty_score":0.015907228},"labels":[],"label_agreement":null},{"id":"W2955242165","doi":"10.1109/tvlsi.2019.2920152","title":"An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Recurrent neural network; Stochastic computing; Energy consumption; Artificial neural network; Noise (video); Binary number; Computer engineering; Efficient energy use; Artificial intelligence; Arithmetic; Engineering","score_opus":0.015574871332141822,"score_gpt":0.25869684725040276,"score_spread":0.24312197591826093,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2955242165","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07340613,0.00066738436,0.9197946,0.00020007044,0.00010757445,0.000044789937,0.00009146649,0.0013589358,0.004329047],"genre_scores_gemma":[0.7402742,0.0002882065,0.25534806,0.00018741161,0.000033706936,0.000052683066,0.00016982769,0.00004907104,0.0035968076],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998233,0.000027556955,0.000013285841,0.00004376109,0.00007308015,0.000019156787],"domain_scores_gemma":[0.9998301,0.00004045546,0.000025550658,0.000025068724,0.000069804366,0.000008942767],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021473166,0.00031621192,0.0002887094,0.00022110227,0.0002028405,0.00032327496,0.00089876575,0.00033547595,0.00083277235],"category_scores_gemma":[0.0004523827,0.00015866799,0.00025381835,0.00028921958,0.00022032678,0.00052894506,0.0002625603,0.00033710108,0.00023343434],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038952465,0.00017437167,0.0018609536,0.00033230925,0.0001554315,0.00033764524,0.00008824898,0.22595511,0.28124303,0.0219668,0.0051254057,0.46237117],"study_design_scores_gemma":[0.000022791015,0.00023300349,0.00049584423,0.000013276447,0.00004075115,0.00016398924,0.000008880194,0.9436855,0.0503238,0.001534821,0.0034597488,0.000017710028],"about_ca_topic_score_codex":0.0018547851,"about_ca_topic_score_gemma":0.0054815696,"teacher_disagreement_score":0.0018547851,"about_ca_system_score_codex":0.00032571642,"about_ca_system_score_gemma":0.0004912379,"threshold_uncertainty_score":0.0036879778},"labels":[],"label_agreement":null},{"id":"W2957414056","doi":"10.1109/tvlsi.2019.2924018","title":"A 24-GHz DCO With High-Amplitude Stabilization and Enhanced Startup Time for Automotive Radar","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"dBc; Phase noise; Amplitude; CMOS; Colpitts oscillator; Figure of merit; Materials science; Electronic engineering; Electrical engineering; Optoelectronics; Physics; Engineering; Local oscillator; Vackář oscillator; Optics","score_opus":0.0066803882873303615,"score_gpt":0.19458611000628406,"score_spread":0.1879057217189537,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2957414056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3721753,0.0063128998,0.5902171,0.0009245089,0.00048791984,0.00026720393,0.0002503332,0.0010255153,0.028339151],"genre_scores_gemma":[0.89777833,0.0007909589,0.09492883,0.00015650496,0.00011901638,0.00006434968,0.0001045498,0.000055932825,0.0060015577],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998671,0.000011829739,0.0000060253124,0.00003647846,0.00005939034,0.000019165229],"domain_scores_gemma":[0.99986947,0.000022516408,0.00003553921,0.00001181484,0.000045647874,0.000014988966],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014215465,0.00032923179,0.00022411102,0.0002562064,0.00018946108,0.0003916053,0.0005082069,0.0003363656,0.0014345618],"category_scores_gemma":[0.00024374732,0.00011847282,0.00015058406,0.00018277831,0.00015653095,0.0003500079,0.0001720263,0.0003348358,0.00041644723],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013983168,0.000038698065,0.00078853796,0.00019013083,0.000018980028,0.00017404078,0.00006553074,0.0029277478,0.93735886,0.0058530364,0.0007154901,0.051729236],"study_design_scores_gemma":[0.00009594551,0.0016960547,0.0038938676,0.00008180485,0.00013445345,0.0017698627,0.00008274279,0.0702034,0.81219983,0.0014898978,0.10828764,0.00006438842],"about_ca_topic_score_codex":0.00033667617,"about_ca_topic_score_gemma":0.0014101013,"teacher_disagreement_score":0.0014345618,"about_ca_system_score_codex":0.0003277958,"about_ca_system_score_gemma":0.0002992806,"threshold_uncertainty_score":0.004799068},"labels":[],"label_agreement":null},{"id":"W2965536425","doi":"10.1109/tvlsi.2019.2919644","title":"The Costs of Confidentiality in Virtualized FPGAs","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Embedded system; Encryption; Confidentiality; Flexibility (engineering); Reconfigurable computing; Computer architecture; Computer security","score_opus":0.00860569658638154,"score_gpt":0.23660895222524297,"score_spread":0.22800325563886142,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2965536425","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8283787,0.0017165473,0.15513238,0.001329818,0.00013976789,0.00012330603,0.0001018482,0.00070278434,0.012374916],"genre_scores_gemma":[0.9881615,0.00014950245,0.010882331,0.000052846226,0.000011088596,0.000013800666,0.000016927483,0.000019641748,0.00069224794],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9968411,0.0009211936,0.00015123087,0.00021381037,0.0012713248,0.000601368],"domain_scores_gemma":[0.9903852,0.0036883554,0.0011951736,0.003624473,0.00088828517,0.00021855909],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002144905,0.00036875255,0.00035625603,0.0006208982,0.0010324287,0.0020210932,0.0011869536,0.0006093497,0.002119024],"category_scores_gemma":[0.008116478,0.00033233644,0.00038359812,0.0004875849,0.0015527552,0.0042938963,0.0014418632,0.00086992554,0.00017605284],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0026631665,0.000253431,0.019446712,0.00035087267,0.00020969333,0.0014002031,0.00078352384,0.38969278,0.08908734,0.29288435,0.003958731,0.19926925],"study_design_scores_gemma":[0.00015617418,0.0014530369,0.0058958125,0.0001275509,0.0002067924,0.0021601142,0.000833267,0.7461395,0.1666947,0.059232138,0.017001795,0.00009918357],"about_ca_topic_score_codex":0.0015677754,"about_ca_topic_score_gemma":0.0013885312,"teacher_disagreement_score":0.0023476118,"about_ca_system_score_codex":0.0023476118,"about_ca_system_score_gemma":0.0012022394,"threshold_uncertainty_score":0.01703322},"labels":[],"label_agreement":null},{"id":"W2980235527","doi":"10.1109/tvlsi.2019.2940943","title":"Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":147,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"MNIST database; Computer science; Artificial neural network; Convolutional neural network; Noise (video); Multiplication (music); Artificial intelligence; Efficient energy use; Computer engineering; Deep neural networks; Machine learning; Algorithm; Mathematics","score_opus":0.009042114404894398,"score_gpt":0.20744604993328675,"score_spread":0.19840393552839236,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2980235527","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28300297,0.0019362089,0.7033298,0.0004618795,0.00019193604,0.00005403818,0.0001227112,0.001563801,0.0093366485],"genre_scores_gemma":[0.8188354,0.0005153235,0.1788036,0.000067339686,0.00002969632,0.00004466227,0.00009530757,0.000057975136,0.0015507429],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999501,0.00010210276,0.000039602583,0.00008421329,0.0002184837,0.00005460363],"domain_scores_gemma":[0.99900985,0.00048501728,0.00014154713,0.00014589292,0.00020290588,0.000014738343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007419081,0.00062943366,0.0003849818,0.0004373832,0.0001962734,0.00075708586,0.0006143773,0.0004262355,0.0013094312],"category_scores_gemma":[0.0039157276,0.00022652656,0.00024902754,0.00046306418,0.00033501367,0.0010689395,0.000388831,0.00059619837,0.00037299294],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003673576,0.00008635664,0.0036026519,0.00030631298,0.00007526343,0.00014503022,0.000072305076,0.59159976,0.053519364,0.012254373,0.001317664,0.3366536],"study_design_scores_gemma":[0.000016245003,0.00018538944,0.0008760665,0.0000239328,0.000023355444,0.00007603942,0.00001726393,0.97204924,0.021840157,0.002890647,0.0019921598,0.000009405941],"about_ca_topic_score_codex":0.0014219242,"about_ca_topic_score_gemma":0.0019015699,"teacher_disagreement_score":0.0014219242,"about_ca_system_score_codex":0.00047149922,"about_ca_system_score_gemma":0.0005194895,"threshold_uncertainty_score":0.0043804646},"labels":[],"label_agreement":null},{"id":"W2982698051","doi":"10.1109/tvlsi.2019.2947202","title":"Incremental Fault Analysis: Relaxing the Fault Model of Differential Fault Attacks","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Fault injection; Cryptosystem; Fault (geology); Advanced Encryption Standard; Computer science; Block cipher; Cryptography; Fault model; Encryption; Embedded system; Algorithm; Computer security; Engineering; Software; Geology; Operating system; Seismology; Electrical engineering","score_opus":0.017759558249302677,"score_gpt":0.2658511145248987,"score_spread":0.248091556275596,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982698051","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024025368,0.00021489433,0.97335523,0.00015118421,0.000055803037,0.000050215578,0.000035283927,0.0006868894,0.0014252287],"genre_scores_gemma":[0.8163527,0.00042844034,0.18093564,0.00018362662,0.00012763905,0.00008822079,0.00009972844,0.00016553138,0.0016183701],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988483,0.00023263993,0.00006699135,0.00018250002,0.00053839304,0.00013108716],"domain_scores_gemma":[0.9966276,0.0014259667,0.00041505162,0.0010249399,0.00043819917,0.00006824349],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00080493116,0.0007414557,0.00058641145,0.0011126243,0.00034846173,0.00058885233,0.0015754866,0.0006844593,0.0013280857],"category_scores_gemma":[0.0040245303,0.00028767408,0.0006748967,0.00046956204,0.0012568843,0.0031199716,0.0009579906,0.001313598,0.00029216116],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004808311,0.00016427682,0.004889775,0.0003617078,0.00009774604,0.00058761553,0.00041214397,0.52730745,0.06805051,0.13005447,0.002335928,0.26525754],"study_design_scores_gemma":[0.000021900574,0.00026539544,0.000389291,0.000024581595,0.000037238715,0.00034509803,0.000024917723,0.9431911,0.017015189,0.034945033,0.0037113195,0.000028800117],"about_ca_topic_score_codex":0.0009649962,"about_ca_topic_score_gemma":0.0009046195,"teacher_disagreement_score":0.0015754866,"about_ca_system_score_codex":0.0006579561,"about_ca_system_score_gemma":0.00075669965,"threshold_uncertainty_score":0.004773855},"labels":[],"label_agreement":null},{"id":"W2984937238","doi":"10.1109/tvlsi.2019.2950129","title":"Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Encoder; Computer science; Throughput; Very-large-scale integration; CMOS; Computer hardware; Latency (audio); Forward error correction; Electronic engineering; Power consumption; Block (permutation group theory); High-definition television; Parallel computing; Embedded system; Power (physics); Decoding methods; Wireless; Engineering; Algorithm; Telecommunications","score_opus":0.019658049629703387,"score_gpt":0.2948270207983588,"score_spread":0.2751689711686554,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2984937238","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.161384,0.0025400133,0.81455576,0.00036175465,0.00022726912,0.0002669511,0.0005871104,0.0048184507,0.015258754],"genre_scores_gemma":[0.7188583,0.00072325126,0.27005243,0.00011103164,0.00005002741,0.00007296022,0.0004916103,0.00006141254,0.0095788175],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999874,0.0000124398275,0.000009527328,0.000018088695,0.000060092432,0.000025806494],"domain_scores_gemma":[0.99978596,0.0000404708,0.00003076866,0.000025576568,0.00010680365,0.000010436492],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013163303,0.00032658209,0.00015694315,0.00044371348,0.00031016397,0.0003999351,0.0007059651,0.00030892566,0.0030113182],"category_scores_gemma":[0.00031281824,0.00014670716,0.00014492524,0.00041158943,0.000113488844,0.0005550134,0.00015447498,0.00028684287,0.00075169955],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039491546,0.00014739281,0.0016032644,0.00045855556,0.0000690865,0.0005785518,0.0001505456,0.016346768,0.6777307,0.0123705845,0.0059345914,0.2842151],"study_design_scores_gemma":[0.00006814346,0.0011169309,0.0022284957,0.000052788917,0.000085364576,0.0013080493,0.00006682595,0.21848784,0.73295623,0.0018578396,0.041722592,0.000048874037],"about_ca_topic_score_codex":0.0023408695,"about_ca_topic_score_gemma":0.008704642,"teacher_disagreement_score":0.0030113182,"about_ca_system_score_codex":0.00051543047,"about_ca_system_score_gemma":0.0007911285,"threshold_uncertainty_score":0.010073841},"labels":[],"label_agreement":null},{"id":"W3000160544","doi":"10.1109/tvlsi.2019.2961602","title":"Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":75,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Korea Evaluation Institute of Industrial Technology","keywords":"STRIDE; Convolutional neural network; Kernel (algebra); Computer science; Speedup; Digital signal processing; Convolution (computer science); Algorithm; Computational complexity theory; Parallel computing; Field-programmable gate array; Mathematics; Artificial neural network; Artificial intelligence; Embedded system; Computer hardware; Discrete mathematics","score_opus":0.0222694878945663,"score_gpt":0.2494657186137322,"score_spread":0.2271962307191659,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3000160544","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033901338,0.0009774528,0.95013875,0.00024177681,0.00030182212,0.000119517455,0.00035267053,0.0065937405,0.0073728207],"genre_scores_gemma":[0.13028212,0.0006287427,0.8560444,0.00027026702,0.000044637865,0.00025723278,0.0012081465,0.000989628,0.010274775],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99969506,0.00003676602,0.00003074727,0.00007614341,0.00011975865,0.00004152091],"domain_scores_gemma":[0.99967015,0.000052812054,0.000042208885,0.00009322882,0.00011103764,0.000030600128],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035295676,0.0008083193,0.00039801837,0.0005810656,0.0004586173,0.0011982453,0.0013641891,0.00067056424,0.00769902],"category_scores_gemma":[0.001357492,0.00052300195,0.00078161404,0.0005732021,0.0004489141,0.0017230338,0.00129427,0.0012343222,0.0030687351],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007155465,0.0001997054,0.003577654,0.00066353485,0.00017458164,0.00054675806,0.0002938059,0.09009975,0.05936175,0.10519142,0.050571322,0.6886042],"study_design_scores_gemma":[0.00010460627,0.00027996866,0.0013429379,0.00009868557,0.000054982396,0.0010494465,0.000115991614,0.7488597,0.11601782,0.026746647,0.105207935,0.000121278405],"about_ca_topic_score_codex":0.0028398214,"about_ca_topic_score_gemma":0.0060270624,"teacher_disagreement_score":0.00769902,"about_ca_system_score_codex":0.00066143426,"about_ca_system_score_gemma":0.001287197,"threshold_uncertainty_score":0.025755763},"labels":[],"label_agreement":null},{"id":"W3000168951","doi":"10.1109/tvlsi.2019.2962501","title":"Optimizing FPGA Logic Circuitry for Variable Voltage Supplies","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Voltage; Voltage reduction; Routing (electronic design automation); Logic synthesis; Embedded system; Logic gate; Computer hardware; Electrical engineering; Engineering; Algorithm","score_opus":0.018387919499411744,"score_gpt":0.21411091989978911,"score_spread":0.19572300040037738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3000168951","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.76640123,0.00090784265,0.21372136,0.00026278856,0.000115966934,0.000095255346,0.00023566933,0.0023954043,0.015864454],"genre_scores_gemma":[0.93702453,0.00019894115,0.05896358,0.000079827325,0.000016769203,0.000035500198,0.00015295809,0.00012418813,0.0034037626],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998349,0.000014221572,0.000010543548,0.000036600082,0.000057907342,0.000045893874],"domain_scores_gemma":[0.99974114,0.00006564782,0.00005299522,0.000053012558,0.00007328015,0.0000138872765],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012160762,0.00042006714,0.00017232129,0.00026173374,0.00018575935,0.000525517,0.00068173837,0.00018849598,0.002127697],"category_scores_gemma":[0.00046103023,0.00014885211,0.00015887145,0.00026812113,0.00015048817,0.0006028529,0.00022303581,0.0002633081,0.00044059008],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044447382,0.00013857392,0.007170896,0.0003488798,0.0000626157,0.00034793717,0.000084885956,0.105266035,0.68962467,0.0070319334,0.0037037542,0.18577535],"study_design_scores_gemma":[0.00011923941,0.002251121,0.00986995,0.000054052794,0.00016358326,0.00078406074,0.0001138002,0.29743746,0.65099293,0.0025965704,0.03555225,0.000064942826],"about_ca_topic_score_codex":0.00094719074,"about_ca_topic_score_gemma":0.0026715407,"teacher_disagreement_score":0.002127697,"about_ca_system_score_codex":0.00064462796,"about_ca_system_score_gemma":0.00062788127,"threshold_uncertainty_score":0.0071178675},"labels":[],"label_agreement":null},{"id":"W3012557762","doi":"10.1109/tvlsi.2020.2975876","title":"A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Random number generation; Computer science; Electronics; Resistor; Voltage; Electronic engineering; Electrical engineering; Engineering; Algorithm","score_opus":0.01220806914549274,"score_gpt":0.22895449511002625,"score_spread":0.2167464259645335,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3012557762","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13168901,0.002886213,0.8396805,0.00092196447,0.00068389537,0.00026851098,0.00032275566,0.005587053,0.017960174],"genre_scores_gemma":[0.8283959,0.0006713632,0.16385415,0.00029614716,0.000090331494,0.00010969458,0.00013304818,0.0001266663,0.006322625],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996182,0.00004775571,0.00002181205,0.00007588949,0.00020669488,0.000029558232],"domain_scores_gemma":[0.99965477,0.00010842624,0.00009550513,0.00006497108,0.000059774247,0.000016569875],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001692564,0.00030157802,0.0002805486,0.00027712667,0.0001432764,0.0004282917,0.00089758344,0.0005103798,0.0012326263],"category_scores_gemma":[0.00063815236,0.00015640772,0.00021257011,0.0002801108,0.00022588471,0.00083093613,0.00026161052,0.0004662926,0.0006126524],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018921259,0.00007779055,0.00074607105,0.00031101803,0.000036493788,0.001038972,0.00008794958,0.011871998,0.82161963,0.013179277,0.0034605877,0.14738095],"study_design_scores_gemma":[0.00008267768,0.0007554661,0.001019744,0.00003037385,0.000053809854,0.002777392,0.000020329728,0.21128486,0.7496997,0.0028296348,0.0313645,0.00008155081],"about_ca_topic_score_codex":0.00012754483,"about_ca_topic_score_gemma":0.00020445779,"teacher_disagreement_score":0.0012326263,"about_ca_system_score_codex":0.00025972817,"about_ca_system_score_gemma":0.0001742,"threshold_uncertainty_score":0.004123509},"labels":[],"label_agreement":null},{"id":"W3017491333","doi":"10.1109/tvlsi.2020.2965772","title":"Optimizing FPGA Logic Block Architectures for Arithmetic","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Toronto","funders":"Semiconductor Research Corporation; New Brunswick Innovation Foundation; Texas Instruments; Natural Sciences and Engineering Research Council of Canada; CMC Microsystems; National Science Foundation","keywords":"Adder; Arithmetic; Computer science; Parallel computing; Field-programmable gate array; Logic block; Lookup table; Computer hardware; Mathematics","score_opus":0.01786802317263244,"score_gpt":0.22247843816039023,"score_spread":0.20461041498775778,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3017491333","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.72944903,0.0019254101,0.2311314,0.00026320547,0.00012261923,0.00018499524,0.0004891661,0.0024856834,0.03394839],"genre_scores_gemma":[0.86136705,0.00043178233,0.13064127,0.00008143289,0.000015569836,0.00007115428,0.00047201058,0.00014039675,0.006779373],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998696,0.000022957442,0.000008168417,0.000021210082,0.000044987,0.000033011864],"domain_scores_gemma":[0.99983144,0.00005154869,0.00003494961,0.000026298581,0.000047902526,0.000007898368],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011031719,0.0004888319,0.00017542412,0.0004283875,0.00014052633,0.00047102885,0.00052632,0.00020548166,0.0055571906],"category_scores_gemma":[0.00047555252,0.00013319236,0.00016052133,0.00035940378,0.00010152735,0.0005384922,0.00017736522,0.00020789875,0.00095736276],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004979169,0.00012550832,0.0027248194,0.00043405566,0.00007078389,0.00024955132,0.000046999863,0.42450562,0.2625073,0.010085564,0.005665564,0.29308635],"study_design_scores_gemma":[0.000120338926,0.0008805297,0.0029961832,0.000040212813,0.000075414275,0.00029338652,0.000049643553,0.8317071,0.14384608,0.0037242947,0.016240304,0.000026510697],"about_ca_topic_score_codex":0.0013225103,"about_ca_topic_score_gemma":0.005080577,"teacher_disagreement_score":0.0055571906,"about_ca_system_score_codex":0.00057619147,"about_ca_system_score_gemma":0.0005191309,"threshold_uncertainty_score":0.01859063},"labels":[],"label_agreement":null},{"id":"W3023260388","doi":"10.1109/tvlsi.2004.831478","title":"Power estimation techniques for FPGAs","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Delay calculation; Field-programmable gate array; Computer science; Routing (electronic design automation); Capacitance; Noise (video); Electronic engineering; Logic gate; Logic synthesis; Interconnection; Dynamic demand; Gate array; Minimum bounding box; CMOS; Programmable logic array; Power (physics); Algorithm; Embedded system; Engineering; Artificial intelligence; Telecommunications","score_opus":0.009093474468148337,"score_gpt":0.23481335160568928,"score_spread":0.22571987713754094,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3023260388","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004647778,0.00054975087,0.99217916,0.00007999182,0.000021274562,0.000021474078,0.000095040574,0.0010022282,0.0014032637],"genre_scores_gemma":[0.37785316,0.0021422124,0.6126355,0.00013036715,0.000112830676,0.00019448374,0.0006797187,0.00022689256,0.006024794],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99968815,0.00007463106,0.000022071425,0.00006601613,0.0001270021,0.00002219772],"domain_scores_gemma":[0.99944,0.00029901057,0.000054939817,0.00008837488,0.00011041036,0.000007219027],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004163367,0.00073920726,0.0004577283,0.0008226587,0.00027704478,0.0005763112,0.0005444109,0.00034563983,0.0029392778],"category_scores_gemma":[0.0030447664,0.00036305355,0.00041797967,0.000747501,0.0001778901,0.000808661,0.00032436443,0.0006987755,0.0010274093],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005814604,0.000020911202,0.0010627413,0.00011252303,0.0000463658,0.00007110436,0.000046387253,0.48053163,0.006815693,0.016251411,0.0026791308,0.492304],"study_design_scores_gemma":[0.0000069389134,0.000023251927,0.00042910952,0.000025386042,0.000010314291,0.00005665037,0.00001107115,0.9813798,0.0032923399,0.010446125,0.004310911,0.000008111993],"about_ca_topic_score_codex":0.0040642256,"about_ca_topic_score_gemma":0.004060608,"teacher_disagreement_score":0.0040642256,"about_ca_system_score_codex":0.00044899367,"about_ca_system_score_gemma":0.0004229445,"threshold_uncertainty_score":0.009832859},"labels":[],"label_agreement":null},{"id":"W3092189036","doi":"10.1109/tvlsi.2020.3022776","title":"A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Helmholtz Association","keywords":"Electronic circuit; Electronics; Flexibility (engineering); Computer science; Transistor; Overhead (engineering); Embedded system; Standard cell; Integrated circuit; Electronic engineering; Electrical engineering; Voltage; Engineering","score_opus":0.010847658818832614,"score_gpt":0.1987949264953618,"score_spread":0.18794726767652917,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3092189036","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6623562,0.00217422,0.3124223,0.00083113526,0.00080666406,0.00020361182,0.0003192249,0.003032788,0.017853918],"genre_scores_gemma":[0.9468801,0.00039453743,0.045734894,0.00022076021,0.00005176592,0.000050755676,0.000078280355,0.000044358298,0.006544447],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996996,0.000033181954,0.000017954844,0.000060002243,0.000154124,0.00003521471],"domain_scores_gemma":[0.9992638,0.00015787888,0.00015837833,0.00020515235,0.00018972025,0.000024996341],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015356678,0.0002637855,0.00021274693,0.00037322857,0.0002489886,0.00045754685,0.0008219356,0.0007448306,0.0013421829],"category_scores_gemma":[0.00089178974,0.000107898726,0.00020463661,0.00025857185,0.00039183346,0.00055407285,0.00039169885,0.00031261463,0.00056846184],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001574001,0.000053576034,0.0005339154,0.00021131935,0.000022860524,0.0008369516,0.00012185949,0.005262137,0.92418855,0.0056550186,0.0010837546,0.06187267],"study_design_scores_gemma":[0.000018963743,0.00038537508,0.00046316913,0.000017273635,0.00002659902,0.00062399515,0.000021473737,0.020378362,0.9665236,0.0005050508,0.01101595,0.00002022534],"about_ca_topic_score_codex":0.0002588022,"about_ca_topic_score_gemma":0.00029433152,"teacher_disagreement_score":0.0013421829,"about_ca_system_score_codex":0.00029899227,"about_ca_system_score_gemma":0.00018088816,"threshold_uncertainty_score":0.004490018},"labels":[],"label_agreement":null},{"id":"W3094014085","doi":"10.1109/tvlsi.2020.3030906","title":"FPGA Implementation of an Improved OMP for Compressive Sensing Reconstruction","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Sparse and Compressive Sensing Techniques","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"National Natural Science Foundation of China","keywords":"Field-programmable gate array; Matching pursuit; Orthogonalization; Computer science; SIGNAL (programming language); Gate array; Compressed sensing; Algorithm; High-level synthesis; Signal reconstruction; Matrix (chemical analysis); Parallel computing; Computer hardware; Signal processing; Digital signal processing","score_opus":0.02039039240674553,"score_gpt":0.26162678787714805,"score_spread":0.24123639547040251,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3094014085","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056571037,0.000561528,0.92439926,0.00026629306,0.00022135372,0.0001266818,0.00018160303,0.005640038,0.012032293],"genre_scores_gemma":[0.43742496,0.00033319942,0.5536308,0.00029971564,0.00007848571,0.0001272226,0.0005154304,0.00013842345,0.0074517666],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997807,0.000032630935,0.0000151313825,0.000033453594,0.000104890576,0.000033215674],"domain_scores_gemma":[0.9998242,0.000033243174,0.000020348816,0.000035463116,0.00007676569,0.000010010773],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021397955,0.00044228465,0.00023639193,0.0004397392,0.00016319325,0.00034912126,0.00069175474,0.00029313518,0.0039335326],"category_scores_gemma":[0.0004405743,0.00020057819,0.00022132795,0.00028118002,0.000113861934,0.00042477387,0.00025206315,0.00033560887,0.0011008269],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00082444295,0.00017628443,0.0019200095,0.00045828425,0.00010336813,0.0006019427,0.00010468988,0.059392978,0.27318627,0.0109892655,0.0106322495,0.6416102],"study_design_scores_gemma":[0.0002734742,0.0015089599,0.0027112535,0.00006599325,0.000097670854,0.00128186,0.000049503367,0.70295775,0.24147344,0.0015278044,0.04798853,0.00006377909],"about_ca_topic_score_codex":0.000802862,"about_ca_topic_score_gemma":0.0011633266,"teacher_disagreement_score":0.0039335326,"about_ca_system_score_codex":0.00022887344,"about_ca_system_score_gemma":0.00042190077,"threshold_uncertainty_score":0.013158917},"labels":[],"label_agreement":null},{"id":"W3103728101","doi":"10.1109/tvlsi.2020.3033928","title":"Area-Efficient Nano-AES Implementation for Internet-of-Things Devices","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Datapath; Computer science; Encryption; Advanced Encryption Standard; Byte; Cryptosystem; Cryptography; Application-specific integrated circuit; Embedded system; Field-programmable gate array; Shift register; Computer hardware; Computer network","score_opus":0.029945249842396077,"score_gpt":0.28849232010327863,"score_spread":0.2585470702608825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3103728101","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27399075,0.0019636366,0.68023306,0.00081136473,0.00067143753,0.00029865184,0.0003769891,0.004287564,0.03736666],"genre_scores_gemma":[0.8967363,0.0004092019,0.0942927,0.00016663272,0.00004307111,0.00010248395,0.0002515623,0.00008806657,0.007909897],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983835,0.000019938378,0.00001633418,0.000023905845,0.00007617488,0.00002534432],"domain_scores_gemma":[0.9998758,0.000016109634,0.000019700214,0.00003092582,0.000050886436,0.0000066582666],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013219139,0.0002970494,0.0001520294,0.00028040045,0.00021235013,0.0003620728,0.00046504746,0.00020030717,0.0032593173],"category_scores_gemma":[0.0002839191,0.00011188351,0.00020432273,0.00021587698,0.00012303235,0.00069644337,0.0001885927,0.00025334134,0.0009569884],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008442093,0.00021295577,0.0025102913,0.0004884318,0.00012283103,0.0005106278,0.00015130723,0.019484647,0.6498664,0.039591286,0.011096881,0.27512008],"study_design_scores_gemma":[0.000185933,0.0011037309,0.0023801068,0.00005563258,0.00010270272,0.0012392135,0.00010200333,0.21417445,0.7037664,0.006907386,0.06993037,0.00005207252],"about_ca_topic_score_codex":0.00028109425,"about_ca_topic_score_gemma":0.0005551867,"teacher_disagreement_score":0.0032593173,"about_ca_system_score_codex":0.00032645444,"about_ca_system_score_gemma":0.00039585753,"threshold_uncertainty_score":0.010903537},"labels":[],"label_agreement":null},{"id":"W3130406170","doi":"10.1109/tvlsi.2021.3058509","title":"An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FGPA Implementation","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"FedDev Ontario","keywords":"Operand; Elliptic curve cryptography; Field-programmable gate array; Cryptography; Computer science; Multiplier (economics); Finite field; Public-key cryptography; Key (lock); Gate array; Multiplication (music); Computer hardware; Parallel computing; Arithmetic; Embedded system; Algorithm; Mathematics; Encryption","score_opus":0.011393731774626189,"score_gpt":0.26568274510228135,"score_spread":0.25428901332765513,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3130406170","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08384731,0.0012430208,0.901212,0.0002845483,0.00022607381,0.00015500365,0.00011716269,0.002523141,0.010391732],"genre_scores_gemma":[0.58255243,0.00048080695,0.40843132,0.00016218857,0.00008730879,0.000115265415,0.0002033669,0.000051562667,0.007915778],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99989295,0.000016865788,0.0000073636356,0.000026852222,0.00004231798,0.000013646095],"domain_scores_gemma":[0.9998988,0.000018634613,0.000014603756,0.000019557889,0.000040755338,0.000007576091],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001549444,0.00038857252,0.00023286106,0.00047045268,0.00043511012,0.00035771378,0.00071569334,0.00032861152,0.0040703965],"category_scores_gemma":[0.00030196295,0.00015403108,0.00018809795,0.0003861766,0.00019688238,0.00077278784,0.00024032919,0.00036413124,0.0011415629],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043148914,0.00018004252,0.00095488236,0.000345007,0.00006991577,0.00044869308,0.00018282635,0.011153655,0.47845927,0.019999595,0.0046506724,0.48312402],"study_design_scores_gemma":[0.000263646,0.0018695473,0.0024585614,0.00013712845,0.0001548261,0.0035693203,0.00012118855,0.2981102,0.59688234,0.009436297,0.086867854,0.00012906606],"about_ca_topic_score_codex":0.0004207745,"about_ca_topic_score_gemma":0.0010073474,"teacher_disagreement_score":0.0040703965,"about_ca_system_score_codex":0.00027838533,"about_ca_system_score_gemma":0.00055969495,"threshold_uncertainty_score":0.01361686},"labels":[],"label_agreement":null},{"id":"W3131053867","doi":"10.1109/tvlsi.2021.3056243","title":"Machine-Learning-Based Self-Tunable Design of Approximate Computing","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Benchmark (surveying); Overhead (engineering); Computer engineering; Set (abstract data type); Energy consumption; Efficient energy use; Software; Reduction (mathematics); Constraint (computer-aided design); Embedded system","score_opus":0.010378637670939954,"score_gpt":0.2039752414382916,"score_spread":0.19359660376735163,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3131053867","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022123601,0.00034772526,0.9736925,0.00010027514,0.0000348188,0.00006003265,0.0000321753,0.00074548536,0.0028634283],"genre_scores_gemma":[0.74845594,0.0002269149,0.24931118,0.00014497132,0.00002848419,0.00014793922,0.000070709124,0.00008772276,0.0015261736],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995326,0.00007826379,0.00003577325,0.00010155536,0.00019910063,0.000052731262],"domain_scores_gemma":[0.99953926,0.00010760121,0.00010439377,0.00010190024,0.00013106105,0.00001587551],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047548435,0.0004913037,0.0003834263,0.00035107328,0.00025773965,0.00072128366,0.0013104628,0.00037852765,0.001470637],"category_scores_gemma":[0.0014966903,0.00021856379,0.00028457626,0.00036168296,0.0004377513,0.0008516674,0.00046946717,0.0005674522,0.0003614908],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029655703,0.00011534525,0.0023496514,0.0004231331,0.00009585776,0.00019563721,0.00021555403,0.5092299,0.14991699,0.049704384,0.0031459518,0.28431106],"study_design_scores_gemma":[0.00001770185,0.00012591656,0.0002167316,0.000015811673,0.0000197277,0.0000973873,0.0000123188875,0.965134,0.024801662,0.0051270146,0.0044206986,0.000010959279],"about_ca_topic_score_codex":0.0005526604,"about_ca_topic_score_gemma":0.001097333,"teacher_disagreement_score":0.001470637,"about_ca_system_score_codex":0.0005815424,"about_ca_system_score_gemma":0.0004772787,"threshold_uncertainty_score":0.004919708},"labels":[],"label_agreement":null},{"id":"W3164065772","doi":"10.1109/tvlsi.2021.3072866","title":"Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Low-density parity-check code; Field-programmable gate array; Computer hardware; Embedded system; Gate array; Scheduling (production processes); Parallel computing; Computer architecture; Decoding methods; Algorithm; Engineering","score_opus":0.014273802751559966,"score_gpt":0.2541533053275753,"score_spread":0.23987950257601534,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3164065772","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30874434,0.0011989208,0.6234511,0.00037786295,0.00024704356,0.0004388013,0.0007915616,0.008721061,0.05602922],"genre_scores_gemma":[0.79389155,0.0003541998,0.19272052,0.00013656438,0.000034984543,0.000108684624,0.0005334163,0.000072327246,0.012147783],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998815,0.0000117100535,0.000006146965,0.000028681085,0.000048698035,0.000023170787],"domain_scores_gemma":[0.9999,0.000012747712,0.000012902617,0.000023973644,0.00004068374,0.000009740288],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006897756,0.00034249303,0.00018174654,0.0003605541,0.0002467374,0.00035069493,0.00060770684,0.00027685994,0.0025628326],"category_scores_gemma":[0.000161742,0.00012949505,0.00013887441,0.00026349694,0.00011547649,0.00035539287,0.00019403841,0.0002571057,0.0007890573],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007204518,0.00016601814,0.0017966299,0.00046756235,0.00009414824,0.0008885332,0.00015047086,0.07547816,0.60152745,0.019557016,0.013152231,0.28600138],"study_design_scores_gemma":[0.00014805069,0.0009619319,0.0028378263,0.000055825192,0.00006818048,0.0016948693,0.00004684546,0.57041633,0.37184182,0.0022659642,0.04958958,0.00007267485],"about_ca_topic_score_codex":0.0027219171,"about_ca_topic_score_gemma":0.005609225,"teacher_disagreement_score":0.0027219171,"about_ca_system_score_codex":0.00046009754,"about_ca_system_score_gemma":0.00062215136,"threshold_uncertainty_score":0.0085734725},"labels":[],"label_agreement":null},{"id":"W3196467229","doi":"10.1109/tvlsi.2021.3107404","title":"Efficient Performance Modeling for Automated CMOS Analog Circuit Synthesis","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Newfoundland and Labrador; Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Netlist; Computer science; Circuit extraction; Electronic engineering; Network topology; CMOS; Equivalent circuit; Transistor; Topology (electrical circuits); Computer engineering; Algorithm; Computer hardware; Engineering; Electrical engineering; Voltage","score_opus":0.019417589222570582,"score_gpt":0.2264605211824901,"score_spread":0.20704293195991952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3196467229","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008902144,0.000087200584,0.9871459,0.000046079884,0.000008343682,0.000027991435,0.00009476065,0.0015583779,0.002129209],"genre_scores_gemma":[0.6597886,0.0003166526,0.33613053,0.000051881805,0.000028112634,0.00022297751,0.00039891308,0.00046166932,0.002600636],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99957794,0.00008968381,0.0000216239,0.00006244379,0.00021530755,0.000033074295],"domain_scores_gemma":[0.9995491,0.00016815326,0.000060211998,0.00014437303,0.000069599184,0.000008564703],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037416033,0.00093198713,0.00038944086,0.0006722673,0.00034430754,0.0006528414,0.0008271687,0.0004305895,0.0022465375],"category_scores_gemma":[0.0015036968,0.00039445772,0.00058951776,0.00044963826,0.0003648051,0.0012408568,0.00044917266,0.0007500055,0.00068193104],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001825749,0.000018660568,0.00033787862,0.00004314751,0.000015305108,0.000029760608,0.00002836302,0.9255568,0.013729255,0.013971451,0.00053544715,0.045715775],"study_design_scores_gemma":[0.0000016587778,0.000008469522,0.000053815977,0.000002974287,0.0000029273988,0.000010513224,0.000002403213,0.992725,0.003052556,0.003434761,0.00070173404,0.000003208151],"about_ca_topic_score_codex":0.003123126,"about_ca_topic_score_gemma":0.003574359,"teacher_disagreement_score":0.003123126,"about_ca_system_score_codex":0.0010012949,"about_ca_system_score_gemma":0.00097346347,"threshold_uncertainty_score":0.007515371},"labels":[],"label_agreement":null},{"id":"W3197367315","doi":"10.1109/tvlsi.2021.3106014","title":"An Area-Efficient High-Resolution Segmented ΣΔ-DAC for Built-In Self-Test Applications","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada); McGill University","funders":"","keywords":"Delta-sigma modulation; Sigma; Notation; Algorithm; Computer science; CMOS; Mathematics; Arithmetic; Electronic engineering; Engineering; Physics","score_opus":0.011642953847819174,"score_gpt":0.22653256761409254,"score_spread":0.21488961376627336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3197367315","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16736276,0.0017155575,0.8174208,0.00034172024,0.00016723889,0.00015160564,0.00028159074,0.0028813311,0.009677407],"genre_scores_gemma":[0.70236146,0.00047864165,0.2906293,0.00027841612,0.00005921722,0.00007419376,0.00029904707,0.00004988992,0.005769802],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998696,0.000016444634,0.000009617195,0.000027685148,0.00006348166,0.000013055619],"domain_scores_gemma":[0.99981004,0.000029686891,0.000029128858,0.000027170794,0.00008559929,0.000018472025],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013030153,0.00028835534,0.00022069199,0.00031117277,0.00019503356,0.00044202147,0.0008257192,0.00035256916,0.0018011335],"category_scores_gemma":[0.0002965214,0.00012819337,0.00015485549,0.00039194632,0.00011700389,0.000562582,0.00026347686,0.00028125,0.00067556853],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046661863,0.00012442374,0.0009521798,0.00020909554,0.00004653567,0.00030954048,0.00011490525,0.011325762,0.6626258,0.006103262,0.0027843371,0.31493762],"study_design_scores_gemma":[0.00010317474,0.0009110138,0.0028396242,0.00005370152,0.00009511413,0.0020188163,0.000065607375,0.38875473,0.57094264,0.0024327803,0.03172416,0.000058621757],"about_ca_topic_score_codex":0.0004420105,"about_ca_topic_score_gemma":0.0012979339,"teacher_disagreement_score":0.0018011335,"about_ca_system_score_codex":0.0002425254,"about_ca_system_score_gemma":0.00057153543,"threshold_uncertainty_score":0.006025374},"labels":[],"label_agreement":null},{"id":"W3202480774","doi":"10.1109/tvlsi.2021.3111588","title":"Design and Evaluation of a Hybrid Chaotic-Bistable Ring PUF","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Physical unclonable function; Chaotic; Field-programmable gate array; Ring oscillator; Bistability; Computer science; Support vector machine; Random number generation; Authentication (law); Statistical learning; Artificial intelligence; Algorithm; Machine learning; Embedded system; Cryptography; Electronic engineering; Engineering; CMOS; Materials science; Computer security; Optoelectronics","score_opus":0.02991141941788071,"score_gpt":0.25534285735039675,"score_spread":0.22543143793251602,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3202480774","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24225809,0.0009880959,0.7418587,0.000759837,0.00033125374,0.0007329678,0.0003427471,0.004633056,0.008095331],"genre_scores_gemma":[0.9218836,0.00013508229,0.0750549,0.00013666523,0.00002673608,0.00014917777,0.00007054426,0.000039614595,0.002503642],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995577,0.0000709447,0.000034291636,0.00008959719,0.00019669574,0.00005074422],"domain_scores_gemma":[0.99945456,0.00010882216,0.000118784505,0.00010842417,0.00016413628,0.0000451712],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050509773,0.00031627525,0.00038840531,0.00043701517,0.00026048702,0.0004285178,0.0012630179,0.0006306178,0.0022890095],"category_scores_gemma":[0.0008511137,0.00016424654,0.00025355807,0.00018331064,0.00038011442,0.000644218,0.00044068377,0.00033012312,0.00050880015],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011561147,0.00034606326,0.0068414332,0.00088640075,0.00028891765,0.0013885025,0.00022542983,0.1026623,0.5992571,0.021662578,0.004543321,0.26074192],"study_design_scores_gemma":[0.00022349397,0.003261757,0.0032430338,0.000064552434,0.00013004692,0.001925429,0.00004457494,0.6437441,0.32546875,0.0018994199,0.019914033,0.000080813996],"about_ca_topic_score_codex":0.00036743522,"about_ca_topic_score_gemma":0.0003360486,"teacher_disagreement_score":0.0022890095,"about_ca_system_score_codex":0.0004993349,"about_ca_system_score_gemma":0.000479046,"threshold_uncertainty_score":0.0076574683},"labels":[],"label_agreement":null},{"id":"W3204115212","doi":"10.1109/tvlsi.2021.3109560","title":"Analog Circuit Design Using Symbolic Math Toolboxes: Demonstrative Examples","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Alberta Innovates; Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs","keywords":"Computer science; Analogue electronics; Electronic engineering; Electronic circuit; Representation (politics); Parasitic extraction; Circuit design; Computer engineering; Algorithm; Engineering; Electrical engineering","score_opus":0.044292664488729004,"score_gpt":0.24585190853968122,"score_spread":0.2015592440509522,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3204115212","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0060300967,0.00074158824,0.97441894,0.00018286824,0.000044466957,0.00009016456,0.00011279539,0.0013425438,0.017036542],"genre_scores_gemma":[0.1563583,0.0017463138,0.8331127,0.00010322258,0.00005399465,0.00032945964,0.00018332087,0.0002971699,0.007815355],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994419,0.00017578578,0.000037243903,0.000035299032,0.00027978225,0.000029886614],"domain_scores_gemma":[0.9990533,0.0006701334,0.000043114294,0.00008650109,0.00012977538,0.000017082364],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00082404504,0.00098045,0.00045300493,0.0007422769,0.00043086545,0.0007600326,0.0008695484,0.0009090568,0.010249307],"category_scores_gemma":[0.002374269,0.00032622888,0.0004720143,0.00073022215,0.0007008698,0.0007130927,0.00061793963,0.0008775908,0.0024589743],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020799173,0.00021031387,0.00053696736,0.0020571847,0.00008039838,0.001126738,0.0007091503,0.30516335,0.045311246,0.2917257,0.010715189,0.34215587],"study_design_scores_gemma":[0.00016694148,0.00036759942,0.00035908914,0.00031529256,0.000052772542,0.0012596893,0.00013545442,0.7297776,0.040881455,0.10182633,0.12479804,0.000059753176],"about_ca_topic_score_codex":0.0006244179,"about_ca_topic_score_gemma":0.0010506605,"teacher_disagreement_score":0.010249307,"about_ca_system_score_codex":0.00043865526,"about_ca_system_score_gemma":0.00036700655,"threshold_uncertainty_score":0.034287393},"labels":[],"label_agreement":null},{"id":"W3204736704","doi":"10.1109/tvlsi.2022.3223692","title":"List-GRAND: A Practical Way to Achieve Maximum Likelihood Decoding","year":2022,"lang":"en","type":"preprint","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Decoding methods; Computer science; Reliability (semiconductor); List decoding; Grand strategy; Maximum likelihood; Algorithm; Parallel computing; Mathematics; Statistics; Concatenated error correction code","score_opus":0.0280340564968689,"score_gpt":0.3054145827928697,"score_spread":0.2773805262960008,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3204736704","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007897986,0.0003674453,0.98004913,0.0002111327,0.00006684845,0.000078919504,0.00013699757,0.0055542914,0.0056372625],"genre_scores_gemma":[0.1668823,0.00033429087,0.82230943,0.00047292208,0.0000708029,0.00018369796,0.0006086215,0.0005428688,0.008594963],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992549,0.00020111405,0.000048719106,0.0001045686,0.00030948635,0.000081210936],"domain_scores_gemma":[0.9992918,0.00020024722,0.000052841075,0.00022048823,0.00019773052,0.000036837093],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00067610346,0.0009563504,0.0004980412,0.0008422586,0.0005984802,0.00082752784,0.0010917651,0.00077913626,0.0058416026],"category_scores_gemma":[0.0023535464,0.00032732583,0.00038700455,0.0007440428,0.00064173865,0.00116671,0.0018028154,0.00093636307,0.0033807887],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006787049,0.00013102412,0.001251141,0.0004899842,0.00009812224,0.00053614407,0.0003382676,0.06478651,0.09793903,0.1052915,0.026477473,0.7019822],"study_design_scores_gemma":[0.0001653578,0.0004745487,0.00047313518,0.000085421416,0.00005766644,0.00093508593,0.000088486195,0.70666677,0.17826574,0.056014802,0.056657158,0.000115802],"about_ca_topic_score_codex":0.0009089953,"about_ca_topic_score_gemma":0.0026903257,"teacher_disagreement_score":0.0058416026,"about_ca_system_score_codex":0.0004375677,"about_ca_system_score_gemma":0.0010615749,"threshold_uncertainty_score":0.019542158},"labels":[],"label_agreement":null},{"id":"W3208657910","doi":"10.1109/tvlsi.2022.3153605","title":"High-Throughput and Energy-Efficient VLSI Architecture for Ordered Reliability Bits GRAND","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":70,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Decoding methods; Code word; Code (set theory); Latency (audio); Code rate; Throughput; Algorithm; Parallel computing; Computer engineering; Wireless; Telecommunications","score_opus":0.010317694251055023,"score_gpt":0.23361488871180314,"score_spread":0.2232971944607481,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3208657910","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42026296,0.003005872,0.5143121,0.0009873462,0.000421242,0.00033963536,0.000869168,0.015042638,0.044759136],"genre_scores_gemma":[0.81292754,0.00042557114,0.1709378,0.000283271,0.00007182685,0.00014029337,0.00089615176,0.00013782989,0.014179605],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998443,0.000023237351,0.000010489669,0.000030917832,0.000058607755,0.000032371398],"domain_scores_gemma":[0.9997905,0.000045958233,0.000034496843,0.00003494498,0.000078181016,0.000015977479],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013695836,0.00042642042,0.00027770776,0.00047170822,0.00022830305,0.000557495,0.0012375383,0.00031240098,0.0044931937],"category_scores_gemma":[0.00041944673,0.00019725722,0.00018271821,0.00036630817,0.00015862926,0.00060385093,0.00038706153,0.0003281457,0.0013767352],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00083992723,0.0002944621,0.0038160488,0.0007229275,0.00015319363,0.00085900375,0.0003342861,0.043107737,0.48208207,0.03573731,0.03567896,0.39637405],"study_design_scores_gemma":[0.00029516252,0.0029493505,0.0035360055,0.00013694259,0.0002100233,0.0011823399,0.00013868122,0.5155684,0.38733274,0.009713802,0.07877779,0.00015883769],"about_ca_topic_score_codex":0.0011632473,"about_ca_topic_score_gemma":0.0026611583,"teacher_disagreement_score":0.0044931937,"about_ca_system_score_codex":0.00061038084,"about_ca_system_score_gemma":0.00062573183,"threshold_uncertainty_score":0.015031278},"labels":[],"label_agreement":null},{"id":"W3211638344","doi":"10.1109/tvlsi.2023.3301334","title":"Not All Fabrics Are Created Equal: Exploring eFPGA Parameters for IP Redaction","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Defense Advanced Research Projects Agency; Air Force Research Laboratory; New York University","keywords":"Redaction; Computer science; Art; Literature","score_opus":0.09702315885627953,"score_gpt":0.28010755576772955,"score_spread":0.18308439691145,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3211638344","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.907153,0.0020440011,0.07395325,0.0006893194,0.00011537626,0.00006765346,0.00018329395,0.0007445768,0.0150495665],"genre_scores_gemma":[0.991787,0.00024098318,0.0073324824,0.000041029245,0.0000070809165,0.000015573492,0.000049428974,0.000047935762,0.0004784198],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99943644,0.00013182849,0.000028327837,0.00009862186,0.00019639335,0.00010836132],"domain_scores_gemma":[0.9973023,0.0011578492,0.00047142676,0.0007115861,0.0002792216,0.000077638266],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009044687,0.0004294452,0.00017441141,0.0005735617,0.0003585638,0.0010818405,0.00052589807,0.0004402991,0.0018273733],"category_scores_gemma":[0.003346202,0.00016088173,0.00020210035,0.00029965377,0.00068589684,0.00184032,0.00044832542,0.0006693176,0.00038587576],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015484896,0.00032397197,0.017743964,0.00058232376,0.00012070856,0.001104301,0.000508765,0.16835092,0.5291705,0.045651965,0.003155817,0.23173828],"study_design_scores_gemma":[0.00007702861,0.0023008012,0.015299522,0.00020978521,0.00017984209,0.0019236512,0.0006032312,0.42178115,0.5064096,0.025487326,0.025634997,0.00009307787],"about_ca_topic_score_codex":0.0002377164,"about_ca_topic_score_gemma":0.00033293993,"teacher_disagreement_score":0.0018273733,"about_ca_system_score_codex":0.00057200005,"about_ca_system_score_gemma":0.00027819458,"threshold_uncertainty_score":0.006113112},"labels":[],"label_agreement":null},{"id":"W3214891352","doi":"10.1109/tvlsi.2021.3114580","title":"Corrections to “An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FPGA Implementation” [Apr 21 667-676]","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Field-programmable gate array; Multiplier (economics); Finite field; Computer science; Acronym; Parallel computing; Arithmetic; Mathematics; Computer hardware; Discrete mathematics; Philosophy","score_opus":0.0116421536651384,"score_gpt":0.24929810253830556,"score_spread":0.23765594887316716,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3214891352","genre_codex":"editorial","genre_gemma":"editorial","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"editorial","genre_consensus":"editorial","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014630867,0.003562443,0.0320896,0.06271809,0.86146015,0.00014925732,0.0019531007,0.006846943,0.029757373],"genre_scores_gemma":[0.027943477,0.005955867,0.058142927,0.05243193,0.096231654,0.0002788161,0.004669407,0.007130735,0.7472153],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9973489,0.00032577108,0.00027382124,0.00028177226,0.0016104514,0.00015935824],"domain_scores_gemma":[0.9878215,0.0016103288,0.00047488327,0.00060537626,0.009170365,0.0003174429],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014474184,0.0017243688,0.00097322615,0.0021147272,0.0025893436,0.0021907235,0.0026689463,0.0034716935,0.08696396],"category_scores_gemma":[0.019411482,0.0011645439,0.0014204511,0.0014845448,0.0015104618,0.002283631,0.0010314343,0.005891644,0.052371368],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008228329,0.000013232215,0.00006388179,0.00011403875,0.000014032819,0.00025094257,0.000051409872,0.00032160757,0.0009339274,0.0043234187,0.97936535,0.014465965],"study_design_scores_gemma":[0.00003393468,0.000048349764,0.0004123917,0.00009203436,0.000020901165,0.00041872496,0.00004875952,0.0014703445,0.002435334,0.0029266889,0.99204177,0.000050758095],"about_ca_topic_score_codex":0.01677583,"about_ca_topic_score_gemma":0.027645791,"teacher_disagreement_score":0.08696396,"about_ca_system_score_codex":0.0033588826,"about_ca_system_score_gemma":0.0030030808,"threshold_uncertainty_score":0.29092342},"labels":[],"label_agreement":null},{"id":"W3216491306","doi":"10.1109/tvlsi.2021.3102088","title":"High-Dimensional Many-Objective Bayesian Optimization for LDE-Aware Analog IC Sizing","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Sizing; Bayesian optimization; Computer science; Dimension (graph theory); Mathematical optimization; Computer engineering; Electronic engineering; Engineering; Artificial intelligence; Mathematics","score_opus":0.00880592322359947,"score_gpt":0.21828826331407286,"score_spread":0.2094823400904734,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3216491306","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008027548,0.00013173735,0.99032694,0.00006957135,0.000010322423,0.000021616444,0.000021552962,0.00014566207,0.0012450021],"genre_scores_gemma":[0.45207343,0.00023883786,0.5443079,0.00022370463,0.00003426273,0.00027085512,0.00023262955,0.00018548314,0.002432927],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995215,0.00015738374,0.000018084938,0.0000675081,0.00019676439,0.000038820323],"domain_scores_gemma":[0.9991683,0.00052987435,0.00008134714,0.000056666973,0.00012697214,0.00003691817],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009874001,0.0008123806,0.00091376394,0.00070340984,0.00033648027,0.00066861854,0.00093051913,0.00087300414,0.0020732149],"category_scores_gemma":[0.002559479,0.0006043936,0.00066716917,0.0006280102,0.00057324086,0.0008521671,0.0009287985,0.0010028492,0.00028904813],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023196724,0.000022818913,0.00029662004,0.00003315377,0.000020596324,0.00001559606,0.00001889715,0.9662171,0.0014780017,0.003695873,0.00039617193,0.027781976],"study_design_scores_gemma":[0.000003422943,0.000008196521,0.00004766745,0.000002381575,0.0000022062297,0.0000044365975,0.0000019788497,0.9983961,0.00022812115,0.0011528386,0.00015079007,0.0000018504422],"about_ca_topic_score_codex":0.0026738045,"about_ca_topic_score_gemma":0.0039377464,"teacher_disagreement_score":0.0026738045,"about_ca_system_score_codex":0.0006739172,"about_ca_system_score_gemma":0.000989123,"threshold_uncertainty_score":0.006935656},"labels":[],"label_agreement":null},{"id":"W4205150010","doi":"10.1109/tvlsi.2022.3140182","title":"A Receiver Front-End for VCSEL-Based Optical Links With 49 UI Turn-On Time","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Semiconductor Lasers and Optical Devices","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada; Concordia University","keywords":"Transimpedance amplifier; CMOS; Burst mode (computing); Vertical-cavity surface-emitting laser; Physics; Transceiver; Jitter; Bandwidth (computing); Amplifier; Offset (computer science); Computer science; Electrical engineering; Electronic engineering; Laser; Optoelectronics; Engineering; Optics; Operational amplifier; Telecommunications","score_opus":0.009144429560341566,"score_gpt":0.20510922715976787,"score_spread":0.1959647975994263,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4205150010","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5364243,0.0010927093,0.43328306,0.0003403138,0.0003858142,0.00028569673,0.00082992204,0.013033473,0.014324767],"genre_scores_gemma":[0.884325,0.00019534021,0.09186883,0.0003106329,0.00012878956,0.000109818226,0.00060837355,0.0003849029,0.022068368],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997621,0.000017050492,0.000010836898,0.000053070224,0.00010149424,0.00005535392],"domain_scores_gemma":[0.9996699,0.000107036976,0.000065390595,0.00003440411,0.00010183186,0.00002138854],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019876064,0.00054624287,0.00035471184,0.0004253847,0.00027620397,0.0007298458,0.001191768,0.0005652689,0.007885961],"category_scores_gemma":[0.00034683757,0.0002542914,0.00021438,0.00012943012,0.00014212092,0.00050779287,0.00033965943,0.00045426027,0.0026114797],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005930359,0.00010460799,0.0016915131,0.00021928125,0.000047954316,0.00031822032,0.00009672665,0.0033081302,0.9214596,0.0016792614,0.0023889206,0.068092726],"study_design_scores_gemma":[0.00007464653,0.00124809,0.0045414316,0.00004136866,0.00008112717,0.0008014023,0.000044521308,0.04774174,0.9272706,0.00028953401,0.017817367,0.00004816772],"about_ca_topic_score_codex":0.0006308573,"about_ca_topic_score_gemma":0.0009573436,"teacher_disagreement_score":0.007885961,"about_ca_system_score_codex":0.00049576623,"about_ca_system_score_gemma":0.00036333347,"threshold_uncertainty_score":0.026381195},"labels":[],"label_agreement":null},{"id":"W4206400559","doi":"10.1109/tvlsi.2021.3138303","title":"A Pre-Activation, Golden IC Free, Hardware Trojan Detection Approach","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"FedDev Ontario","keywords":"Integrated circuit; Hardware Trojan; Computer science; CMOS; Capacitance; Electronic circuit; Capacitive sensing; Electronic engineering; Electrical engineering; Embedded system; Computer hardware; Engineering; Physics","score_opus":0.012259401373821933,"score_gpt":0.21442492488653375,"score_spread":0.20216552351271183,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4206400559","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10402327,0.0013419229,0.87423635,0.00025592442,0.00016453244,0.00020944653,0.00018501261,0.004741383,0.014842142],"genre_scores_gemma":[0.68803936,0.0005384804,0.2975963,0.00032202006,0.00006517499,0.00010531443,0.00027644492,0.00022206218,0.012834834],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99933773,0.00006194864,0.00002848454,0.00016422577,0.000338077,0.00006953638],"domain_scores_gemma":[0.99928766,0.0001423113,0.00012882135,0.00016417292,0.0002483371,0.000028783099],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034115402,0.0007212266,0.0004662977,0.0011540524,0.0003264809,0.0006157244,0.0009565983,0.00063559244,0.0022359127],"category_scores_gemma":[0.0011927362,0.00028540118,0.0003949587,0.0004131337,0.00046627637,0.000892085,0.0005358684,0.00061536394,0.0011515685],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032820008,0.00012975292,0.004984582,0.0003959757,0.00007716628,0.0004664159,0.00031262447,0.017887736,0.47752073,0.013375672,0.003866648,0.48065448],"study_design_scores_gemma":[0.00004358895,0.0013375324,0.008593539,0.00010482575,0.00018680493,0.0031019282,0.00017161045,0.3630299,0.58947575,0.00719813,0.026641086,0.00011542814],"about_ca_topic_score_codex":0.00071082177,"about_ca_topic_score_gemma":0.0016416424,"teacher_disagreement_score":0.0022359127,"about_ca_system_score_codex":0.00044549306,"about_ca_system_score_gemma":0.00078710954,"threshold_uncertainty_score":0.007479906},"labels":[],"label_agreement":null},{"id":"W4211098742","doi":"10.1109/tvlsi.2022.3142235","title":"Analysis and Comparison of Low-Power 6-GHz <i>N</i>-Path-Filter-Based Harmonic Selection RF Receiver Front-End Architectures","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Baseband; Harmonic; Path (computing); Notation; Selection (genetic algorithm); Harmonics; Mathematics; Topology (electrical circuits); Algorithm; Computer science; Electrical engineering; Engineering; Combinatorics; Telecommunications; Physics; Arithmetic; Artificial intelligence; Quantum mechanics","score_opus":0.011334275021959439,"score_gpt":0.22552648688379515,"score_spread":0.2141922118618357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4211098742","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44406956,0.0014695658,0.50213015,0.0004504571,0.000118126394,0.00015444231,0.00032667947,0.0034658508,0.047815174],"genre_scores_gemma":[0.90711653,0.00054394786,0.07847548,0.00011325068,0.000068739486,0.00005433889,0.0003910602,0.00018154,0.013055129],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99962735,0.00007845146,0.000015529069,0.000056015688,0.0001683903,0.00005431443],"domain_scores_gemma":[0.99947244,0.00023761755,0.00007248371,0.000050175113,0.00014635382,0.000021054728],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004763099,0.0005956718,0.00036361624,0.0005484181,0.00028162432,0.0010651646,0.0009562352,0.00073705416,0.0068084924],"category_scores_gemma":[0.0007715222,0.00015188393,0.0003885338,0.00039931454,0.00017310552,0.00072646333,0.0001838226,0.00037079604,0.0018154831],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022009125,0.00044706062,0.005667581,0.0008403397,0.00034158968,0.00037538903,0.0005322263,0.18296023,0.46080807,0.030080145,0.005603644,0.31014287],"study_design_scores_gemma":[0.00010860295,0.0014127215,0.0061660754,0.00006466975,0.0002487801,0.00048254326,0.00010936292,0.78374326,0.18807329,0.0030446937,0.016497156,0.000048733054],"about_ca_topic_score_codex":0.0008970299,"about_ca_topic_score_gemma":0.0018029871,"teacher_disagreement_score":0.0068084924,"about_ca_system_score_codex":0.0009287799,"about_ca_system_score_gemma":0.0003441715,"threshold_uncertainty_score":0.022776663},"labels":[],"label_agreement":null},{"id":"W4213306896","doi":"10.1109/tvlsi.2022.3148207","title":"An Optimized M-Term Karatsuba-Like Binary Polynomial Multiplier for Finite Field Arithmetic","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Multiplier (economics); Field-programmable gate array; Finite field; Galois theory; Computer science; Arithmetic; Polynomial basis; Binary number; Finite field arithmetic; Parallel computing; Mathematics; Computer hardware; Discrete mathematics","score_opus":0.01268377404268676,"score_gpt":0.2497380834496077,"score_spread":0.23705430940692096,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4213306896","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.079326846,0.0006875279,0.9076595,0.00018787077,0.0001333566,0.00015544258,0.0000965559,0.00090283726,0.010850184],"genre_scores_gemma":[0.46513578,0.0003251755,0.5275098,0.00010964404,0.000056167682,0.000102911305,0.00015197125,0.000038805207,0.006569728],"study_design_codex":"bench_or_experimental","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9998702,0.000022950648,0.000009238439,0.000030744766,0.00005077001,0.000016071426],"domain_scores_gemma":[0.9998778,0.000022466833,0.000022790708,0.00001816318,0.00004962089,0.00000923481],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016309867,0.00035257472,0.00025029076,0.00042263075,0.0004033592,0.00047369875,0.00057704386,0.00035149892,0.003731442],"category_scores_gemma":[0.00043527756,0.0001555816,0.00024613988,0.00045709015,0.0001619363,0.0006504426,0.00023151927,0.00032835503,0.0010126628],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007346259,0.00015893477,0.0010716383,0.00046612814,0.00007503709,0.0004271151,0.00017457732,0.029950453,0.5093774,0.044685468,0.0038927584,0.40898582],"study_design_scores_gemma":[0.0002947384,0.002559761,0.0024955175,0.00015082426,0.00019000962,0.003020861,0.0001397181,0.46028078,0.43302894,0.017351637,0.08035664,0.00013051383],"about_ca_topic_score_codex":0.00034274947,"about_ca_topic_score_gemma":0.00093128765,"teacher_disagreement_score":0.003731442,"about_ca_system_score_codex":0.00036200017,"about_ca_system_score_gemma":0.00062829605,"threshold_uncertainty_score":0.012482882},"labels":[],"label_agreement":null},{"id":"W4214920551","doi":"10.1109/tvlsi.2022.3151896","title":"A Fully Pipelined FPGA Architecture for Multiscale BRISK Descriptors With a Novel Hardware-Aware Sampling Pattern","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Image and Video Retrieval Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada; University of Victoria","keywords":"Field-programmable gate array; Computer science; Stratix; Frame rate; Binary number; Sampling (signal processing); Scalability; Computer hardware; Artificial intelligence; Pattern recognition (psychology); Computer vision; Mathematics; Arithmetic","score_opus":0.02578050125467761,"score_gpt":0.26868923756160673,"score_spread":0.2429087363069291,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4214920551","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.098176815,0.0008236099,0.88624775,0.00019849859,0.00016523528,0.0002442056,0.00031350073,0.0059430944,0.007887307],"genre_scores_gemma":[0.49587363,0.0003147511,0.4956853,0.00019489104,0.000058056365,0.00015435054,0.0006115964,0.000099806944,0.007007665],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99988854,0.000010388348,0.00000777509,0.000026878848,0.000047435013,0.000018952383],"domain_scores_gemma":[0.9998915,0.000019138264,0.00001879138,0.000027013431,0.000032909084,0.000010593796],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011514455,0.00035717982,0.0002563391,0.0005093147,0.00016889318,0.00036636702,0.0009019657,0.00024566514,0.004105515],"category_scores_gemma":[0.0002663486,0.00018372378,0.000216446,0.000539164,0.00014625672,0.0006500472,0.00023844346,0.00027196683,0.0009521596],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006174442,0.00016429894,0.0014318994,0.00030572378,0.00006268838,0.00029691684,0.00006547394,0.015371418,0.37745133,0.009225824,0.008041261,0.58696574],"study_design_scores_gemma":[0.00038453424,0.0028825004,0.0070379926,0.000064375294,0.00013489118,0.0021279566,0.00006115618,0.6109329,0.3052245,0.005651245,0.06538246,0.00011553732],"about_ca_topic_score_codex":0.0011302135,"about_ca_topic_score_gemma":0.0020691138,"teacher_disagreement_score":0.004105515,"about_ca_system_score_codex":0.00037233907,"about_ca_system_score_gemma":0.00046355708,"threshold_uncertainty_score":0.013734281},"labels":[],"label_agreement":null},{"id":"W4226227872","doi":"10.1109/tvlsi.2022.3155052","title":"A 4th-Order 4-Bit Continuous-Time ΔΣ ADC Based on Active–Passive Integrators With a Resistance Feedback DAC","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada; Mitacs","keywords":"Integrator; Effective number of bits; Electronic engineering; Delta-sigma modulation; Noise shaping; Operational amplifier; Digital biquad filter; Successive approximation ADC; Bandwidth (computing); Figure of merit; Amplifier; Computer science; Engineering; Electrical engineering; Capacitor; CMOS; Low-pass filter; Telecommunications","score_opus":0.0053160216506827574,"score_gpt":0.18337311306093385,"score_spread":0.17805709141025108,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4226227872","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11381587,0.002617052,0.86413485,0.00037173857,0.0005567651,0.00048022522,0.00042510478,0.0045813276,0.013017079],"genre_scores_gemma":[0.5623151,0.0007864057,0.42508993,0.00038070403,0.00019444349,0.00016038277,0.00034305002,0.00006918221,0.010660682],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995024,0.000050742812,0.000039467133,0.00009929685,0.0002643208,0.000043799686],"domain_scores_gemma":[0.9996718,0.000060368773,0.00004996311,0.000053478005,0.00013219143,0.00003227624],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035307725,0.0005794835,0.00050098536,0.00080097,0.0003322623,0.00069781294,0.0016030059,0.00079460244,0.0028983431],"category_scores_gemma":[0.0005419592,0.00041826564,0.00035499464,0.0005900891,0.00021812764,0.0008308898,0.00035722,0.000676067,0.0011583837],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052748085,0.00013933997,0.0010434644,0.0005472002,0.00007472357,0.00034677683,0.00008986758,0.005255768,0.7821008,0.0038210317,0.0018353522,0.20421825],"study_design_scores_gemma":[0.00029212207,0.0027218207,0.004209931,0.00015743752,0.00032012135,0.004567628,0.000055721914,0.19289877,0.71801275,0.0012011916,0.07536333,0.00019920425],"about_ca_topic_score_codex":0.0006409376,"about_ca_topic_score_gemma":0.001598655,"teacher_disagreement_score":0.0028983431,"about_ca_system_score_codex":0.00047043074,"about_ca_system_score_gemma":0.00074993045,"threshold_uncertainty_score":0.009695888},"labels":[],"label_agreement":null},{"id":"W4241818016","doi":"10.1109/tvlsi.2016.2529040","title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Very-large-scale integration; Computer science; Scale (ratio); Computer architecture; Embedded system; Geography","score_opus":0.014511902391248502,"score_gpt":0.24253111909895483,"score_spread":0.22801921670770633,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241818016","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03742043,0.05546018,0.4629563,0.018108696,0.04104248,0.00037805643,0.0020192808,0.0049792803,0.37763524],"genre_scores_gemma":[0.31908655,0.042569913,0.1447629,0.0033265895,0.005210788,0.0002281457,0.0050177434,0.0006952121,0.47910208],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994772,0.000066823915,0.000041064795,0.00004540831,0.00032300397,0.00004645899],"domain_scores_gemma":[0.99887353,0.00015320316,0.00003321815,0.00018270907,0.0006964922,0.000060855153],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006860079,0.00052381714,0.00069548195,0.0008053861,0.00053305,0.0021245657,0.00060291355,0.0011698245,0.037677392],"category_scores_gemma":[0.0015147547,0.0002537373,0.00043760694,0.0011221915,0.0005313506,0.0012364832,0.0006484579,0.0012759026,0.011784093],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003379772,0.00019160325,0.0027015584,0.0005318852,0.0001512048,0.00040838693,0.00018227201,0.0070866034,0.028406555,0.061604843,0.25583363,0.6425635],"study_design_scores_gemma":[0.00006169127,0.0002897837,0.004263743,0.00020881117,0.00016245504,0.0008701665,0.00015830965,0.05202946,0.018782655,0.03563082,0.88748485,0.000057446956],"about_ca_topic_score_codex":0.002508269,"about_ca_topic_score_gemma":0.0045032147,"teacher_disagreement_score":0.037677392,"about_ca_system_score_codex":0.0006405642,"about_ca_system_score_gemma":0.0010064092,"threshold_uncertainty_score":0.12604338},"labels":[],"label_agreement":null},{"id":"W4242401494","doi":"10.1109/tvlsi.2013.2265309","title":"Litho-Friendly Decomposition Method for Self-Aligned Triple Patterning","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Photolithography Techniques","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Multiple patterning; Robustness (evolution); Overlay; Lithography; Computer science; Decomposition; Resist; Nanotechnology; Materials science; Layer (electronics); Optoelectronics","score_opus":0.007442925275417483,"score_gpt":0.27265883161133686,"score_spread":0.2652159063359194,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242401494","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0111323055,0.00006963377,0.9866215,0.000022121345,0.000020595679,0.000028869867,0.00002457469,0.00029085157,0.0017895561],"genre_scores_gemma":[0.1996682,0.00016591587,0.7964955,0.000049676597,0.000014499117,0.00012982165,0.00017583439,0.0001582323,0.0031423136],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971515,0.00003498556,0.000016722264,0.00004618032,0.00015571671,0.000031245025],"domain_scores_gemma":[0.99975926,0.00006508361,0.000030181574,0.000058698697,0.00006932754,0.00001746424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002106847,0.00041568096,0.00028147962,0.00038457703,0.00021597042,0.00037989992,0.0003978027,0.00033125872,0.002117222],"category_scores_gemma":[0.00046064256,0.00025440028,0.00041411418,0.00026138165,0.00024813428,0.0003505669,0.00058730366,0.0007386421,0.0009181345],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006913037,0.000064440035,0.00033157304,0.00021462423,0.000025525434,0.00024402633,0.00012029298,0.055572804,0.77767944,0.019178044,0.0015647897,0.14493535],"study_design_scores_gemma":[0.000021983933,0.00016183144,0.00038112391,0.000021151604,0.00002294199,0.0005006367,0.000049155788,0.6873333,0.29445347,0.006574438,0.010458124,0.000021840642],"about_ca_topic_score_codex":0.00018987757,"about_ca_topic_score_gemma":0.00031027518,"teacher_disagreement_score":0.002117222,"about_ca_system_score_codex":0.00016767433,"about_ca_system_score_gemma":0.00031859888,"threshold_uncertainty_score":0.00708282},"labels":[],"label_agreement":null},{"id":"W4285060517","doi":"10.1109/tvlsi.2022.3180554","title":"Memory Optimized Hardware Implementation of Open FEC Encoder","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Optical Network Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Computer science; Encoder; Overhead (engineering); Computer hardware; Encoding (memory); Error detection and correction; Parity bit; Embedded system; Power consumption; Power (physics); Parallel computing; Algorithm","score_opus":0.015657168105399074,"score_gpt":0.26601144815293815,"score_spread":0.25035428004753907,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285060517","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18911366,0.0014855489,0.78006715,0.00033346223,0.0002714365,0.0002522654,0.00036222296,0.0074709742,0.020643372],"genre_scores_gemma":[0.7400784,0.00028032452,0.25012892,0.00017071179,0.000055325523,0.000114802344,0.0003625972,0.00006953685,0.008739361],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973625,0.000025061781,0.00002334505,0.00004205513,0.0001147591,0.000058476646],"domain_scores_gemma":[0.9997335,0.000050543757,0.00003253695,0.000060132716,0.00011311233,0.000010172444],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013453825,0.00032253456,0.00022454756,0.000467153,0.00025970218,0.00054203876,0.00111434,0.00027088614,0.0041685556],"category_scores_gemma":[0.00046210928,0.00015674783,0.00015215034,0.00030350857,0.00013212561,0.0006848625,0.00034388894,0.00036143977,0.0007478936],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000798064,0.00024625898,0.002596343,0.00043548868,0.00009336788,0.0006152099,0.00022585024,0.039348334,0.3156496,0.02368223,0.00971956,0.60658973],"study_design_scores_gemma":[0.00017588478,0.0011903082,0.0029468325,0.00007632204,0.00012790339,0.0016379302,0.00011502685,0.3422556,0.6067309,0.005215041,0.039441023,0.00008727546],"about_ca_topic_score_codex":0.0012596402,"about_ca_topic_score_gemma":0.003297678,"teacher_disagreement_score":0.0041685556,"about_ca_system_score_codex":0.00041270565,"about_ca_system_score_gemma":0.0007256119,"threshold_uncertainty_score":0.0139452815},"labels":[],"label_agreement":null},{"id":"W4285152215","doi":"10.1109/tvlsi.2022.3187659","title":"Ultra-Low Power SAR ADC Using Statistical Characteristics of Low-Activity Signals","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Newfoundland and Labrador; Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Successive approximation ADC; Comparator; Computer science; Histogram; Energy (signal processing); Analog-to-digital converter; Analog signal; Electronic engineering; Digital-to-analog converter; Artificial intelligence; Digital signal processing; Engineering; Mathematics; Computer hardware; Electrical engineering; Voltage","score_opus":0.013846940335249757,"score_gpt":0.22665029427448274,"score_spread":0.212803353939233,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285152215","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07781192,0.00094898575,0.9156634,0.00012444222,0.000064623586,0.000051584662,0.00005415541,0.0010052255,0.0042756093],"genre_scores_gemma":[0.6999057,0.0006829692,0.29544804,0.00013101009,0.00007202906,0.000047833943,0.00013165687,0.00006490958,0.0035159078],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997316,0.000029348717,0.000021102027,0.000052444837,0.00014902193,0.000016552054],"domain_scores_gemma":[0.99954563,0.00015921453,0.00007922392,0.00007095887,0.00013258833,0.000012281733],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002283993,0.00034779843,0.00022907014,0.0004894436,0.00016197536,0.00047350395,0.0004557282,0.00025133317,0.0013791852],"category_scores_gemma":[0.0010837885,0.00014882641,0.00022087514,0.0005504117,0.00020023136,0.000945075,0.00021371082,0.00036189298,0.0004159487],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003103003,0.00008218015,0.0021804876,0.00033771776,0.00004719835,0.00015978648,0.000117557436,0.016385004,0.53020155,0.0063717472,0.00066480885,0.4431416],"study_design_scores_gemma":[0.000048717207,0.00080250076,0.0039552376,0.000046431207,0.00011333216,0.0015385242,0.00007915165,0.40698233,0.57165647,0.0026831299,0.012044641,0.000049576265],"about_ca_topic_score_codex":0.00032372648,"about_ca_topic_score_gemma":0.00077297416,"teacher_disagreement_score":0.0013791852,"about_ca_system_score_codex":0.00017862965,"about_ca_system_score_gemma":0.0003094902,"threshold_uncertainty_score":0.0046138763},"labels":[],"label_agreement":null},{"id":"W4285309784","doi":"10.1109/tvlsi.2022.3170596","title":"Hardware-Efficient, On-the-Fly, On-Implant Spike Sorter Dedicated to Brain-Implantable Microsystems","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Spike (software development); Brain implant; Channel (broadcasting); Computer science; CMOS; Computer hardware; Algorithm; Artificial intelligence; Pattern recognition (psychology); Electrical engineering; Engineering; Telecommunications","score_opus":0.016065468236795107,"score_gpt":0.23174697515845163,"score_spread":0.21568150692165652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285309784","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039291207,0.0003589131,0.9448183,0.00032155367,0.00013942974,0.00018569482,0.00039782765,0.010481099,0.0040060347],"genre_scores_gemma":[0.2828701,0.00042109375,0.7028971,0.0004588025,0.000101955084,0.00024985085,0.0008020804,0.0005953079,0.011603681],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995968,0.00002750569,0.000024380288,0.0000692646,0.0002433027,0.000038702885],"domain_scores_gemma":[0.9994492,0.00013475517,0.000085469546,0.00014255029,0.00014827141,0.000039891183],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003737126,0.0005348871,0.00050866825,0.00052573613,0.00026962179,0.0006698607,0.002098858,0.00062886614,0.0054386896],"category_scores_gemma":[0.00086306327,0.00025807752,0.00027519697,0.00040448402,0.00025877554,0.00091145834,0.00065616454,0.000750991,0.0019082996],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00063822843,0.00024222919,0.001939525,0.0003127849,0.000069289374,0.00013711934,0.00014069416,0.008298977,0.32778493,0.0050145625,0.014369816,0.64105195],"study_design_scores_gemma":[0.00013759088,0.0006215411,0.007367565,0.000044390843,0.000102091595,0.0015811546,0.000092499766,0.3040698,0.61631244,0.0039638663,0.06560073,0.000106217594],"about_ca_topic_score_codex":0.0010044393,"about_ca_topic_score_gemma":0.002938075,"teacher_disagreement_score":0.0054386896,"about_ca_system_score_codex":0.00058889156,"about_ca_system_score_gemma":0.0011148885,"threshold_uncertainty_score":0.018194199},"labels":[],"label_agreement":null},{"id":"W4288821692","doi":"10.1109/tvlsi.2018.2889286","title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Very-large-scale integration; Computer science; Scale (ratio); Parallel computing; Computer architecture; Embedded system","score_opus":0.015491888474873051,"score_gpt":0.25037215036191374,"score_spread":0.2348802618870407,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4288821692","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02237773,0.07119425,0.54722047,0.010818072,0.064297564,0.00038070898,0.0011095663,0.004311557,0.27829006],"genre_scores_gemma":[0.29248235,0.05368056,0.20899862,0.0038084479,0.007501958,0.0002521834,0.0034331696,0.0006735876,0.4291692],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993123,0.000116818715,0.00006388392,0.000068278896,0.00038195518,0.000056848476],"domain_scores_gemma":[0.9988949,0.0001613373,0.000035419416,0.00019179865,0.0006533115,0.00006334398],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00079747883,0.0006860289,0.0008851683,0.0005682814,0.00049646024,0.0020813013,0.0007481107,0.0015192522,0.024948644],"category_scores_gemma":[0.0015831717,0.0002833204,0.00041622657,0.0009354379,0.0006209121,0.0009733601,0.0006599281,0.0014816914,0.01078027],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043504962,0.00023084103,0.0020221253,0.00073606963,0.00020777287,0.0004030195,0.00017027579,0.009943354,0.039709497,0.07585835,0.23909515,0.6311885],"study_design_scores_gemma":[0.00006800081,0.00030838413,0.0021766415,0.00019628015,0.00015077146,0.0007051911,0.00010155338,0.03909197,0.013675103,0.027844088,0.91563165,0.00005046432],"about_ca_topic_score_codex":0.0016499676,"about_ca_topic_score_gemma":0.0025877492,"teacher_disagreement_score":0.97505134,"about_ca_system_score_codex":0.00053617696,"about_ca_system_score_gemma":0.0008755123,"threshold_uncertainty_score":0.08346158},"labels":[],"label_agreement":null},{"id":"W4296437373","doi":"10.1109/tvlsi.2022.3203307","title":"Design and Implementation of a Secure RISC-V Microprocessor","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Microprocessor; NIST; Side channel attack; Power analysis; Embedded system; Reduced instruction set computing; Cryptography; Random number generation; Encryption; Advanced Encryption Standard; CMOS; Key (lock); Computer hardware; Instruction set; Operating system; Computer security; Engineering; Electronic engineering","score_opus":0.014063146294325013,"score_gpt":0.2701678365108595,"score_spread":0.2561046902165345,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4296437373","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3354796,0.0010898053,0.61398506,0.00070273556,0.0003386063,0.0018210667,0.00070308545,0.018988777,0.026891302],"genre_scores_gemma":[0.8088296,0.0002223349,0.18416451,0.00027113446,0.000033985685,0.00037618028,0.00030896033,0.00021679755,0.005576505],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995072,0.00004943324,0.000047504138,0.00008663195,0.00022561086,0.000083706414],"domain_scores_gemma":[0.9996172,0.000045055753,0.000058435904,0.00008507718,0.00017019112,0.000024026296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022334608,0.00041384363,0.00029054118,0.00047395733,0.00028155398,0.000563483,0.0012091623,0.00046339026,0.0027869272],"category_scores_gemma":[0.00055036525,0.00029647336,0.00022000623,0.00028456922,0.00021584114,0.0004039353,0.00023477158,0.00039660808,0.0018434356],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00093151163,0.00046230384,0.005661187,0.0010337444,0.00021646646,0.0014334432,0.00038558585,0.07619946,0.6533348,0.026438352,0.0131548485,0.22074835],"study_design_scores_gemma":[0.00025483366,0.002840386,0.00383738,0.00008696083,0.00016022498,0.0014280573,0.000058337093,0.3178633,0.627029,0.002191381,0.044154815,0.00009532042],"about_ca_topic_score_codex":0.00064258627,"about_ca_topic_score_gemma":0.0006434007,"teacher_disagreement_score":0.0027869272,"about_ca_system_score_codex":0.0004348773,"about_ca_system_score_gemma":0.0009895859,"threshold_uncertainty_score":0.009323239},"labels":[],"label_agreement":null},{"id":"W4301509430","doi":"10.1109/tvlsi.2017.2760503","title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Very-large-scale integration; Computer science; Scale (ratio); Computer architecture; Parallel computing; Electronic engineering; Embedded system; Engineering; Physics","score_opus":0.024449206273598846,"score_gpt":0.2750310020746216,"score_spread":0.25058179580102274,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4301509430","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023772528,0.06436314,0.56497574,0.010798082,0.05959092,0.00034324106,0.0010184308,0.0040858723,0.27105212],"genre_scores_gemma":[0.32605127,0.0504445,0.21050534,0.0037555883,0.0070034936,0.00023076333,0.003130245,0.00064525695,0.39823353],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99932575,0.00010301011,0.000062045394,0.00006603212,0.0003858393,0.000057293364],"domain_scores_gemma":[0.99896574,0.00014062758,0.00003335789,0.00018441128,0.0006156864,0.000060260812],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0007662873,0.0006809378,0.0008662872,0.0005663802,0.00050255796,0.0021927143,0.00077514723,0.0015735128,0.024687331],"category_scores_gemma":[0.0015384839,0.00027866787,0.00041870345,0.0009271853,0.0006374023,0.0010339328,0.00068425253,0.0014579367,0.010498118],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043223042,0.0002409534,0.0021285864,0.0007394574,0.00020417277,0.00043797237,0.00017497831,0.011560962,0.044131566,0.087449096,0.2105624,0.6419377],"study_design_scores_gemma":[0.0000683769,0.00031126893,0.0022477887,0.00019138354,0.00015417351,0.00082646153,0.00011478869,0.04587956,0.016731799,0.03546581,0.89795285,0.000055744407],"about_ca_topic_score_codex":0.0014542498,"about_ca_topic_score_gemma":0.0022697935,"teacher_disagreement_score":0.97531265,"about_ca_system_score_codex":0.00055488327,"about_ca_system_score_gemma":0.0008706909,"threshold_uncertainty_score":0.0825873},"labels":[],"label_agreement":null},{"id":"W4312386427","doi":"10.1109/tvlsi.2022.3223123","title":"Blocker-Tolerant Inductor-Less Harmonic Selection Wideband Receiver Front-End for 5G Applications","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Local oscillator; Baseband; RF front end; Wideband; Electrical engineering; Noise figure; Radio frequency; Frequency multiplier; Bandwidth (computing); CMOS; Electronic engineering; Harmonics; Amplifier; Physics; Engineering; Telecommunications","score_opus":0.018042550646208324,"score_gpt":0.2221212390074019,"score_spread":0.20407868836119358,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312386427","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20111255,0.0016856745,0.77262086,0.0005267622,0.00025517392,0.00011610396,0.0002935936,0.005019191,0.018370047],"genre_scores_gemma":[0.84593624,0.00052237697,0.12777291,0.0009878711,0.00021998062,0.000070800146,0.00057793804,0.00015183563,0.023760153],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975747,0.00002803962,0.000010506218,0.00003899418,0.00012044996,0.000044558117],"domain_scores_gemma":[0.9998228,0.00003000077,0.00004945777,0.000023180586,0.000061280705,0.000013362113],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021445361,0.00041593105,0.00042081805,0.00028543957,0.00022130305,0.0006196157,0.0009340927,0.00081172166,0.0032662149],"category_scores_gemma":[0.00019803138,0.00016972587,0.00034454773,0.00016712683,0.00014208865,0.0003934878,0.00030767825,0.0005267245,0.0027707182],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033618507,0.000062456864,0.0015922317,0.00018749098,0.000075272736,0.00030208923,0.00012140035,0.0023250687,0.9296415,0.003458709,0.0022750285,0.059622474],"study_design_scores_gemma":[0.000097843935,0.0016011307,0.003956808,0.000064060136,0.00020474741,0.0019725035,0.000066140594,0.053942565,0.87682,0.0010049248,0.06020245,0.00006675801],"about_ca_topic_score_codex":0.00036365056,"about_ca_topic_score_gemma":0.00075900485,"teacher_disagreement_score":0.0032662149,"about_ca_system_score_codex":0.00034589332,"about_ca_system_score_gemma":0.0002584402,"threshold_uncertainty_score":0.010926604},"labels":[],"label_agreement":null},{"id":"W4312576493","doi":"10.1109/tvlsi.2022.3214793","title":"A Robust Integrated Power Delivery Methodology for 3-D ICs","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; Fonds de recherche du Québec","keywords":"Notation; Integrated circuit; Computer science; Power (physics); Dimension (graph theory); Power domains; Electronic engineering; Topology (electrical circuits); Voltage; Mathematics; Electrical engineering; Engineering; Physics; Arithmetic","score_opus":0.047473075573310444,"score_gpt":0.24547618399402818,"score_spread":0.19800310842071772,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312576493","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0047988445,0.00025866722,0.99093634,0.0000757207,0.000042171658,0.00005326103,0.00003086857,0.0005188189,0.0032852811],"genre_scores_gemma":[0.21801859,0.00069408875,0.7744853,0.00015872788,0.000043596585,0.00020735273,0.00013384162,0.0001902001,0.0060682795],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995921,0.000047046306,0.000020478308,0.00007023141,0.00024521473,0.000024891375],"domain_scores_gemma":[0.99982977,0.00003290843,0.000033115615,0.000045826768,0.000051409126,0.0000070056867],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028635896,0.0005207818,0.0002921138,0.00036658903,0.00030852744,0.0007970952,0.0008945994,0.00057453994,0.0019053194],"category_scores_gemma":[0.00054810144,0.00031280395,0.00045334408,0.00028624266,0.00037820736,0.0007008507,0.0006888033,0.00073489285,0.0008135018],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005690703,0.00008695709,0.00026959498,0.00043424344,0.00006293798,0.00026612676,0.00018590462,0.1191416,0.5505424,0.107909165,0.0034508733,0.21759342],"study_design_scores_gemma":[0.00004225662,0.00044125185,0.00035262934,0.00005296656,0.000058670583,0.0007255408,0.00004047477,0.58485687,0.32419902,0.020211417,0.06896585,0.000052991214],"about_ca_topic_score_codex":0.00033078695,"about_ca_topic_score_gemma":0.0003251304,"teacher_disagreement_score":0.0019053194,"about_ca_system_score_codex":0.0005452551,"about_ca_system_score_gemma":0.0005228417,"threshold_uncertainty_score":0.006373942},"labels":[],"label_agreement":null},{"id":"W4313467232","doi":"10.1109/tvlsi.2022.3212271","title":"Enhancing Strong PUF Security With Nonmonotonic Response Quantization","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Physical unclonable function; Ring oscillator; Quantization (signal processing); Computer science; Uniqueness; Microcontroller; Hardware security module; Cryptography; Field-programmable gate array; Algorithm; Embedded system; Electronic engineering; Mathematics; CMOS; Engineering","score_opus":0.0092211807055336,"score_gpt":0.22338292708283117,"score_spread":0.21416174637729757,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4313467232","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19720098,0.00049525365,0.7930039,0.00057114894,0.000114718976,0.00009692679,0.00006448489,0.0018875718,0.0065650507],"genre_scores_gemma":[0.9692355,0.00010068346,0.02970474,0.00010841791,0.000020786918,0.00002604331,0.000015124464,0.000037753525,0.00075094315],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992036,0.00017556228,0.00005821458,0.00016282834,0.0002849904,0.00011471853],"domain_scores_gemma":[0.99832815,0.00073613104,0.00025428462,0.00045317478,0.00018219237,0.00004599582],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009109978,0.0004639916,0.0002848803,0.00025379632,0.00030634645,0.0005323924,0.0007427577,0.00047249015,0.0019625328],"category_scores_gemma":[0.0030461764,0.000209378,0.00022625804,0.0001885609,0.0010754372,0.0014936158,0.0010613312,0.00097019365,0.0003110574],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006530263,0.00018816386,0.0022378205,0.00027108818,0.000039075392,0.00035290854,0.00022968873,0.106075086,0.6703198,0.10350429,0.0011119974,0.115017116],"study_design_scores_gemma":[0.00006980554,0.00044957173,0.00062118046,0.00002848837,0.000025454967,0.0003057136,0.00004733542,0.6985723,0.27330816,0.021899182,0.0046251514,0.000047668203],"about_ca_topic_score_codex":0.0002464386,"about_ca_topic_score_gemma":0.00031550217,"teacher_disagreement_score":0.0019625328,"about_ca_system_score_codex":0.0004929256,"about_ca_system_score_gemma":0.00039467364,"threshold_uncertainty_score":0.0065653324},"labels":[],"label_agreement":null},{"id":"W4319998019","doi":"10.1109/tvlsi.2023.3238286","title":"A Power-Proportional, Dual-Bandwidth, and Constant-Delay Receiver Front-End for Energy-Efficient Dual-Rate Optical Links","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada; Concordia University","keywords":"Transimpedance amplifier; Bandwidth (computing); CMOS; Electronic engineering; Computer science; Amplifier; Low-power electronics; Physics; Offset (computer science); Electrical engineering; Operational amplifier; Optoelectronics; Power (physics); Engineering; Telecommunications","score_opus":0.011415387672467678,"score_gpt":0.22938122876566533,"score_spread":0.21796584109319767,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4319998019","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21984251,0.0011616526,0.76875705,0.00038280978,0.00020107624,0.00012466058,0.00016296234,0.0026296575,0.0067375978],"genre_scores_gemma":[0.6817653,0.00036808985,0.30366987,0.00043619657,0.00015125074,0.00008154021,0.0002199978,0.0001366129,0.013171251],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996376,0.00003121062,0.000013534427,0.000078646575,0.00019436277,0.0000446377],"domain_scores_gemma":[0.9997048,0.000065333035,0.000075276505,0.000036500758,0.00009860244,0.000019502897],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029913167,0.00053427386,0.00033151245,0.00045982437,0.00027159162,0.00069131283,0.0015975398,0.00084810256,0.0023508104],"category_scores_gemma":[0.00044074972,0.00032399758,0.00026411418,0.00020211864,0.0002449462,0.0010335959,0.0004981407,0.00076314027,0.0012373404],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002724624,0.00009453316,0.0005241348,0.00010350691,0.000022830905,0.00015964868,0.000050515097,0.001956787,0.94322455,0.0025036018,0.00078589737,0.050301548],"study_design_scores_gemma":[0.00006798462,0.00085017865,0.0010762948,0.000027001903,0.000057263205,0.000988212,0.000023864664,0.072824694,0.9070044,0.00063278415,0.016391976,0.000055311917],"about_ca_topic_score_codex":0.00022817882,"about_ca_topic_score_gemma":0.00053502806,"teacher_disagreement_score":0.0023508104,"about_ca_system_score_codex":0.0003930514,"about_ca_system_score_gemma":0.00028690576,"threshold_uncertainty_score":0.007864237},"labels":[],"label_agreement":null},{"id":"W4321484263","doi":"10.1109/tvlsi.2023.3244489","title":"A Single-TSV and Single-DCDL Approach for Skew Compensation of Multi-Dies Clock Synchronization in 3-D-ICs","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Die (integrated circuit); Skew; Clock skew; Synchronization (alternating current); Topology (electrical circuits); Compensation (psychology); Electronic engineering; Engineering; Computer science; Clock signal; Electrical engineering; Jitter; Telecommunications","score_opus":0.031229794861225273,"score_gpt":0.2326991546633175,"score_spread":0.20146935980209224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321484263","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10514861,0.00060587586,0.88765764,0.00011054758,0.00009952334,0.000071112285,0.0000816958,0.0011502252,0.005074795],"genre_scores_gemma":[0.7623339,0.00026407745,0.23443978,0.000080021375,0.000035316767,0.000046430272,0.00010782233,0.0000841777,0.002608471],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972457,0.00004453256,0.000015961226,0.00006742556,0.00011227272,0.000035166897],"domain_scores_gemma":[0.99978656,0.000029802695,0.000045825313,0.000068074325,0.000055930974,0.000013940456],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020993232,0.00030847482,0.00019891307,0.0005641529,0.00035684695,0.00055924966,0.00065347605,0.00033128116,0.0010897985],"category_scores_gemma":[0.0003880465,0.00018425728,0.00023950914,0.00039338932,0.00022049238,0.00058954133,0.00047894646,0.000322399,0.00028324427],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019535,0.00008219425,0.0021787495,0.00022453874,0.000058544163,0.0002327961,0.00020277513,0.04205891,0.63159096,0.018522942,0.0015480944,0.30310413],"study_design_scores_gemma":[0.000046988913,0.0006692607,0.0019719235,0.000030365358,0.00006289947,0.00076072844,0.00011929961,0.35377744,0.61383027,0.0044803713,0.024199456,0.000050894178],"about_ca_topic_score_codex":0.0005462577,"about_ca_topic_score_gemma":0.0019579513,"teacher_disagreement_score":0.0010897985,"about_ca_system_score_codex":0.00052008184,"about_ca_system_score_gemma":0.00065042306,"threshold_uncertainty_score":0.0037734509},"labels":[],"label_agreement":null},{"id":"W4322706956","doi":"10.1109/tvlsi.2023.3247739","title":"An Energy-Efficient Binary-Interfaced Stochastic Multiplier Using Parallel Datapaths","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; Natural Science Foundation of Anhui Province; Natural Sciences and Engineering Research Council of Canada","keywords":"Stochastic computing; Computer science; Binary number; Multiplier (economics); Parallel computing; Adder; Multiplication (music); Computer hardware; Arithmetic; Algorithm; Mathematics; Latency (audio)","score_opus":0.030707753845448955,"score_gpt":0.2900660019154152,"score_spread":0.25935824806996627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4322706956","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1282789,0.00056157575,0.8622795,0.0002901429,0.0001500368,0.0001248361,0.00017306158,0.0015359328,0.0066059837],"genre_scores_gemma":[0.69914514,0.00022422623,0.2964046,0.000147862,0.00004089238,0.00009610998,0.00016323122,0.00005018637,0.0037275893],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998678,0.000021731112,0.000009940379,0.00002892527,0.000053173055,0.000018471628],"domain_scores_gemma":[0.9998161,0.000046470755,0.000041867876,0.0000228747,0.000057162182,0.000015536565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017946928,0.00033493093,0.00023249655,0.00037863824,0.00032985542,0.0003339906,0.0007350865,0.00024958304,0.0019114391],"category_scores_gemma":[0.00038355624,0.00016454687,0.00018468662,0.00058671256,0.00020233692,0.00052085106,0.00035981278,0.00032224474,0.00033633193],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006137878,0.00023733168,0.0016529622,0.0003799323,0.00009169729,0.00047896258,0.00012818369,0.10211637,0.41401002,0.049992885,0.0060469564,0.424251],"study_design_scores_gemma":[0.000103985054,0.00085650134,0.000627589,0.000033164473,0.00005970374,0.0005280585,0.000021185606,0.8332939,0.14192002,0.00814121,0.014373126,0.000041573217],"about_ca_topic_score_codex":0.00048940093,"about_ca_topic_score_gemma":0.0013715521,"teacher_disagreement_score":0.0019114391,"about_ca_system_score_codex":0.00031410955,"about_ca_system_score_gemma":0.0006461556,"threshold_uncertainty_score":0.0063943863},"labels":[],"label_agreement":null},{"id":"W4367663098","doi":"10.1109/tvlsi.2023.3268999","title":"Speed/Area-Efficient ECC Processor Implementation Over GF(2<i> <sup>m</sup> </i>) on FPGA via Novel Algorithm-Architecture Co-Design","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Elliptic curve cryptography; Computer science; Field-programmable gate array; Algorithm; Arithmetic; Parallel computing; Gate array; Elliptic curve; Embedded system; Mathematics; Public-key cryptography; Encryption; Operating system","score_opus":0.02008333845369369,"score_gpt":0.2742102791230458,"score_spread":0.2541269406693521,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4367663098","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.123353034,0.0008775069,0.86013126,0.00017205451,0.00012436025,0.00015345139,0.00008920182,0.0033415388,0.011757552],"genre_scores_gemma":[0.6039459,0.00036003132,0.3900998,0.00009422553,0.00006214827,0.00014118943,0.00022526113,0.00010107246,0.004970425],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982905,0.000025886304,0.0000192842,0.000035850604,0.0000584168,0.000031512238],"domain_scores_gemma":[0.99986255,0.00002621261,0.000021211776,0.000034612727,0.00004678584,0.000008568713],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013862265,0.00046864248,0.0002787311,0.00038923803,0.00026781406,0.0004804518,0.0006867841,0.00024872358,0.0024328954],"category_scores_gemma":[0.0002597762,0.00016207363,0.00027190614,0.0004051547,0.00016175373,0.0005586649,0.0002851735,0.0003099671,0.0010336486],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00063302385,0.00015932306,0.0020500012,0.00036865618,0.00009825039,0.0005969446,0.00022958375,0.039120555,0.39623246,0.017066086,0.0054708915,0.5379742],"study_design_scores_gemma":[0.0002269538,0.00198412,0.0034256177,0.00007788283,0.00014501056,0.0024489819,0.00010615738,0.45950907,0.48623353,0.005599262,0.040159907,0.00008348502],"about_ca_topic_score_codex":0.00044848447,"about_ca_topic_score_gemma":0.0007007776,"teacher_disagreement_score":0.0024328954,"about_ca_system_score_codex":0.0002275661,"about_ca_system_score_gemma":0.0004224865,"threshold_uncertainty_score":0.008138776},"labels":[],"label_agreement":null},{"id":"W4385453110","doi":"10.1109/tvlsi.2023.3296057","title":"A Resource-Efficient and High-Accuracy CORDIC-Based Digital Implementation of the Hodgkin–Huxley Neuron","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"CORDIC; Field-programmable gate array; Computer science; Multiplication (music); Throughput; Computer hardware; Gate array; Mathematics","score_opus":0.01260447477533292,"score_gpt":0.24695094515054863,"score_spread":0.23434647037521572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385453110","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26140565,0.001507427,0.70450217,0.00041713324,0.00038238603,0.00030472662,0.0003515355,0.00605683,0.025072154],"genre_scores_gemma":[0.80061156,0.0003139151,0.1936462,0.000089021785,0.000022235992,0.00007335621,0.00012334065,0.00004447404,0.0050759306],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999925,0.0000060444413,0.0000058829514,0.000015656828,0.000035272267,0.000012200179],"domain_scores_gemma":[0.9999138,0.000008765807,0.000009971581,0.000015602189,0.00004301982,0.00000872862],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000120581666,0.00019116243,0.0002083991,0.000148578,0.00022920997,0.00039381877,0.0008623407,0.0002279031,0.0024249605],"category_scores_gemma":[0.0001979423,0.00009790231,0.00010609186,0.00018673927,0.00015178592,0.00035072534,0.00016352643,0.0002438654,0.00048220786],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043215425,0.00016833746,0.0031428153,0.0007981854,0.00010905271,0.0006849993,0.00031454253,0.119625926,0.49069753,0.030448513,0.0085229175,0.34505495],"study_design_scores_gemma":[0.00013895336,0.000952895,0.0030710583,0.00006880658,0.000094735,0.0008794443,0.00006944829,0.7283925,0.22891748,0.0022553615,0.03510052,0.0000587965],"about_ca_topic_score_codex":0.003799098,"about_ca_topic_score_gemma":0.0057896315,"teacher_disagreement_score":0.003799098,"about_ca_system_score_codex":0.00047622144,"about_ca_system_score_gemma":0.0008952573,"threshold_uncertainty_score":0.008112311},"labels":[],"label_agreement":null},{"id":"W4385521720","doi":"10.1109/tvlsi.2023.3288732","title":"An Analytic <i>RLC</i> Model for Coupled Interconnects Which Uses a Numerical Inverse Laplace Transform","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Inverse Laplace transform; Laplace transform; Computation; Algorithm; Inverse; Partial element equivalent circuit; Very-large-scale integration; Computer science; Mathematics; Electronic engineering; Mathematical analysis; Voltage; Equivalent circuit; Engineering; Electrical engineering","score_opus":0.017347589981006828,"score_gpt":0.25339390587679517,"score_spread":0.23604631589578834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385521720","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036582411,0.000069443064,0.99002165,0.000088361376,0.00002946864,0.000030050887,0.000026806436,0.00028004937,0.0057958667],"genre_scores_gemma":[0.51895905,0.0005819788,0.45711717,0.00036444215,0.00009867232,0.00030719998,0.00023535988,0.00034018338,0.021995896],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99977607,0.000047458223,0.0000074600166,0.000029632,0.00012508777,0.000014199377],"domain_scores_gemma":[0.9997861,0.00007155096,0.000032904387,0.000028289305,0.00007360234,0.0000075485755],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003324933,0.00046014754,0.0003278511,0.000409091,0.00031371514,0.00065302936,0.0009894157,0.001052176,0.0027496729],"category_scores_gemma":[0.00094965805,0.0002231413,0.00044445365,0.00039461494,0.0006755057,0.0008191316,0.00040770406,0.0008028593,0.0009497549],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002501677,0.000042901404,0.00026223116,0.00010322859,0.000014032039,0.00015722492,0.00012134438,0.8964133,0.027868452,0.05337303,0.0015254203,0.020093817],"study_design_scores_gemma":[0.0000013970383,0.000009202295,0.0000144171445,0.000002237141,0.0000016602302,0.000028443495,0.000004639086,0.99673176,0.0009850804,0.001164297,0.0010546233,0.0000023349623],"about_ca_topic_score_codex":0.0024579358,"about_ca_topic_score_gemma":0.002360278,"teacher_disagreement_score":0.0027496729,"about_ca_system_score_codex":0.00064717425,"about_ca_system_score_gemma":0.0008221838,"threshold_uncertainty_score":0.009198606},"labels":[],"label_agreement":null},{"id":"W4385732037","doi":"10.1109/tvlsi.2023.3299508","title":"Novel Formulations of M-Term Overlap-Free Karatsuba Binary Polynomial Multipliers and Their Hardware Implementations","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Field-programmable gate array; Binary number; Polynomial; Computer science; Arithmetic; Operand; Term (time); Parallel computing; Mathematics; Computer hardware","score_opus":0.018861159446916718,"score_gpt":0.2561570545987421,"score_spread":0.2372958951518254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385732037","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022333657,0.00046423462,0.9686612,0.00011097495,0.000079216705,0.000079681704,0.000042823434,0.00032029272,0.0079079075],"genre_scores_gemma":[0.42548203,0.00059113646,0.56465715,0.000116260766,0.00010008933,0.00021949835,0.00015233475,0.000058221012,0.008623288],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979764,0.000039748265,0.00001652455,0.00003511236,0.000085320724,0.000025616608],"domain_scores_gemma":[0.9997844,0.00005172201,0.000035198427,0.00003266091,0.00008201302,0.000014013911],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025224348,0.00063267996,0.00025030796,0.00043619153,0.00032703293,0.0007740076,0.0008799357,0.00051476224,0.004560181],"category_scores_gemma":[0.00073915126,0.00023825374,0.00028463325,0.00052882836,0.0002895722,0.0010207463,0.00042493685,0.0006708631,0.0012485131],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056069955,0.00018832037,0.00080487266,0.00058566785,0.000088210545,0.0003849013,0.00047179314,0.067524604,0.19566025,0.17186168,0.004271977,0.557597],"study_design_scores_gemma":[0.00015718615,0.00078640383,0.00097401004,0.00012708617,0.00008241634,0.0010841563,0.00018498901,0.7798553,0.12998107,0.04036943,0.046302974,0.00009488126],"about_ca_topic_score_codex":0.00036276053,"about_ca_topic_score_gemma":0.00093049556,"teacher_disagreement_score":0.004560181,"about_ca_system_score_codex":0.0004189035,"about_ca_system_score_gemma":0.00055549876,"threshold_uncertainty_score":0.015255272},"labels":[],"label_agreement":null},{"id":"W4389331438","doi":"10.1109/tvlsi.2023.3337205","title":"An Open-Loop VCO-ADC Based on a Linearized Current Control Technique","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Total harmonic distortion; Voltage-controlled oscillator; Topology (electrical circuits); Mathematics; Electrical engineering; Voltage; Engineering","score_opus":0.020765627176141103,"score_gpt":0.2672275578233629,"score_spread":0.24646193064722177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389331438","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05723964,0.0031608106,0.90732175,0.0004506385,0.0008196983,0.00042294667,0.00034355398,0.008107692,0.022133274],"genre_scores_gemma":[0.67553926,0.0009984741,0.3037976,0.00058765034,0.0003630714,0.00022298734,0.0004391258,0.00016296282,0.017888926],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99956924,0.000045602454,0.000030401923,0.00012675032,0.00019209916,0.000035901565],"domain_scores_gemma":[0.9997336,0.00006551737,0.000024548635,0.000032922784,0.00012461204,0.000018695328],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002678789,0.000442839,0.0003607728,0.0005848115,0.00034642612,0.0007819303,0.0012296343,0.0006115201,0.0038892692],"category_scores_gemma":[0.0006799388,0.00020418952,0.00019136032,0.00046576062,0.00027675464,0.0009802809,0.00039613142,0.0006407669,0.0013197938],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031209056,0.00012888761,0.0008125201,0.00050607463,0.000049379993,0.00042592804,0.00028568742,0.0031820638,0.654487,0.0108682625,0.0040719756,0.32487008],"study_design_scores_gemma":[0.00015797572,0.0009942822,0.002154341,0.00011864898,0.00015207076,0.0030400567,0.00009262449,0.13002767,0.75454587,0.002327031,0.106237076,0.00015235964],"about_ca_topic_score_codex":0.00063707103,"about_ca_topic_score_gemma":0.0011439753,"teacher_disagreement_score":0.0038892692,"about_ca_system_score_codex":0.00036869594,"about_ca_system_score_gemma":0.0004257421,"threshold_uncertainty_score":0.0130108595},"labels":[],"label_agreement":null},{"id":"W4390691092","doi":"10.1109/tvlsi.2023.3348809","title":"Design of a Stochastic Computing Architecture for the Phansalkar Algorithm","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; Natural Sciences and Engineering Research Council of Canada","keywords":"Stochastic computing; Computer science; Algorithm; Key (lock); Architecture; Stochastic process; Binary number; Mathematics; Arithmetic; Computation","score_opus":0.02181472295618142,"score_gpt":0.27455614856555155,"score_spread":0.25274142560937013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390691092","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.029451814,0.00022637007,0.96454793,0.00019820775,0.00006000493,0.00011527095,0.000048184702,0.0010331812,0.004319014],"genre_scores_gemma":[0.6242417,0.00019495099,0.37141708,0.00021414373,0.000051490133,0.00016951968,0.00011923549,0.000055343415,0.0035365643],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99966896,0.000051382038,0.000028976776,0.00006991869,0.00013751438,0.000043319462],"domain_scores_gemma":[0.9997328,0.000046582336,0.0000308525,0.00003119859,0.00014125701,0.000017293272],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028396593,0.00032140838,0.00028393208,0.00047729505,0.0005732657,0.00064796803,0.0010420653,0.0004297444,0.0017860263],"category_scores_gemma":[0.00053558114,0.00019609924,0.00028742923,0.00036629627,0.0002781434,0.00049882795,0.00031787012,0.0004425394,0.0005628995],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004748386,0.00021185161,0.0030342466,0.00027378454,0.00014273117,0.00038780892,0.0002182164,0.31679973,0.22099756,0.075775355,0.006192139,0.37549168],"study_design_scores_gemma":[0.000032016866,0.0002762553,0.0005602914,0.000018338389,0.000039152535,0.0002516036,0.000020180232,0.9342217,0.050383672,0.004018456,0.0101520745,0.000026304026],"about_ca_topic_score_codex":0.0021522504,"about_ca_topic_score_gemma":0.003186554,"teacher_disagreement_score":0.0021522504,"about_ca_system_score_codex":0.0007926063,"about_ca_system_score_gemma":0.0012635328,"threshold_uncertainty_score":0.005974829},"labels":[],"label_agreement":null},{"id":"W4393078684","doi":"10.1109/tvlsi.2024.3360370","title":"Analyzing the Vulnerabilities of External SDRAM on System-on-Chip Field Programmable Gate Array Devices","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université Laval","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Gate array; Computer science; System on a chip; Field-programmable gate array; Embedded system; Chip; Macrocell array; Computer hardware; Very-large-scale integration; Logic gate; Logic synthesis; Telecommunications; Logic family","score_opus":0.012985566216989186,"score_gpt":0.24576605839146526,"score_spread":0.23278049217447608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393078684","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9924859,0.0002984614,0.004054622,0.000050575076,0.000012164729,0.000015573843,0.00013161547,0.00015534589,0.0027956446],"genre_scores_gemma":[0.99848986,0.00011101626,0.0008638472,0.000016121416,0.0000024251765,0.00000486345,0.0000579546,0.000011769565,0.00044224906],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995347,0.000080076614,0.000028149589,0.00007680481,0.0001750446,0.00010524739],"domain_scores_gemma":[0.99831605,0.0007413231,0.0002640962,0.00040098658,0.00024348183,0.00003409896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003212457,0.00022385623,0.00015721095,0.00056788727,0.00017692067,0.00032783515,0.0003302557,0.00036109213,0.0009836288],"category_scores_gemma":[0.0020856548,0.00008905188,0.0001697772,0.00045923257,0.000537113,0.0012027319,0.00041808106,0.00029597347,0.00018505733],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014415733,0.0004905197,0.18673491,0.0014802034,0.0003928052,0.00528404,0.0021060193,0.14144857,0.38519722,0.040458232,0.0064391424,0.22852671],"study_design_scores_gemma":[0.000041675205,0.002036188,0.064045765,0.00017212064,0.000256402,0.0039711962,0.0012314987,0.43688455,0.4689421,0.010127899,0.012209888,0.0000806194],"about_ca_topic_score_codex":0.0006025999,"about_ca_topic_score_gemma":0.0008947234,"teacher_disagreement_score":0.0009836288,"about_ca_system_score_codex":0.00029891872,"about_ca_system_score_gemma":0.00018742838,"threshold_uncertainty_score":0.003290534},"labels":[],"label_agreement":null},{"id":"W4396782963","doi":"10.1109/tvlsi.2024.3395546","title":"A 24–40-GHz Broadband Beamforming TRX Front-End IC With Unified Phase and Gain Control for Multiband Phased Array Systems","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Microwave Engineering and Waveguides","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"National Science Fund for Distinguished Young Scholars; National Key Research and Development Program of China","keywords":"Beamforming; Phased array; Broadband; Automatic gain control; Phase shift module; Phase (matter); Computer science; Electronic engineering; Engineering; Telecommunications; Physics; Bandwidth (computing); Antenna (radio); Microwave; Amplifier","score_opus":0.010233622556517368,"score_gpt":0.22777152754546567,"score_spread":0.21753790498894832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4396782963","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09493107,0.0013582701,0.86322504,0.00059620256,0.000302816,0.0002497526,0.00019083532,0.0041311295,0.03501497],"genre_scores_gemma":[0.5129554,0.0008646374,0.46096113,0.00071826886,0.00024257519,0.00022161116,0.0003651904,0.00024018827,0.023430955],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999696,0.00003346097,0.000016140506,0.000055147724,0.00015705808,0.00004228484],"domain_scores_gemma":[0.99986255,0.000026229418,0.000033020355,0.000019653151,0.000044937202,0.000013575509],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023501771,0.00049074064,0.00029588095,0.0003369416,0.00021016687,0.0005292393,0.00074762106,0.00057276845,0.0039898483],"category_scores_gemma":[0.0002784493,0.00024906718,0.0002719352,0.00023229957,0.00016658209,0.0006374998,0.0003739284,0.00047247438,0.002310881],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016101019,0.00007863746,0.00043412304,0.00015124396,0.00002639542,0.00021861955,0.00008869655,0.005283771,0.85247093,0.011399262,0.0033327662,0.12635455],"study_design_scores_gemma":[0.00008504957,0.0010932002,0.0020897028,0.00005824199,0.00007765506,0.0013128433,0.00004262115,0.084522024,0.8212733,0.0011444589,0.088222995,0.000077834105],"about_ca_topic_score_codex":0.0003608325,"about_ca_topic_score_gemma":0.00065214647,"teacher_disagreement_score":0.0039898483,"about_ca_system_score_codex":0.0004375738,"about_ca_system_score_gemma":0.0004087151,"threshold_uncertainty_score":0.013347387},"labels":[],"label_agreement":null},{"id":"W4396817466","doi":"10.1109/tvlsi.2024.3394871","title":"A High Speed and Area Efficient Processor for Elliptic Curve Scalar Point Multiplication for GF(2<i> <sup>m</sup> </i>)","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Scalar multiplication; Elliptic curve point multiplication; Elliptic curve; Scalar (mathematics); Elliptic curve cryptography; Arithmetic; Elliptic Curve Digital Signature Algorithm; Multiplication (music); Point (geometry); Mathematics; Parallel computing; Computer science; Physics; Combinatorics; Pure mathematics; Geometry; Operating system; Public-key cryptography","score_opus":0.012689246435146942,"score_gpt":0.23926761444291889,"score_spread":0.22657836800777195,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4396817466","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22186883,0.0014881205,0.74974954,0.00037883973,0.00032776012,0.00032505507,0.00040071743,0.004817321,0.020643895],"genre_scores_gemma":[0.63301265,0.00052086235,0.349887,0.00018293782,0.00013112159,0.00014804996,0.00074867136,0.00009675412,0.015271844],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999094,0.0000118834305,0.000008459772,0.000020271926,0.000037831,0.000012149679],"domain_scores_gemma":[0.99988055,0.000019538982,0.000017171707,0.000018464907,0.00005617744,0.0000081481985],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011205732,0.00030426556,0.00022361691,0.00035824414,0.00029831717,0.00030718994,0.0005619285,0.000215507,0.005301822],"category_scores_gemma":[0.00028889359,0.00010454129,0.00016102445,0.00058250653,0.00012383188,0.0005143052,0.00023164423,0.00033530474,0.0016253059],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006123508,0.00015130434,0.0016250173,0.0004434127,0.000052076084,0.00053826626,0.00018386843,0.0058988775,0.44784456,0.011333085,0.013636169,0.517681],"study_design_scores_gemma":[0.00029051627,0.0035920716,0.0052515822,0.000116104486,0.00016475449,0.0053236308,0.00019031465,0.17617953,0.6707397,0.0041371253,0.1339339,0.00008072921],"about_ca_topic_score_codex":0.00019486627,"about_ca_topic_score_gemma":0.0004609564,"teacher_disagreement_score":0.005301822,"about_ca_system_score_codex":0.00020437884,"about_ca_system_score_gemma":0.0003989105,"threshold_uncertainty_score":0.017736375},"labels":[],"label_agreement":null},{"id":"W4401357318","doi":"10.1109/tvlsi.2024.3435419","title":"Thresholding Decision-Directed Descent (T3D): A Tuning Solution for DDR5 DRAM DFEs","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Dram; Thresholding; Computer science; Embedded system; Artificial intelligence; Computer hardware; Image (mathematics)","score_opus":0.02272751414639476,"score_gpt":0.2663103058874945,"score_spread":0.24358279174109973,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401357318","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015387174,0.00016790666,0.981143,0.00010259094,0.00003833638,0.000024140068,0.000028375405,0.0004856729,0.002622664],"genre_scores_gemma":[0.5740043,0.00014878088,0.42137474,0.00026059442,0.00003219423,0.00008110999,0.00013038752,0.00015541419,0.003812612],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99974734,0.00005791525,0.000014409097,0.000045849698,0.00010351642,0.00003085445],"domain_scores_gemma":[0.99963796,0.00015263063,0.000037964015,0.000054004537,0.00009853334,0.000018867446],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004564686,0.00046296394,0.00029317543,0.00020098366,0.00029050768,0.0004746997,0.00069457415,0.0005843176,0.0019229128],"category_scores_gemma":[0.0016737283,0.00021413076,0.00022888259,0.00015589641,0.00031658175,0.00039077163,0.0005797217,0.00070714415,0.00047816074],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002640051,0.00010660023,0.0018279097,0.00015158059,0.000064095664,0.00018357667,0.00016400557,0.5473356,0.08273915,0.016095726,0.00542507,0.34564266],"study_design_scores_gemma":[0.000014371727,0.00005260129,0.00012730795,0.00000929438,0.000005990388,0.00005640104,0.0000123579675,0.9860826,0.00959783,0.0018738772,0.002158899,0.000008485752],"about_ca_topic_score_codex":0.0013027244,"about_ca_topic_score_gemma":0.0026851364,"teacher_disagreement_score":0.0019229128,"about_ca_system_score_codex":0.00033114443,"about_ca_system_score_gemma":0.00051043474,"threshold_uncertainty_score":0.0064327717},"labels":[],"label_agreement":null},{"id":"W4405022184","doi":"10.1109/tvlsi.2024.3505835","title":"An Embedded Architecture for DDR5 DFE Calibration Based on Channel Stimulus Inversion","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Electrical Measurement Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Architecture; Stimulus (psychology); Inversion (geology); Computer science; Psychology; Geology; Cognitive psychology; Geography; Archaeology","score_opus":0.014520817166410776,"score_gpt":0.25444179383846716,"score_spread":0.2399209766720564,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405022184","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.124270014,0.0010270294,0.84026605,0.0004343645,0.00043026468,0.00022576736,0.00023938635,0.012340418,0.020766731],"genre_scores_gemma":[0.7897372,0.00022615893,0.19486655,0.00049807783,0.00007617866,0.00009571552,0.0002733263,0.00020149376,0.014025284],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997545,0.000020677206,0.000016880316,0.00006329302,0.00010945213,0.00003516255],"domain_scores_gemma":[0.99980074,0.000029562052,0.000027104907,0.000052401963,0.00007444753,0.000015708734],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018916812,0.00033754183,0.00022739325,0.00039401458,0.00026799666,0.0004509494,0.0013633702,0.00044220372,0.0049778866],"category_scores_gemma":[0.00041356322,0.00018079314,0.00015392566,0.00020903352,0.00021964447,0.0007782358,0.0006194722,0.00046376346,0.0016378727],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00059097516,0.0002922103,0.003023426,0.00031431162,0.00009219939,0.00051487016,0.00029263055,0.013394802,0.6112705,0.015564972,0.011008938,0.34364018],"study_design_scores_gemma":[0.00010589858,0.0010420345,0.0030195115,0.0000820167,0.00010102495,0.0014122747,0.00006804379,0.28278646,0.63325346,0.0025783812,0.07544143,0.00010947262],"about_ca_topic_score_codex":0.0007196623,"about_ca_topic_score_gemma":0.001618545,"teacher_disagreement_score":0.0049778866,"about_ca_system_score_codex":0.0003479102,"about_ca_system_score_gemma":0.0004938485,"threshold_uncertainty_score":0.016652703},"labels":[],"label_agreement":null},{"id":"W4407315468","doi":"10.1109/tvlsi.2025.3530785","title":"Strassen Multisystolic Array Hardware Architectures","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Strassen algorithm; Computer science; Computer hardware; Physics","score_opus":0.01046963389340058,"score_gpt":0.24687174947558505,"score_spread":0.23640211558218446,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4407315468","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07524149,0.0010312877,0.8662589,0.0004935271,0.00027652527,0.00014417041,0.0004979081,0.012384029,0.04367218],"genre_scores_gemma":[0.4220399,0.0005729492,0.5429875,0.00048754585,0.000110745976,0.0002616921,0.0010829626,0.00043577078,0.03202082],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99968565,0.000039530652,0.00003529232,0.00007370319,0.00011589058,0.000050038474],"domain_scores_gemma":[0.9993881,0.00011020401,0.00008068682,0.0001538211,0.00023173595,0.000035450696],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002832059,0.00046035217,0.00029518612,0.0007013415,0.00044950825,0.00097131147,0.001672497,0.0004899704,0.01651203],"category_scores_gemma":[0.00077275245,0.00028991696,0.00036686417,0.000859991,0.00029204728,0.0014708092,0.0006905257,0.00062965654,0.0045796754],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006882211,0.00021722462,0.0019673451,0.0006570184,0.00010673266,0.00034212315,0.00033548096,0.07286183,0.17283843,0.15486822,0.024373438,0.570744],"study_design_scores_gemma":[0.00014736092,0.0013100727,0.00145411,0.00013312376,0.00010687925,0.0010421085,0.00014382352,0.5107512,0.28844658,0.04586507,0.15046668,0.00013299397],"about_ca_topic_score_codex":0.0010075181,"about_ca_topic_score_gemma":0.0028930288,"teacher_disagreement_score":0.01651203,"about_ca_system_score_codex":0.00097158033,"about_ca_system_score_gemma":0.0010681466,"threshold_uncertainty_score":0.055238247},"labels":[],"label_agreement":null},{"id":"W4407693971","doi":"10.1109/tvlsi.2025.3541539","title":"A Time-Domain Frequency Analyzer Based on Goertzel Algorithm","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Algorithms and Applications","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Spectrum analyzer; Frequency domain; Computer science; Algorithm; Time domain; Telecommunications; Computer vision","score_opus":0.004722221673798713,"score_gpt":0.22192298604637986,"score_spread":0.21720076437258115,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4407693971","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0053128144,0.00020178432,0.98900604,0.000053218806,0.00005374568,0.000054243308,0.00006652992,0.001943264,0.003308431],"genre_scores_gemma":[0.121604875,0.00038183387,0.8706805,0.00015591877,0.00007341372,0.00012724167,0.00026118854,0.00025709308,0.00645795],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99960154,0.00007225281,0.000022434337,0.00009131817,0.00017608753,0.000036364618],"domain_scores_gemma":[0.9996904,0.00013002954,0.000033225413,0.00004107042,0.00009275526,0.000012485615],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034388978,0.000625561,0.00048234302,0.0009342711,0.00033051646,0.00099239,0.00063418015,0.000736888,0.0049108923],"category_scores_gemma":[0.0009057938,0.00022193613,0.00033113462,0.0007026939,0.0003560586,0.0012302048,0.0003111449,0.00069221907,0.001982932],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006308318,0.00008455776,0.000890027,0.0003446906,0.00007655945,0.0002902096,0.00020700299,0.020759363,0.32793793,0.07928772,0.0060472647,0.56344384],"study_design_scores_gemma":[0.00017380578,0.00046758782,0.0010480799,0.000057594498,0.00009109946,0.0015498977,0.00006996811,0.5806312,0.3166191,0.01516906,0.084011085,0.000111494934],"about_ca_topic_score_codex":0.0011638136,"about_ca_topic_score_gemma":0.0014276446,"teacher_disagreement_score":0.0049108923,"about_ca_system_score_codex":0.00045261625,"about_ca_system_score_gemma":0.0006645711,"threshold_uncertainty_score":0.01642853},"labels":[],"label_agreement":null},{"id":"W4408305062","doi":"10.1109/tvlsi.2025.3545604","title":"Thermal Simulator for Advanced Packaging and Chiplet-Based Systems","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Semiconductor Research Corporation","keywords":"Computer science; Thermal; Simulation; Reliability engineering; Engineering; Thermodynamics; Physics","score_opus":0.007075688862741104,"score_gpt":0.22445527314653746,"score_spread":0.21737958428379636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408305062","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015448562,0.0005226976,0.9522846,0.00027521595,0.00016586971,0.00022622502,0.0012241085,0.0046482882,0.02520454],"genre_scores_gemma":[0.4124125,0.0017258408,0.5409034,0.0004791128,0.00013445664,0.0021696186,0.0050564716,0.0021648183,0.0349538],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996971,0.0000700996,0.000015701236,0.000025213314,0.00016239299,0.000029498555],"domain_scores_gemma":[0.9996588,0.00015090177,0.000032772743,0.00005092243,0.00008876236,0.000017772089],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048725223,0.0007350508,0.0005967825,0.00034935732,0.00029670607,0.00060648425,0.0013236703,0.0011004243,0.008365626],"category_scores_gemma":[0.0011619256,0.00048994395,0.0009405719,0.0004562396,0.00029057526,0.00068529736,0.0008060909,0.0011320389,0.0019389514],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032732765,0.00003220219,0.00033383822,0.00017195847,0.000035600817,0.00008037134,0.000055111344,0.95331645,0.009162691,0.017386124,0.005996168,0.013396681],"study_design_scores_gemma":[0.000013558153,0.000020948493,0.00008338216,0.000010187538,0.0000069889766,0.00003083172,0.0000057770603,0.98327327,0.0020462722,0.0021051455,0.012396874,0.00000681143],"about_ca_topic_score_codex":0.0017853634,"about_ca_topic_score_gemma":0.001956232,"teacher_disagreement_score":0.008365626,"about_ca_system_score_codex":0.0005531365,"about_ca_system_score_gemma":0.0010598076,"threshold_uncertainty_score":0.027985811},"labels":[],"label_agreement":null},{"id":"W4410614342","doi":"10.1109/tvlsi.2025.3566949","title":"<i>S</i> <sup>3</sup>A-NPU: A High-Performance Hardware Accelerator for Spiking Self-Supervised Learning With Dynamic Adaptive Memory Optimization","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"Institute for Information and Communications Technology Promotion; National Research Foundation of Korea","keywords":"Computer science; Computer hardware; Computer architecture; Artificial intelligence","score_opus":0.007721111867427429,"score_gpt":0.20980369269899632,"score_spread":0.20208258083156888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410614342","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09586458,0.00074363546,0.8181923,0.0017136367,0.00081063196,0.00024752424,0.0020152754,0.026204156,0.05420828],"genre_scores_gemma":[0.5906972,0.0003388895,0.37714168,0.0008620733,0.00010379028,0.00045399184,0.0029739162,0.0011927591,0.026235692],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999894,0.000017578086,0.0000072254893,0.000015494923,0.000050219307,0.00001542957],"domain_scores_gemma":[0.9998349,0.00003379916,0.000017573948,0.000028923712,0.000060757946,0.000024020941],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023266554,0.00035993112,0.00028164042,0.00019088213,0.00023726601,0.0005723919,0.0012293726,0.0004885009,0.015251113],"category_scores_gemma":[0.00056538155,0.00015158097,0.00022232243,0.00032566956,0.0002048748,0.0006698013,0.00043753439,0.0006336548,0.003810707],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015019027,0.00041060502,0.004794141,0.00064729387,0.00021349966,0.00093947374,0.00023186687,0.19375664,0.15875769,0.05997427,0.20565027,0.37312233],"study_design_scores_gemma":[0.00007232144,0.0003300189,0.00065532175,0.00001968222,0.000021101949,0.00015143512,0.000021657548,0.87180275,0.06412859,0.0045578387,0.05821385,0.000025466094],"about_ca_topic_score_codex":0.0007840441,"about_ca_topic_score_gemma":0.0013849186,"teacher_disagreement_score":0.015251113,"about_ca_system_score_codex":0.00047117076,"about_ca_system_score_gemma":0.0006671145,"threshold_uncertainty_score":0.051020026},"labels":[],"label_agreement":null},{"id":"W4410985900","doi":"10.1109/tvlsi.2025.3573226","title":"A Compact High-Speed Capacitive Data Transfer Link With Common Mode Transient Rejection for Isolated Sensor Interfaces","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Sensor Technology and Measurement Systems","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec en Outaouais; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Capacitive sensing; Transient (computer programming); Link (geometry); Transfer (computing); Mode (computer interface); Computer science; Materials science; Electrical engineering; Engineering; Computer network; Operating system","score_opus":0.03192919855461118,"score_gpt":0.2742352683292984,"score_spread":0.24230606977468722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410985900","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1394188,0.0016252054,0.8435007,0.0005735521,0.00053264346,0.00034282624,0.00018937017,0.0040806006,0.009736355],"genre_scores_gemma":[0.7894898,0.0005960114,0.1972594,0.00053717557,0.000340967,0.00026725084,0.00034332759,0.00013845974,0.011027584],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994821,0.000058265912,0.000027500095,0.0001259957,0.00025999706,0.0000461516],"domain_scores_gemma":[0.9994836,0.00009721104,0.0001025889,0.0000833432,0.00019027045,0.000042939555],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003351424,0.0005802551,0.00044764686,0.00066162145,0.0004603388,0.0011181969,0.002429691,0.00095279654,0.0038720567],"category_scores_gemma":[0.0007653926,0.00025303208,0.00034440207,0.00057722675,0.00032376536,0.0015825846,0.0007187798,0.00073208986,0.0014116707],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00068597053,0.00025956327,0.0013086416,0.0007487976,0.00007064983,0.00060786144,0.00035471056,0.005118648,0.7691711,0.010734914,0.0054179546,0.20552112],"study_design_scores_gemma":[0.00027750732,0.00409701,0.002986639,0.00009708647,0.00018995831,0.0041327085,0.00015750606,0.15541016,0.7546789,0.0020031908,0.07581081,0.00015852248],"about_ca_topic_score_codex":0.0002931676,"about_ca_topic_score_gemma":0.00038195893,"teacher_disagreement_score":0.0038720567,"about_ca_system_score_codex":0.000612735,"about_ca_system_score_gemma":0.00049878046,"threshold_uncertainty_score":0.012953341},"labels":[],"label_agreement":null},{"id":"W4411724976","doi":"10.1109/tvlsi.2025.3580753","title":"Dual-Thread Deflate/Inflate Accelerator With Multicheckpoint Control With High Throughput and Compression Ratio for Bandwidth-Efficient Systems","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"Shenzhen Science and Technology Innovation Program","keywords":"Throughput; Computer science; Bandwidth (computing); Operating system; Computer network; Wireless","score_opus":0.008256993223399478,"score_gpt":0.21168477984559345,"score_spread":0.20342778662219396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411724976","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32888815,0.0009549532,0.6370294,0.0008992335,0.00025890587,0.0002933525,0.00039219504,0.01470255,0.01658124],"genre_scores_gemma":[0.6910399,0.00027333942,0.29080465,0.0004944471,0.00010810892,0.00023695249,0.0007019151,0.00031353376,0.016027145],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972206,0.000021425465,0.000015798387,0.000039650422,0.00016153099,0.00003951268],"domain_scores_gemma":[0.99967,0.00008571056,0.000053045806,0.000058413414,0.00010523824,0.000027587623],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002721328,0.0004516263,0.0003119525,0.0004747239,0.00037158962,0.00059427455,0.0010259007,0.0003393746,0.005068799],"category_scores_gemma":[0.00084729766,0.00020387745,0.00016238594,0.0004435428,0.00039363524,0.0009932611,0.00055433594,0.00067856774,0.00089566305],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002335273,0.00045760185,0.0041823867,0.000403749,0.0000820172,0.00062254554,0.00043779376,0.03264673,0.454812,0.025718223,0.028067615,0.45023403],"study_design_scores_gemma":[0.00026885114,0.00090388,0.0019091675,0.000049394643,0.000042320044,0.0003679697,0.000103991064,0.599038,0.36254328,0.004573408,0.030130574,0.00006917785],"about_ca_topic_score_codex":0.0024485106,"about_ca_topic_score_gemma":0.0044093304,"teacher_disagreement_score":0.005068799,"about_ca_system_score_codex":0.0007889772,"about_ca_system_score_gemma":0.00097023754,"threshold_uncertainty_score":0.016956866},"labels":[],"label_agreement":null},{"id":"W4413966887","doi":"10.1109/tvlsi.2025.3604714","title":"A 35.2-kHz, 75.4-dB Bulk-Driven OTA Using Degenerative Current Tram Structure","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analytical Chemistry and Sensors","field":"Chemical Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"Natural Sciences and Engineering Research Council of Canada; National Science Foundation","keywords":"Current (fluid); Materials science; Engineering; Electrical engineering","score_opus":0.016593512914341187,"score_gpt":0.27092886828596097,"score_spread":0.2543353553716198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413966887","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42599252,0.0025186208,0.5228618,0.0010222719,0.00060976733,0.00046183172,0.0007649304,0.008963833,0.036804423],"genre_scores_gemma":[0.82445455,0.00046195093,0.15756962,0.0003431633,0.00018371685,0.0001101399,0.00040360607,0.00016240237,0.016310878],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965906,0.000025240022,0.000021312057,0.00012661118,0.00012453455,0.000043175172],"domain_scores_gemma":[0.9997009,0.00004487983,0.00006998872,0.000042241674,0.000111963294,0.000030113888],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027044074,0.00049610826,0.00036793418,0.0004724685,0.00039720212,0.0007983532,0.0016662918,0.00072815415,0.002445397],"category_scores_gemma":[0.0003801287,0.00027612157,0.000391279,0.00037501956,0.0002940934,0.001059747,0.00034848845,0.00050622923,0.0017171116],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012134843,0.000044857876,0.00039446124,0.00009959096,0.000021977332,0.00015687339,0.00009965993,0.00046708845,0.9666239,0.002599465,0.0009555194,0.028415293],"study_design_scores_gemma":[0.000096343385,0.0015330306,0.0023348744,0.00004388411,0.00015888234,0.002852224,0.00008471341,0.036563173,0.9096557,0.0010483954,0.04553942,0.00008951086],"about_ca_topic_score_codex":0.0009117858,"about_ca_topic_score_gemma":0.0024429963,"teacher_disagreement_score":0.002445397,"about_ca_system_score_codex":0.00076101685,"about_ca_system_score_gemma":0.0006360842,"threshold_uncertainty_score":0.008180678},"labels":[],"label_agreement":null},{"id":"W4415971133","doi":"10.1109/tvlsi.2025.3628118","title":"EVMx: An FPGA-Based Accelerator for Smart Contract Processing","year":2025,"lang":"","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Blockchain Technology Applications and Security","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"HEC Montréal; École de Technologie Supérieure","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Reduced instruction set computing; Reduction (mathematics); Field (mathematics); Architecture; Microarchitecture; Power (physics); Virtual machine","score_opus":0.0175815047717527,"score_gpt":0.2783974894316793,"score_spread":0.2608159846599266,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415971133","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38799527,0.002623211,0.4930182,0.0008742915,0.00061405654,0.0004308006,0.0009358932,0.028543008,0.08496525],"genre_scores_gemma":[0.926688,0.00031862262,0.05727269,0.00019285783,0.000033675748,0.00007826598,0.0005817565,0.00015308251,0.014681012],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99986386,0.00002095708,0.000006413127,0.00001698565,0.000063527805,0.000028259634],"domain_scores_gemma":[0.9998721,0.000037768594,0.000017388296,0.000028373423,0.000025641808,0.000018757497],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017964287,0.00030747446,0.00016985701,0.00026957988,0.00013790569,0.00036956955,0.0007574571,0.00027097683,0.010822481],"category_scores_gemma":[0.00041886876,0.0001289401,0.00009594309,0.00024596913,0.00017966035,0.0005382641,0.00040969087,0.00042432197,0.0015992601],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0025387385,0.00043469126,0.008208869,0.0006965398,0.00012729505,0.0009822476,0.00028936143,0.08895416,0.21757977,0.053315412,0.06141054,0.5654624],"study_design_scores_gemma":[0.00041474658,0.0011266532,0.003565048,0.00006708445,0.0000381031,0.00066175516,0.00007249824,0.7089006,0.15386935,0.0071926718,0.12403236,0.000059242768],"about_ca_topic_score_codex":0.00058075914,"about_ca_topic_score_gemma":0.0009795444,"teacher_disagreement_score":0.010822481,"about_ca_system_score_codex":0.0003113241,"about_ca_system_score_gemma":0.0004744946,"threshold_uncertainty_score":0.036204815},"labels":[],"label_agreement":null},{"id":"W7110929149","doi":"10.1109/tvlsi.2025.3639548","title":"A RISC-V Accelerator for Sequence Decoding in Mobile DNA Sequencers","year":2025,"lang":"","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"DNA and Biological Computing","field":"Biochemistry, Genetics and Molecular Biology","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Decoding methods; Bottleneck; Speedup; Throughput; Viterbi decoder; DNA sequencer; Hardware acceleration; Key (lock)","score_opus":0.026130747513166748,"score_gpt":0.30570581006235964,"score_spread":0.2795750625491929,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7110929149","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26453295,0.002254013,0.61305386,0.0010389234,0.00078492466,0.00043421157,0.0019386216,0.046133664,0.0698288],"genre_scores_gemma":[0.77215654,0.0003713207,0.19368763,0.0006543436,0.000073121846,0.00022813637,0.001884647,0.00043016157,0.03051422],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99978656,0.000026696778,0.000011805617,0.00003863879,0.00009331012,0.000043037893],"domain_scores_gemma":[0.99980634,0.000045598437,0.000024161183,0.000025168836,0.00008031477,0.00001843732],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001503687,0.00037803376,0.00025696086,0.0003041948,0.00023669687,0.0004291146,0.0009765909,0.00035381634,0.009611681],"category_scores_gemma":[0.0005219934,0.00019852312,0.00017474033,0.00035284538,0.0001391488,0.00038483005,0.00028434955,0.0004953874,0.0032273878],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018736009,0.00035363898,0.005456989,0.0007489666,0.00013707718,0.0010036516,0.0004886626,0.05973084,0.38716882,0.045577124,0.09847347,0.39898726],"study_design_scores_gemma":[0.00025922293,0.0016786507,0.0032511032,0.000102846796,0.000100566525,0.00080674887,0.000085948755,0.5239388,0.2908845,0.004053104,0.17473112,0.00010742437],"about_ca_topic_score_codex":0.002129739,"about_ca_topic_score_gemma":0.0022775722,"teacher_disagreement_score":0.009611681,"about_ca_system_score_codex":0.00067286886,"about_ca_system_score_gemma":0.0010501841,"threshold_uncertainty_score":0.03215432},"labels":[],"label_agreement":null}]}