{"meta":{"query_hash":"5ac9c1114ec6","filters":{"venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},"cohort_total":232,"direct_labels_cover":0,"predictions_cover":232,"exported":232,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/5ac9c1114ec6","api":"https://metacan.xera.ac/api/v1/cohort?venue=IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems"},"results":[{"id":"W1513645453","doi":"10.1109/tvlsi.2004.842890","title":"Design of a 3-D fully depleted SOI computational RAM","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"CCD and CMOS Imaging Sensors","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Redundancy (engineering); Silicon on insulator; Computer science; Memory refresh; Embedded system; Chip; Three-dimensional integrated circuit; Computer hardware; Semiconductor memory; Computer memory; Silicon; Materials science; Operating system; Optoelectronics; Telecommunications","score_opus":0.012448294395708158,"score_gpt":0.21790341413646025,"score_spread":0.2054551197407521,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1513645453","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041098554,0.00013032692,0.95595825,0.000073283416,0.0011890469,0.00041998568,0.0001284501,0.00047335238,0.0005287294],"genre_scores_gemma":[0.99542147,0.00001696483,0.0037486064,0.000049365444,0.00012920574,0.000074981435,0.000026791547,0.000052975505,0.0004796228],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983637,0.00011777231,0.0005970576,0.00024672304,0.00038187587,0.00029288916],"domain_scores_gemma":[0.999228,0.00015626443,0.00008154932,0.0002563013,0.00018377941,0.00009410395],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00025520189,0.0002592318,0.00032005008,0.00029045323,0.00014167692,0.00007562014,0.00014384546,0.00014364775,0.000103025086],"category_scores_gemma":[0.0000053062286,0.00025707018,0.00014741112,0.00035251366,0.00004622098,0.00031370408,6.2762734e-7,0.00029988535,0.00015886614],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039629816,0.00014984758,0.0000062188847,0.000052906486,0.00007698687,0.0000017528075,0.0007300501,0.98265475,0.010276524,0.00006748036,0.0012392532,0.0047046226],"study_design_scores_gemma":[0.0006993752,0.000069375914,0.000041547195,0.00015518484,0.00004177348,0.000035922843,0.000514251,0.9705941,0.026038919,0.0000242797,0.0015303015,0.0002549612],"about_ca_topic_score_codex":0.000029264327,"about_ca_topic_score_gemma":0.00006909149,"teacher_disagreement_score":0.95432293,"about_ca_system_score_codex":0.00018308927,"about_ca_system_score_gemma":0.000047986137,"threshold_uncertainty_score":0.99998814},"labels":[],"label_agreement":null},{"id":"W1967390843","doi":"10.1109/tvlsi.2012.2198927","title":"High-Throughput 0.13-$\\mu{\\rm m}$ CMOS Lattice Reduction Core Supporting 880 Mb/s Detection","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Lattice reduction; Very-large-scale integration; Matrix multiplication; Reduction (mathematics); Throughput; Computer science; Parallel computing; Clock rate; Algorithm; Electronic engineering; Mathematics; Engineering; Embedded system; Physics; Channel (broadcasting); MIMO; Telecommunications","score_opus":0.014492826738600823,"score_gpt":0.2498253882944981,"score_spread":0.23533256155589727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967390843","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17428303,0.00012301907,0.8182442,0.0000899781,0.0029875897,0.0012306608,0.00007362283,0.0023921893,0.0005757005],"genre_scores_gemma":[0.99232805,0.00024155181,0.0047010873,0.00003957204,0.0002521489,0.001357396,0.00007343782,0.00012834862,0.00087843067],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9970317,0.0001911355,0.0011688914,0.0005352052,0.00049244903,0.00058060145],"domain_scores_gemma":[0.99786294,0.00014967824,0.00030981176,0.0010564923,0.00044289764,0.00017819613],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00044551256,0.00050404464,0.0005018676,0.00045344516,0.0005600649,0.00023149341,0.00037501016,0.00044329217,0.00023076488],"category_scores_gemma":[0.000021908385,0.000526285,0.00021905362,0.0007101461,0.00008704628,0.0017164645,0.0000047197627,0.0009855111,0.00048431795],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008540623,0.00057323213,0.000036217134,0.00043685056,0.00028893654,0.000005070191,0.002602927,0.37853017,0.4738718,0.0009099506,0.00279726,0.1398622],"study_design_scores_gemma":[0.0007067017,0.0001978378,0.00011304307,0.00042503545,0.00008857798,0.00010631679,0.0032132724,0.3873166,0.60355973,0.00041188445,0.0030434213,0.00081753364],"about_ca_topic_score_codex":0.00078581343,"about_ca_topic_score_gemma":0.00052876223,"teacher_disagreement_score":0.818045,"about_ca_system_score_codex":0.0007049223,"about_ca_system_score_gemma":0.00003625002,"threshold_uncertainty_score":0.99971884},"labels":[],"label_agreement":null},{"id":"W1967756142","doi":"10.1109/tvlsi.2011.2148130","title":"Temperature Characteristics and Analysis of Monolithic Microwave CMOS Distributed Oscillators With ${G}_{m}$-Varied Gain Cells and Folded Coplanar Interconnects","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Phase noise; CMOS; Amplifier; Optoelectronics; Microwave; Electrical engineering; Monolithic microwave integrated circuit; Coplanar waveguide; dBc; Materials science; Topology (electrical circuits); Physics; Analytical Chemistry (journal); Computer science; Telecommunications; Chemistry; Engineering","score_opus":0.010687852897574747,"score_gpt":0.18607112597662404,"score_spread":0.1753832730790493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967756142","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5502465,0.00016784317,0.44636735,0.000005709238,0.00056647626,0.00045525568,0.0017401836,0.00018671909,0.00026396092],"genre_scores_gemma":[0.99926275,0.00014005962,0.0001780206,0.000020018677,0.000024343992,0.00008874685,0.00015245918,0.000060848328,0.000072779076],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979955,0.00018003015,0.00072709075,0.00046249843,0.00026733166,0.00036755626],"domain_scores_gemma":[0.9987892,0.00013021463,0.00017443197,0.0004523463,0.0002568217,0.0001969742],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00029350372,0.00046040054,0.0008043043,0.0006753103,0.00014807681,0.00012329937,0.00015681142,0.00039148144,0.00003474674],"category_scores_gemma":[0.000009950667,0.00039141008,0.00014153626,0.0010704055,0.0001334571,0.00031751045,5.678696e-7,0.0005388591,0.000006257526],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040081938,0.00041960666,0.0018781966,0.0006389507,0.0054001817,0.0000733908,0.012769738,0.020731451,0.95495504,0.0005634889,0.00042211253,0.0017470386],"study_design_scores_gemma":[0.0010401187,0.0004091904,0.0017518407,0.0006185923,0.0017079534,0.0000906753,0.0039925673,0.16069019,0.8288025,0.000024371719,0.000080970996,0.0007910074],"about_ca_topic_score_codex":0.00017554591,"about_ca_topic_score_gemma":0.00052640145,"teacher_disagreement_score":0.44901624,"about_ca_system_score_codex":0.0001964307,"about_ca_system_score_gemma":0.000048922844,"threshold_uncertainty_score":0.9998538},"labels":[],"label_agreement":null},{"id":"W1967779689","doi":"10.1109/tvlsi.2012.2198501","title":"Analysis and Design of On-Chip Decoupling Capacitors","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; NMOS logic; Capacitor; Electronic engineering; Chip; Decoupling capacitor; Decoupling (probability); Computer science; Integrated circuit design; Leakage (economics); Engineering; Electrical engineering; Transistor; Control engineering; Voltage","score_opus":0.014636630067938783,"score_gpt":0.21877722000345062,"score_spread":0.20414058993551185,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967779689","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28698713,0.00019223873,0.70999634,0.000005195622,0.0020168975,0.00033711834,0.00006713219,0.0002014707,0.00019648047],"genre_scores_gemma":[0.9983837,0.00010564177,0.00096940034,0.0000135767805,0.00015792208,0.00012751884,0.000010879007,0.00005664689,0.00017472584],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981453,0.00011955697,0.00062191783,0.00026660124,0.0003978119,0.00044880126],"domain_scores_gemma":[0.9989514,0.00023679003,0.00010609551,0.00041799064,0.00010424509,0.00018352257],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006826389,0.0003353095,0.0004995391,0.0008781497,0.00018998931,0.00007220998,0.00014399162,0.00023001093,0.000066753695],"category_scores_gemma":[0.000007635281,0.0003043989,0.00019193388,0.0009453805,0.000052269177,0.0006266549,8.334335e-7,0.00036101826,0.000081031474],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006702517,0.0002331908,0.0017725102,0.00014560095,0.0007404853,0.0000012397604,0.0025515798,0.9753988,0.016994733,0.00006848395,0.00024302314,0.0017833734],"study_design_scores_gemma":[0.00056584674,0.00016916069,0.00097152725,0.0002099525,0.00051745214,0.00001184601,0.0011804504,0.8202901,0.17540364,0.000004144837,0.0002091552,0.00046672166],"about_ca_topic_score_codex":0.00007316668,"about_ca_topic_score_gemma":0.00007383306,"teacher_disagreement_score":0.7113966,"about_ca_system_score_codex":0.00020041445,"about_ca_system_score_gemma":0.00002173761,"threshold_uncertainty_score":0.9999408},"labels":[],"label_agreement":null},{"id":"W1969236585","doi":"10.1109/tvlsi.2012.2219083","title":"Statistical Run-Time Verification of Analog Circuits in Presence of Noise and Process Variation","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Phase noise; Process variation; Electronic engineering; Noise (video); Computer science; Shot noise; Analogue electronics; Electronic circuit; Monte Carlo method; Static timing analysis; Stochastic process; Multiplicative noise; Process (computing); Algorithm; Mathematics; Engineering; Electrical engineering; Analog signal; Digital signal processing; Statistics; Artificial intelligence; Signal transfer function","score_opus":0.010973512778573632,"score_gpt":0.22668248992320295,"score_spread":0.2157089771446293,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969236585","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18943891,0.0001704352,0.80902505,0.0000019419244,0.0003779447,0.00034871677,0.0002016206,0.000058636757,0.00037672135],"genre_scores_gemma":[0.9996362,0.00004321303,0.000059203598,0.000003642882,0.0000406792,0.00008894611,0.00003238796,0.000023183715,0.00007257774],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985462,0.00014751764,0.0005892698,0.00018943391,0.00028587203,0.0002417234],"domain_scores_gemma":[0.9992625,0.00018078883,0.000116113166,0.00019556453,0.00015050388,0.00009451764],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052013947,0.00017260626,0.0003225629,0.00024198975,0.000053654385,0.000020781463,0.000092144364,0.00016446997,0.00003862773],"category_scores_gemma":[0.00002292078,0.000172323,0.0000476605,0.00037992347,0.000052309824,0.0004786736,4.8181107e-7,0.00020345932,0.000019145864],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017516509,0.0016993289,0.0028679243,0.0021510292,0.00026330497,0.0000039514653,0.016153464,0.17547259,0.77007407,0.014382652,0.00030343042,0.0164531],"study_design_scores_gemma":[0.0026205531,0.00053401705,0.059238136,0.0014507804,0.00033678967,0.000059148395,0.003921948,0.71676797,0.21310444,0.0007160847,0.00013287153,0.0011172759],"about_ca_topic_score_codex":0.0001216971,"about_ca_topic_score_gemma":0.000064501706,"teacher_disagreement_score":0.81019723,"about_ca_system_score_codex":0.000090857575,"about_ca_system_score_gemma":0.00003643698,"threshold_uncertainty_score":0.7027128},"labels":[],"label_agreement":null},{"id":"W1969775274","doi":"10.1109/tvlsi.2007.893584","title":"Segmented Virtual Ground Architecture for Low-Power Embedded SRAM","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Dynamic demand; Computer science; Dissipation; Low-power electronics; Electronic engineering; Dynamic voltage scaling; Power consumption; Power (physics); Soft error; Energy consumption; Embedded system; Engineering; Electrical engineering; Computer hardware","score_opus":0.006939423437098234,"score_gpt":0.22073810965433613,"score_spread":0.21379868621723788,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969775274","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17079188,0.00009055915,0.81868804,0.000026362628,0.0069742086,0.0013495745,0.000304846,0.000916237,0.00085832644],"genre_scores_gemma":[0.9958581,0.000018068324,0.0012229097,0.0000972389,0.0003305852,0.00040425992,0.000083455925,0.00015729155,0.0018281137],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99695224,0.00008652287,0.00094989577,0.0005437221,0.0006006219,0.0008669811],"domain_scores_gemma":[0.9984935,0.000271447,0.000120270815,0.0006276007,0.00023205197,0.00025511836],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00081057963,0.00058681855,0.00053559477,0.000649008,0.0003895383,0.00021419732,0.00032406335,0.0004542676,0.00014018702],"category_scores_gemma":[0.000010973117,0.00054594007,0.00033663987,0.00065344706,0.00007071891,0.0006232921,0.0000017303907,0.0007135142,0.00025170948],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00092953455,0.0009965217,0.000024622732,0.00055288576,0.0006840738,0.000028525295,0.008312282,0.8267799,0.13630576,0.0005653474,0.008331043,0.016489517],"study_design_scores_gemma":[0.005881758,0.0014445157,0.00020238059,0.001084478,0.00025019216,0.00015465253,0.007836437,0.5683416,0.38834217,0.00005837267,0.024219831,0.0021836003],"about_ca_topic_score_codex":0.000029907313,"about_ca_topic_score_gemma":0.00041880622,"teacher_disagreement_score":0.8250662,"about_ca_system_score_codex":0.00052581937,"about_ca_system_score_gemma":0.000055350098,"threshold_uncertainty_score":0.99969923},"labels":[],"label_agreement":null},{"id":"W1972437065","doi":"10.1109/tvlsi.2012.2202326","title":"Combined Architecture/Algorithm Approach to Fast FPGA Routing","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Routing (electronic design automation); Logic block; Router; Multipath routing; Parallel computing; Static routing; Algorithm; Embedded system; Computer network; Routing protocol","score_opus":0.011929404047669444,"score_gpt":0.21617838698975392,"score_spread":0.20424898294208446,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1972437065","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0050397646,0.0001224956,0.9838908,0.000023207438,0.002554752,0.00095647,0.0001792244,0.0015819577,0.005651378],"genre_scores_gemma":[0.9868439,0.000017737366,0.011240232,0.00006596684,0.00035531382,0.00053591863,0.000039791557,0.000100943325,0.00080022844],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978293,0.00014592907,0.0005839164,0.0003383825,0.00041080776,0.00069165323],"domain_scores_gemma":[0.99898875,0.000074775504,0.00006409175,0.00047039153,0.00010003023,0.000301947],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005383338,0.00042030893,0.00042976014,0.00042769403,0.00027895346,0.00015971021,0.00024891933,0.000284882,0.000035081655],"category_scores_gemma":[0.000005844396,0.0003897337,0.00020638583,0.00055545237,0.000028435321,0.00041781046,0.0000021266503,0.0006186671,0.00018898488],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017844653,0.002984065,0.00014795514,0.00068935583,0.00068255176,0.000009010251,0.022783004,0.4210949,0.073845655,0.0016354158,0.010406738,0.4655429],"study_design_scores_gemma":[0.0012717613,0.0004032169,0.00016546596,0.0005496844,0.00014356455,0.00012750746,0.0041974997,0.7166884,0.26588857,0.000050146926,0.00894018,0.0015739944],"about_ca_topic_score_codex":0.00006701957,"about_ca_topic_score_gemma":0.00002284739,"teacher_disagreement_score":0.98180413,"about_ca_system_score_codex":0.0002882482,"about_ca_system_score_gemma":0.000019701663,"threshold_uncertainty_score":0.99985546},"labels":[],"label_agreement":null},{"id":"W1978112103","doi":"10.1109/tvlsi.2014.2334642","title":"A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design Technique","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":140,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Low-noise amplifier; Wideband; Electrical engineering; Amplifier; Electronic engineering; Noise figure; Bandwidth (computing); Integrated circuit design; Biasing; Physics; Computer science; Voltage; Engineering; Telecommunications","score_opus":0.01107317284142998,"score_gpt":0.2092329269637931,"score_spread":0.1981597541223631,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1978112103","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0067692436,0.00015562787,0.9774247,0.00002428916,0.0037871746,0.002062387,0.00021462524,0.0017709592,0.0077910083],"genre_scores_gemma":[0.995884,0.00014326771,0.00043845066,0.000099703524,0.0002624056,0.0018275464,0.000042397216,0.0002244379,0.0010777862],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9959053,0.0005203261,0.0011969035,0.00078492856,0.0006947049,0.0008978465],"domain_scores_gemma":[0.99760246,0.00044491107,0.00016913659,0.0010772498,0.00035389856,0.00035233388],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012170251,0.0008137118,0.00078472437,0.0007403506,0.0003953897,0.0003537667,0.000527372,0.0007339107,0.00014965235],"category_scores_gemma":[0.000050742572,0.0007748698,0.0003731836,0.0009985572,0.00011904206,0.0008201019,3.7160652e-7,0.001197678,0.0005647603],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005638507,0.00023012517,0.00000868412,0.00021023574,0.00014704154,0.000014539071,0.0004878314,0.21048814,0.7803562,0.00029242793,0.004100733,0.0036076263],"study_design_scores_gemma":[0.0007356464,0.00021025434,0.000012091987,0.00085426134,0.00009325139,0.00013077301,0.00032274149,0.09673119,0.8979462,0.00017797125,0.0019593022,0.0008263607],"about_ca_topic_score_codex":0.00015196839,"about_ca_topic_score_gemma":0.00017906279,"teacher_disagreement_score":0.98911476,"about_ca_system_score_codex":0.0007351555,"about_ca_system_score_gemma":0.000113137474,"threshold_uncertainty_score":0.99947023},"labels":[],"label_agreement":null},{"id":"W1985562453","doi":"10.1109/tvlsi.2012.2226762","title":"Mitigating the Impact of Process Variation on the Performance of 3-D Integrated Circuits","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Interconnection; Process variation; Computer science; Integrated circuit design; Integrated circuit; Process (computing); Benchmark (surveying); Implementation; Electronic engineering; Computer engineering; Embedded system; Engineering; Telecommunications","score_opus":0.01036764873318214,"score_gpt":0.21942198324311027,"score_spread":0.20905433450992814,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1985562453","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8587182,0.000041877563,0.13906148,0.00005016826,0.00046282107,0.000670372,0.00008752878,0.00023130827,0.00067621085],"genre_scores_gemma":[0.999471,0.00003473161,0.000025491057,0.000008493539,0.000027969229,0.0002925208,0.000008789399,0.000027074959,0.00010393102],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99871534,0.00008588088,0.0005265405,0.00015976459,0.00028842795,0.00022406588],"domain_scores_gemma":[0.9989184,0.00020038185,0.00016991876,0.0003916383,0.0002898823,0.00002977878],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030053232,0.00022423796,0.00026025114,0.00017066427,0.00018182951,0.00005789645,0.00028344858,0.0001687479,0.00010445955],"category_scores_gemma":[0.000025880656,0.00012118825,0.00015374797,0.00057990715,0.000085760264,0.00033679558,9.815953e-7,0.00044709188,0.000041776635],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034435627,0.00032040244,0.0006108921,0.00036438296,0.0004054689,3.9969757e-7,0.0059242467,0.8796699,0.09601861,0.0005829228,0.00084839284,0.015219967],"study_design_scores_gemma":[0.00025261662,0.00028303856,0.002471054,0.0005394861,0.00003083911,0.000007109086,0.0049462384,0.7479599,0.24326466,0.000056755303,0.000014653074,0.00017365736],"about_ca_topic_score_codex":0.00033532406,"about_ca_topic_score_gemma":0.0000327924,"teacher_disagreement_score":0.14724605,"about_ca_system_score_codex":0.0001471473,"about_ca_system_score_gemma":0.000051329524,"threshold_uncertainty_score":0.49419132},"labels":[],"label_agreement":null},{"id":"W1988102072","doi":"10.1109/92.994977","title":"Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":134,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Domino logic; Domino; Cascode; CMOS; Electronic engineering; Standby power; Computer science; Logic gate; Overhead (engineering); Dynamic demand; Engineering; Reliability (semiconductor); Dynamic logic (digital electronics); Pass transistor logic; Electrical engineering; Power (physics); Voltage; Transistor; Logic synthesis; Logic family","score_opus":0.007794041568643099,"score_gpt":0.19379923133507954,"score_spread":0.18600518976643643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988102072","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.092848435,0.0012582757,0.90015185,0.00011279874,0.0021656586,0.00095517095,0.00035280548,0.001710938,0.0004440812],"genre_scores_gemma":[0.9965761,0.00039902196,0.0007284237,0.000026363763,0.00006523253,0.00096654013,0.000021719185,0.000101446676,0.0011151816],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976727,0.00006416005,0.0007049645,0.0005388454,0.00040390005,0.00061543356],"domain_scores_gemma":[0.9989127,0.0001564192,0.00009856527,0.0005602214,0.00015561467,0.00011646063],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027323051,0.0005041767,0.000512893,0.0005733584,0.00043254596,0.00020802802,0.00027665324,0.00039818283,0.000051655396],"category_scores_gemma":[0.000007457863,0.00045157643,0.0001952955,0.0005147711,0.000118362244,0.00040589386,0.0000027597112,0.00039869576,0.00008835244],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012606887,0.0008289635,0.000029655497,0.0007078312,0.00034767308,0.000013590911,0.0021734356,0.8507745,0.052210554,0.00079411303,0.0038701124,0.08812346],"study_design_scores_gemma":[0.0009845241,0.00017366506,0.000013498307,0.00030676115,0.0000688213,0.00004084578,0.0017380068,0.9495854,0.042950135,0.000014439012,0.0036243303,0.0004995825],"about_ca_topic_score_codex":0.000032430464,"about_ca_topic_score_gemma":0.00022440762,"teacher_disagreement_score":0.90372765,"about_ca_system_score_codex":0.0003487942,"about_ca_system_score_gemma":0.000018275485,"threshold_uncertainty_score":0.9997936},"labels":[],"label_agreement":null},{"id":"W1991075467","doi":"10.1109/tvlsi.2011.2178046","title":"Statistical SRAM Read Access Yield Improvement Using Negative Capacitance Circuits","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Access time; CMOS; Capacitance; Electronic circuit; Electronic engineering; Computer science; Process variation; Noise margin; Parasitic capacitance; Block (permutation group theory); Chip; Computer hardware; Electrical engineering; Engineering; Voltage; Transistor; Mathematics","score_opus":0.048681745572569345,"score_gpt":0.25357248856503817,"score_spread":0.20489074299246882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1991075467","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13572346,0.00005328551,0.8551152,0.0000067759674,0.0048089246,0.00085276284,0.00045074424,0.00050407246,0.0024847821],"genre_scores_gemma":[0.9975752,0.000034814562,0.0014352102,0.00005035735,0.00015831924,0.0003037379,0.000015951837,0.000097991295,0.00032836606],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974064,0.00010170488,0.0008113219,0.0005111957,0.0005366034,0.0006327654],"domain_scores_gemma":[0.99869454,0.0001682952,0.00013493346,0.0005574074,0.00023324465,0.00021159266],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035810404,0.00047588366,0.00047049526,0.0003649901,0.0002888804,0.00021803411,0.00037368992,0.00028202854,0.00042021685],"category_scores_gemma":[0.000016449783,0.00045635723,0.00013337017,0.0005406211,0.00009169158,0.0013555131,0.0000020377242,0.0006286787,0.0001955669],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005495483,0.002630992,0.0005046846,0.00198622,0.0017364145,0.00016431005,0.03382706,0.43336266,0.4474776,0.0035052889,0.0054776324,0.06877759],"study_design_scores_gemma":[0.0010338534,0.00037386917,0.0002635141,0.0007914306,0.00016384154,0.000046762,0.0024257915,0.51384246,0.47964045,0.00011850967,0.00028058962,0.0010189491],"about_ca_topic_score_codex":0.0005935366,"about_ca_topic_score_gemma":0.00047264044,"teacher_disagreement_score":0.8618518,"about_ca_system_score_codex":0.00061962655,"about_ca_system_score_gemma":0.000078398916,"threshold_uncertainty_score":0.9997888},"labels":[],"label_agreement":null},{"id":"W1993004594","doi":"10.1109/tvlsi.2002.808463","title":"Probability-based approach to rectilinear Steiner tree problems","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Steiner tree problem; Very-large-scale integration; Computer science; Class (philosophy); Interconnection; Tree (set theory); Integrated circuit layout; Algorithm; Mathematical optimization; Integrated circuit; Theoretical computer science; Mathematics; Artificial intelligence; Combinatorics; Embedded system","score_opus":0.032060161823195536,"score_gpt":0.2112050610018799,"score_spread":0.17914489917868437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993004594","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006426369,0.00013261379,0.97743344,0.00006687709,0.0011639689,0.0019297916,0.00014426938,0.001971008,0.0107316645],"genre_scores_gemma":[0.9895096,0.000023113875,0.00626941,0.000081995044,0.0001504204,0.001532126,0.000025445206,0.00010440675,0.0023035114],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976119,0.00017553035,0.0007096358,0.00054518523,0.0004610993,0.0004966938],"domain_scores_gemma":[0.9987664,0.000076545744,0.00006373634,0.0006873845,0.00018697901,0.00021895314],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00047239626,0.00043828355,0.0004534154,0.00045694425,0.00021372687,0.0001726737,0.00026987903,0.00033052964,0.00011136413],"category_scores_gemma":[0.000009868206,0.00039632132,0.00023733181,0.000778854,0.000038990187,0.00034238445,0.0000011049036,0.00054536195,0.00027843495],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006498491,0.0017322659,0.000028746379,0.00074277876,0.00014016608,0.000004223147,0.002298605,0.9240201,0.031417154,0.00019974643,0.01358222,0.025769014],"study_design_scores_gemma":[0.00061782537,0.0003196313,0.000009792984,0.00028393822,0.000048479622,0.000018257351,0.0002860005,0.91146725,0.07389844,0.000026907908,0.012447076,0.0005764154],"about_ca_topic_score_codex":0.000056847774,"about_ca_topic_score_gemma":0.00017561886,"teacher_disagreement_score":0.9830832,"about_ca_system_score_codex":0.00035007708,"about_ca_system_score_gemma":0.000020675394,"threshold_uncertainty_score":0.99984884},"labels":[],"label_agreement":null},{"id":"W1993789287","doi":"10.1109/tvlsi.2011.2158613","title":"Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Swing; Flip-flop; CMOS; Electronic engineering; Overhead (engineering); Computer science; Reduction (mathematics); Low-power electronics; Electrical engineering; Power (physics); Engineering; Physics; Power consumption; Mathematics","score_opus":0.01375528583334013,"score_gpt":0.19928038051712801,"score_spread":0.1855250946837879,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993789287","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10673633,0.00012772015,0.8834577,0.000013057246,0.006846303,0.00096205785,0.0010378573,0.0006259822,0.00019295701],"genre_scores_gemma":[0.99725205,0.000061638726,0.00030139362,0.000023542678,0.0005766764,0.0007202615,0.00056959403,0.00010263125,0.00039220377],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974284,0.00010035752,0.000839531,0.0004853573,0.00044566748,0.0007006659],"domain_scores_gemma":[0.99886084,0.00012380391,0.00012816963,0.0004219315,0.0002722125,0.00019303446],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00034399843,0.00048504188,0.00046202578,0.000251572,0.00052273273,0.00015847564,0.00025527042,0.00039478662,0.00016193328],"category_scores_gemma":[0.000008712892,0.0004630346,0.00030867825,0.0003348371,0.00006230145,0.0007272392,0.000002383174,0.00057171186,0.00009265051],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009292612,0.0011295011,0.00021943319,0.0007937987,0.00084055885,0.000026580785,0.0047176876,0.94301903,0.023774661,0.0030589995,0.011112082,0.0103783775],"study_design_scores_gemma":[0.0014850323,0.00017436173,0.0005593737,0.00048236156,0.00012327159,0.000030919062,0.0007153899,0.9185405,0.07524442,0.000031320185,0.0019685556,0.00064451486],"about_ca_topic_score_codex":0.00006467136,"about_ca_topic_score_gemma":0.00019823649,"teacher_disagreement_score":0.89051574,"about_ca_system_score_codex":0.0005186692,"about_ca_system_score_gemma":0.000047714384,"threshold_uncertainty_score":0.99978215},"labels":[],"label_agreement":null},{"id":"W1994439638","doi":"10.1109/tvlsi.2012.2219630","title":"Integrated Power and Clock Distribution Network","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Power (physics); Swing; Algorithm; Engineering; Physics","score_opus":0.007444405713624591,"score_gpt":0.19862599195093,"score_spread":0.1911815862373054,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994439638","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17135307,0.00082974776,0.81817746,0.000026763973,0.007149342,0.00055461016,0.00032508766,0.0007283998,0.00085549033],"genre_scores_gemma":[0.9981448,0.00016823145,0.0002733279,0.000038599235,0.00034563476,0.00019874985,0.0001388256,0.00007877262,0.0006130488],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99778104,0.0001485774,0.00062248117,0.00031610933,0.00037232155,0.00075948593],"domain_scores_gemma":[0.9989876,0.00009846546,0.00008259289,0.00041666327,0.00014619321,0.0002684948],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005723705,0.0004392178,0.0004056823,0.00018137078,0.0003407997,0.0001705895,0.00015757889,0.00034768716,0.00013910199],"category_scores_gemma":[0.0000070693072,0.00039246012,0.00013776332,0.00065235764,0.00006196451,0.0010660717,0.0000017933186,0.00061871164,0.00033971],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071988226,0.0020811518,0.00508334,0.00090214214,0.001441922,0.000024875997,0.0106656,0.7754288,0.035624504,0.006381041,0.13134575,0.030301044],"study_design_scores_gemma":[0.0029160054,0.0005592876,0.0035521379,0.0012498852,0.00033479818,0.0002490862,0.003926366,0.7708044,0.06011319,0.000045454668,0.15387765,0.0023717424],"about_ca_topic_score_codex":0.000048703587,"about_ca_topic_score_gemma":0.0000849752,"teacher_disagreement_score":0.82679176,"about_ca_system_score_codex":0.00040923717,"about_ca_system_score_gemma":0.000030287365,"threshold_uncertainty_score":0.9998527},"labels":[],"label_agreement":null},{"id":"W1995429929","doi":"10.1109/tvlsi.2013.2265895","title":"A 12.5-Gb/s On-Chip Oscilloscope to Measure Eye Diagrams and Jitter Histograms of High-Speed Signals","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Jitter; Oscilloscope; CMOS; Computer science; Chip; Electronic engineering; SIGNAL (programming language); Computer hardware; Engineering; Detector; Telecommunications","score_opus":0.014473163363969229,"score_gpt":0.22390624744303486,"score_spread":0.20943308407906563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1995429929","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2868998,0.00014168944,0.70871156,0.00017564952,0.0018225876,0.000997723,0.00013528121,0.0005420322,0.00057369244],"genre_scores_gemma":[0.9972668,0.000075384014,0.0008568327,0.0000934401,0.000061151106,0.00037676885,0.000012790051,0.000055515062,0.0012012772],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99815065,0.000069393085,0.0005798097,0.0003896318,0.00042020512,0.00039033502],"domain_scores_gemma":[0.9990406,0.000089085275,0.00009027204,0.00048725645,0.00015772939,0.0001350591],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002028149,0.00036755647,0.00047641844,0.0003651713,0.00016156728,0.00010006174,0.0002315357,0.00024956997,0.0001196675],"category_scores_gemma":[0.000016954684,0.00030955367,0.000118429794,0.00030235137,0.00008238665,0.00036605258,0.000003189765,0.00038154982,0.00016786295],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000373548,0.0017214686,0.00087716035,0.001001216,0.0010181406,0.000016281998,0.0055606286,0.36123756,0.43302834,0.0012403474,0.013884133,0.18004118],"study_design_scores_gemma":[0.005759272,0.0038436677,0.0025023585,0.0045740264,0.00042933665,0.00003993867,0.0110400915,0.19086657,0.75029105,0.0012210651,0.025611658,0.0038209844],"about_ca_topic_score_codex":0.0002697611,"about_ca_topic_score_gemma":0.00030556237,"teacher_disagreement_score":0.710367,"about_ca_system_score_codex":0.00019118281,"about_ca_system_score_gemma":0.000013285354,"threshold_uncertainty_score":0.9999356},"labels":[],"label_agreement":null},{"id":"W1997700518","doi":"10.1109/tvlsi.2015.2397005","title":"Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Interconnection; Embedded system; Router; Efficient energy use; System on a chip; Dynamic demand; Power (physics); Engineering; Computer network; Electrical engineering","score_opus":0.0223100359649992,"score_gpt":0.2610077314653569,"score_spread":0.2386976955003577,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997700518","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.121388115,0.00008428798,0.8738828,0.00008772932,0.002039665,0.00036939158,0.000052906358,0.00015626621,0.0019388406],"genre_scores_gemma":[0.9982453,0.0000079721585,0.00060909544,0.00008790057,0.000059749393,0.00007411757,0.000009871643,0.000020517924,0.00088548113],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972737,0.00035773552,0.0007780234,0.000576566,0.0006996392,0.0003143757],"domain_scores_gemma":[0.9979535,0.00018955993,0.00034786874,0.00072486984,0.0005737687,0.00021046429],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000712218,0.00031413653,0.0007470095,0.00081938464,0.00021320785,0.0002913184,0.00034637298,0.00018972594,0.00003070691],"category_scores_gemma":[0.000009471041,0.00023802574,0.00020851378,0.0015085492,0.00006967725,0.0005820605,0.0000036302547,0.00031995904,0.000038293747],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00062981,0.0015931195,0.0012143933,0.00008512605,0.0019860736,0.00001747182,0.019727051,0.95701164,0.00096355716,0.008054251,0.0054551587,0.0032623727],"study_design_scores_gemma":[0.0010901212,0.0011087568,0.00026343335,0.0003063107,0.0002534873,0.000036614118,0.006231069,0.9827221,0.0054594167,0.000012666355,0.0021180885,0.0003979341],"about_ca_topic_score_codex":0.00028840493,"about_ca_topic_score_gemma":0.0011582742,"teacher_disagreement_score":0.87685716,"about_ca_system_score_codex":0.00016033818,"about_ca_system_score_gemma":0.00008245995,"threshold_uncertainty_score":0.9706408},"labels":[],"label_agreement":null},{"id":"W1998009542","doi":"10.1109/tvlsi.2007.899226","title":"Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Cluster analysis; Voltage; Voltage reduction; Limit (mathematics); Scaling; Energy consumption; Power (physics); Computer science; Dynamic voltage scaling; Process (computing); Cluster (spacecraft); Reduction (mathematics); Block (permutation group theory); Low voltage; Voltage optimisation; Electronic engineering; Electrical engineering; Switched-mode power supply; Engineering; Mathematics; Physics","score_opus":0.007647048439897139,"score_gpt":0.2015600898608701,"score_spread":0.19391304142097296,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998009542","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08348469,0.00010851579,0.9119042,0.000014274378,0.0022703062,0.00094531226,0.00005864124,0.00079260836,0.00042144602],"genre_scores_gemma":[0.99505657,0.00004697747,0.0039750556,0.00004208839,0.00014220198,0.00015882861,0.000013173721,0.00013016434,0.00043493471],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99743444,0.00009635339,0.00076465507,0.0005027032,0.0005338962,0.0006679358],"domain_scores_gemma":[0.9986878,0.00025025327,0.000114507944,0.00049656036,0.00021206524,0.00023878396],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009791636,0.0005073701,0.00044237022,0.00058725773,0.00046527135,0.00027882578,0.00020415061,0.0003213538,0.000058613856],"category_scores_gemma":[0.000006042112,0.00045619882,0.000102859885,0.00068611465,0.00006470936,0.0008851158,0.0000024456474,0.000595312,0.00010910973],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021742472,0.00019793284,0.00008096898,0.00025636074,0.00020418748,0.00003257308,0.0028674712,0.96865326,0.024401944,0.000053415246,0.00033746456,0.0026970196],"study_design_scores_gemma":[0.0013702377,0.00024897765,0.0002694426,0.000739903,0.00008493454,0.00014359874,0.0016118115,0.92922235,0.065010734,0.0000056729255,0.00055606087,0.0007362571],"about_ca_topic_score_codex":0.000050167477,"about_ca_topic_score_gemma":0.00025535029,"teacher_disagreement_score":0.9115719,"about_ca_system_score_codex":0.0003733368,"about_ca_system_score_gemma":0.000053987016,"threshold_uncertainty_score":0.999789},"labels":[],"label_agreement":null},{"id":"W2000410358","doi":"10.1109/tvlsi.2007.893580","title":"A New Single-Ended SRAM Cell With Write-Assist","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Static random-access memory; NMOS logic; Leakage (economics); Computer science; Leakage power; Random access memory; Memory cell; Read-write memory; Electronic engineering; Computer hardware; Electrical engineering; Voltage; Transistor; Engineering","score_opus":0.008651370039534095,"score_gpt":0.19577098013293004,"score_spread":0.18711961009339595,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000410358","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06818354,0.00018208488,0.91755044,0.000030472125,0.0036419658,0.0006974463,0.000075476484,0.0010655929,0.008572995],"genre_scores_gemma":[0.99173445,0.000020642034,0.0030060739,0.000047510424,0.00028386986,0.00008619694,0.000028456205,0.00013154093,0.004661282],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99724543,0.00007245605,0.0007799125,0.00048833323,0.0006679927,0.000745857],"domain_scores_gemma":[0.9986049,0.00012990463,0.000117539814,0.0006354086,0.00017189422,0.00034038676],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00048483702,0.000532625,0.00047131925,0.00057624676,0.00029456458,0.00026654286,0.00028752547,0.0003433676,0.00014946061],"category_scores_gemma":[0.0000028884726,0.00046821058,0.00018474612,0.00090111507,0.000049718332,0.000811299,0.000001206767,0.00068384566,0.00048356736],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001226565,0.0024023918,0.000490098,0.00111552,0.0007365823,0.0001860909,0.008332321,0.6620467,0.25392988,0.000496014,0.026973063,0.04206481],"study_design_scores_gemma":[0.0047716284,0.0012317325,0.0004943801,0.0010772097,0.0002773059,0.00021645974,0.004240966,0.20572944,0.7526845,0.000018070314,0.027296077,0.0019622433],"about_ca_topic_score_codex":0.00015689468,"about_ca_topic_score_gemma":0.0014114658,"teacher_disagreement_score":0.9235509,"about_ca_system_score_codex":0.0005944544,"about_ca_system_score_gemma":0.00009460846,"threshold_uncertainty_score":0.99977696},"labels":[],"label_agreement":null},{"id":"W2000956074","doi":"10.1109/tvlsi.2012.2232321","title":"Efficient VLSI Implementation of Neural Networks With Hyperbolic Tangent Activation Function","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Neural Networks and Applications","field":"Computer Science","cited_by":160,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Hyperbolic function; Activation function; Sigmoid function; Artificial neural network; Very-large-scale integration; Tangent; Nonlinear system; Computer science; Adder; Function (biology); Transfer function; Function approximation; Inverse trigonometric functions; Algorithm; Mathematics; Topology (electrical circuits); Mathematical analysis; Artificial intelligence; Engineering; Telecommunications","score_opus":0.009279577385021536,"score_gpt":0.23136076624549212,"score_spread":0.2220811888604706,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000956074","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16138116,0.000023237826,0.8361398,0.00025395353,0.0010948398,0.0007674756,0.000019403875,0.00019191283,0.00012822119],"genre_scores_gemma":[0.99818623,0.000010403411,0.00087327725,0.00017294868,0.00020765766,0.00036437684,0.00003363548,0.000028512157,0.00012293593],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997632,0.00023541234,0.00064004806,0.00056539715,0.0005469699,0.00038013994],"domain_scores_gemma":[0.9984094,0.00013583282,0.0003725067,0.00064486265,0.00030697524,0.00013042476],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004001316,0.00029755372,0.0003138626,0.00024989867,0.00041989397,0.00018824221,0.00033796794,0.00013272619,0.000027641338],"category_scores_gemma":[0.0000023308544,0.00024404925,0.00014474546,0.0009095986,0.000047858783,0.00042126057,0.000004619331,0.00030528882,0.000018710341],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000081439925,0.0003016111,0.00007518414,0.000029547267,0.000047338563,3.7820013e-7,0.00038609863,0.9444061,0.005163615,0.0036015417,0.00025029498,0.045656838],"study_design_scores_gemma":[0.00079688325,0.00054319715,0.00096884876,0.000089134825,0.00005446231,0.000011200285,0.0005163764,0.9823036,0.013805533,0.00002339476,0.00062690314,0.00026042093],"about_ca_topic_score_codex":0.0001889441,"about_ca_topic_score_gemma":0.0003197594,"teacher_disagreement_score":0.8368051,"about_ca_system_score_codex":0.00014195085,"about_ca_system_score_gemma":0.000041364285,"threshold_uncertainty_score":0.995204},"labels":[],"label_agreement":null},{"id":"W2001370577","doi":"10.1109/tvlsi.2013.2284281","title":"Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Adder; Computer science; CMOS; Multiplexer; Register file; Block (permutation group theory); Microarchitecture; Computer hardware; Embedded system; Application-specific integrated circuit; Parallel computing; Computer architecture; Instruction set; Multiplexing; Engineering; Electronic engineering; Telecommunications","score_opus":0.031080185009757618,"score_gpt":0.23889983598330994,"score_spread":0.20781965097355232,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2001370577","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24697499,0.00017142405,0.7488931,0.00021976937,0.0016632174,0.0013950632,0.000078412886,0.0004394479,0.00016457179],"genre_scores_gemma":[0.99672216,0.000050290782,0.0016925731,0.00009001772,0.0002298235,0.0005875072,0.000011191558,0.000090432724,0.00052597723],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977486,0.00023836954,0.00062198396,0.0004113832,0.00039561716,0.00058405387],"domain_scores_gemma":[0.9987395,0.00031527996,0.00006992233,0.0005242321,0.00013330641,0.00021779448],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0005418049,0.00043484202,0.00041188337,0.00031948098,0.0004858642,0.00041374058,0.000325334,0.0002149323,0.00008902529],"category_scores_gemma":[0.000008595019,0.00032029822,0.00013122226,0.0005423139,0.00007101143,0.00063145603,0.0000031111972,0.0006041411,0.0008074288],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000121517594,0.0001723207,0.00043157587,0.00045059415,0.0005190942,0.000008120688,0.013798946,0.72765553,0.19053078,0.00009448991,0.014632212,0.051584817],"study_design_scores_gemma":[0.0018024736,0.00051445863,0.0016052516,0.0008956914,0.00023145502,0.00012159369,0.0046786126,0.5824305,0.39715362,0.00003938384,0.008917137,0.0016098255],"about_ca_topic_score_codex":0.00026159777,"about_ca_topic_score_gemma":0.00017626217,"teacher_disagreement_score":0.7497472,"about_ca_system_score_codex":0.00021585432,"about_ca_system_score_gemma":0.000033692686,"threshold_uncertainty_score":0.99997056},"labels":[],"label_agreement":null},{"id":"W2003587103","doi":"10.1109/tvlsi.2015.2417752","title":"SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Scheduling (production processes); Workload; Computer architecture; Embedded system; Distributed computing; Field-programmable gate array; Stream processing; Reconfigurable computing; Architecture; Adaptation (eye); Operating system; Engineering","score_opus":0.028979387153256257,"score_gpt":0.26695017839382146,"score_spread":0.2379707912405652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2003587103","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011908875,0.000045725694,0.9877211,0.00074747007,0.0041193627,0.0035056775,0.00023924722,0.0018832333,0.0005473322],"genre_scores_gemma":[0.8542594,0.000007949854,0.14147398,0.00024971282,0.00029068138,0.0025159707,0.000046189543,0.00006722647,0.0010888968],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.995552,0.0006459475,0.0010925513,0.0010396894,0.001027374,0.0006424358],"domain_scores_gemma":[0.99609286,0.00034409176,0.00039574038,0.0011769568,0.0015356834,0.00045466374],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015193674,0.0005686633,0.0005796011,0.00090428314,0.00054946216,0.00076582684,0.00090586254,0.00046212837,0.000007681983],"category_scores_gemma":[0.000073071154,0.0005283345,0.00030683077,0.0012592121,0.000024205461,0.0013169706,0.000008185956,0.00050913024,0.00014470244],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00076071644,0.0041941074,0.00001775369,0.0005031929,0.00081855594,0.00002892752,0.10553343,0.2972583,0.048765864,0.3842422,0.015967578,0.14190938],"study_design_scores_gemma":[0.0013581401,0.0011190532,0.0000070299525,0.0006918405,0.00010350874,0.00007498421,0.004496604,0.8875187,0.094168864,0.007974296,0.0015905207,0.00089644117],"about_ca_topic_score_codex":0.0003799479,"about_ca_topic_score_gemma":0.0017023885,"teacher_disagreement_score":0.85306853,"about_ca_system_score_codex":0.00087444123,"about_ca_system_score_gemma":0.00040222716,"threshold_uncertainty_score":0.9997168},"labels":[],"label_agreement":null},{"id":"W2007109372","doi":"10.1109/tvlsi.2009.2031318","title":"Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Sizing; Computer architecture; Embedded system; Transistor; Circuit design; Design space exploration; Architecture; Engineering; Electrical engineering","score_opus":0.03155522727447946,"score_gpt":0.2092796363849271,"score_spread":0.17772440911044765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2007109372","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.097950436,0.00040411155,0.8990822,0.000075412725,0.0002226967,0.0006392351,0.000038996757,0.0013881703,0.00019875397],"genre_scores_gemma":[0.9952318,0.0002947977,0.0040753507,0.00004218201,0.000031209383,0.00023600606,0.0000065392614,0.000044390803,0.000037721948],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99860346,0.00012868406,0.0003956259,0.00032998426,0.00022117366,0.00032107727],"domain_scores_gemma":[0.9994865,0.000098131306,0.000037193982,0.00020699341,0.000047547856,0.00012363563],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027946092,0.00033232357,0.00036059727,0.00044059867,0.00013133668,0.00010929157,0.00008492968,0.00017548296,0.0000052323517],"category_scores_gemma":[0.0000029705486,0.00028272142,0.00005364551,0.00036540424,0.000040152976,0.00052712153,2.994316e-7,0.00042591072,0.0000024871717],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006634822,0.0005640324,0.00003437138,0.00035134933,0.00021790226,0.00015119772,0.018482668,0.7812236,0.09679043,0.00017753588,0.000536475,0.100806944],"study_design_scores_gemma":[0.001983937,0.0011568886,0.000421824,0.0013410759,0.000121781726,0.0005278449,0.002396882,0.8822933,0.10785616,0.00006229582,0.00087429915,0.0009637393],"about_ca_topic_score_codex":0.00004401484,"about_ca_topic_score_gemma":0.00019011229,"teacher_disagreement_score":0.89728135,"about_ca_system_score_codex":0.00013456674,"about_ca_system_score_gemma":0.00001968226,"threshold_uncertainty_score":0.9999625},"labels":[],"label_agreement":null},{"id":"W2012642399","doi":"10.1109/tvlsi.2015.2405933","title":"Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Virtual channel; Computer science; Microarchitecture; Scalability; Latency (audio); Port (circuit theory); Network on a chip; Throughput; Embedded system; Flow control (data); Channel (broadcasting); Computer network; Operating system; Engineering; Wireless","score_opus":0.011880877671856397,"score_gpt":0.2244742166411257,"score_spread":0.21259333896926932,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012642399","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01809174,0.00022328332,0.9665574,0.00021436736,0.012789699,0.0014230233,0.00013431608,0.00041230116,0.00015391406],"genre_scores_gemma":[0.9967193,0.000011250014,0.0005872929,0.00008524822,0.00031551128,0.0003255872,0.000041510684,0.0000512232,0.00186305],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971356,0.00034232409,0.0007533106,0.00074459426,0.00055534317,0.0004688402],"domain_scores_gemma":[0.9978372,0.00020588361,0.0002657755,0.00058516196,0.00082722324,0.00027878286],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000983911,0.00038655123,0.0004725874,0.00043884822,0.0005176384,0.0006869053,0.00041199086,0.00030456393,0.0000039444167],"category_scores_gemma":[0.000033588047,0.0003317031,0.00013770293,0.00076364825,0.00004851529,0.00034175406,0.0000069462367,0.00033219028,0.000048615442],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007583775,0.0002744808,0.00000609704,0.00010584571,0.00008465489,0.0000042728166,0.005189297,0.98298776,0.00090531143,0.006416737,0.0014321194,0.0025175563],"study_design_scores_gemma":[0.0010930607,0.00047096558,0.0000061430806,0.0002608427,0.000028438131,0.0002256953,0.0029914153,0.99118197,0.00072868617,0.00003930843,0.002599949,0.00037354528],"about_ca_topic_score_codex":0.00010448721,"about_ca_topic_score_gemma":0.0002024666,"teacher_disagreement_score":0.97862756,"about_ca_system_score_codex":0.00035373386,"about_ca_system_score_gemma":0.00012706866,"threshold_uncertainty_score":0.9999135},"labels":[],"label_agreement":null},{"id":"W2015710739","doi":"10.1109/tvlsi.2011.2107583","title":"On-Chip Process Variations Compensation Using an Analog Adaptive Body Bias (A-ABB)","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Compensation (psychology); Process (computing); Chip; Computer science; Electronic engineering; Analogue electronics; Process variation; Electronic circuit; Electrical engineering; Engineering; Telecommunications; Psychology","score_opus":0.05358618500473177,"score_gpt":0.24938112353032027,"score_spread":0.1957949385255885,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2015710739","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25635457,0.0000233759,0.73734075,0.0000062917534,0.0026840721,0.00077097677,0.00020990422,0.00064996333,0.0019601043],"genre_scores_gemma":[0.9978322,0.000014101022,0.0013151433,0.000044775617,0.00017828237,0.00025360155,0.00007055517,0.00011692014,0.00017446748],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972061,0.00027962265,0.0008374015,0.0005448341,0.0005971627,0.00053488807],"domain_scores_gemma":[0.99845487,0.00013653195,0.00019155606,0.0006310832,0.0003644133,0.0002215286],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000574753,0.00051420607,0.000474446,0.00077457377,0.00053793826,0.0001742782,0.0003103882,0.00033710647,0.00019441244],"category_scores_gemma":[0.000011998181,0.0004966377,0.0001727576,0.00088208437,0.00006342904,0.0013197305,0.0000012784666,0.00062224444,0.0002603776],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000247294,0.0012649087,0.00014398922,0.00016068207,0.00033188885,0.000012797909,0.010781808,0.96865445,0.0136566395,0.0031100183,0.00016088884,0.0014746159],"study_design_scores_gemma":[0.0007803079,0.00046205273,0.0004560067,0.0003057437,0.00013318732,0.000031054366,0.0019166428,0.947956,0.047135524,0.00016708452,0.000058905935,0.00059749215],"about_ca_topic_score_codex":0.00030823782,"about_ca_topic_score_gemma":0.0006158896,"teacher_disagreement_score":0.7414776,"about_ca_system_score_codex":0.00051027804,"about_ca_system_score_gemma":0.000111275374,"threshold_uncertainty_score":0.9997485},"labels":[],"label_agreement":null},{"id":"W2019828391","doi":"10.1109/tvlsi.2003.816139","title":"Low-leakage asymmetric-cell SRAM","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":105,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Sense amplifier; Degradation (telecommunications); Computer science; Electronic engineering; Transistor; Electrical engineering; Engineering; Semiconductor memory; Computer hardware; Voltage","score_opus":0.006963472649608291,"score_gpt":0.19590094777675215,"score_spread":0.18893747512714387,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2019828391","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06539812,0.0003610571,0.9040891,0.000015217962,0.008318684,0.0008251905,0.00014710323,0.0010481309,0.019797424],"genre_scores_gemma":[0.9944505,0.00013730973,0.000628509,0.000059952337,0.00015561181,0.00028754276,0.000023128243,0.00014269713,0.0041147484],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99703574,0.00021389886,0.00084252737,0.0005220466,0.0006499615,0.00073580106],"domain_scores_gemma":[0.99854004,0.00016175697,0.000108391854,0.0007521544,0.00018384338,0.0002538336],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00061446184,0.0005535858,0.00051914254,0.0008273274,0.00034040687,0.00025050048,0.00031364884,0.0004077979,0.00026890426],"category_scores_gemma":[0.000013545352,0.00053171004,0.0002805584,0.0013681649,0.000048034974,0.0008449867,0.0000010481411,0.00078106305,0.0018430068],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010821926,0.0019114136,0.00013370784,0.0009977157,0.00037823303,0.00005698477,0.002906579,0.89692986,0.066311575,0.0011236486,0.019392278,0.009749786],"study_design_scores_gemma":[0.0020750163,0.00030727955,0.00005359309,0.00036909748,0.00011570892,0.00006981706,0.0016825894,0.2772976,0.6872496,0.00001895153,0.029595764,0.0011650228],"about_ca_topic_score_codex":0.0000398356,"about_ca_topic_score_gemma":0.0001003606,"teacher_disagreement_score":0.92905235,"about_ca_system_score_codex":0.0005098179,"about_ca_system_score_gemma":0.0000730124,"threshold_uncertainty_score":0.9997134},"labels":[],"label_agreement":null},{"id":"W2023777102","doi":"10.1109/tvlsi.2005.863187","title":"Design and verification of SystemC transaction-level models","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Correctness; Abstract state machines; Electronic system-level design and verification; Programming language; Formal verification; Embedded system; High-level synthesis; Unified Modeling Language; Computer architecture; Finite-state machine; Software; Field-programmable gate array","score_opus":0.03567468190291152,"score_gpt":0.2447658100817937,"score_spread":0.2090911281788822,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023777102","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023338557,0.00027562847,0.9930466,0.00007037371,0.0012815229,0.001555975,0.00008681145,0.0006442216,0.0007050334],"genre_scores_gemma":[0.96494615,0.00004546397,0.03344304,0.000021506601,0.00006617677,0.0005062369,0.00000990646,0.000042542277,0.00091897225],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99614817,0.0007399499,0.0012239646,0.00075674633,0.00073539076,0.00039580665],"domain_scores_gemma":[0.9977034,0.00028394352,0.00044988183,0.0009658901,0.00047790332,0.00011898239],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013419591,0.00040582364,0.00058346195,0.00060334016,0.0003247278,0.00027214462,0.000559891,0.00035431513,0.000007927328],"category_scores_gemma":[0.0000045216443,0.00038525567,0.00018414497,0.00072389236,0.000080072205,0.001670812,0.0000023876123,0.00033043977,0.000026117674],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035175617,0.0022098168,0.000027284219,0.0014218501,0.00033492557,0.000021725671,0.0073932274,0.55606186,0.32025486,0.09073006,0.0031234168,0.01806922],"study_design_scores_gemma":[0.0005537731,0.0002269164,0.000019571447,0.00046229048,0.000042283013,0.00009016822,0.000460043,0.7848968,0.21188475,0.00087603007,0.00011027717,0.00037708407],"about_ca_topic_score_codex":0.00060459384,"about_ca_topic_score_gemma":0.00012210498,"teacher_disagreement_score":0.9626123,"about_ca_system_score_codex":0.0002648319,"about_ca_system_score_gemma":0.00012567821,"threshold_uncertainty_score":0.9998599},"labels":[],"label_agreement":null},{"id":"W2032285114","doi":"10.1109/tvlsi.2014.2322511","title":"On the Nonvolatile Performance of Flip-Flop/SRAM Cells With a Single MTJ","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Flip-flop; Static random-access memory; Non-volatile memory; Transistor; Electrical engineering; MOSFET; Electronic engineering; Dissipation; Data retention; Very-large-scale integration; Tunnel magnetoresistance; Power (physics); Resistive touchscreen; Noise margin; CMOS; Computer science; Materials science; Voltage; Engineering; Nanotechnology; Physics","score_opus":0.008679930171938756,"score_gpt":0.17771104443752603,"score_spread":0.16903111426558728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2032285114","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8747756,0.00003305417,0.12046185,0.000015979955,0.0021945708,0.00034853927,0.00008229001,0.00018474847,0.0019034056],"genre_scores_gemma":[0.99922997,0.000014204027,0.00009385999,0.000044857716,0.00011648255,0.00009708435,0.0000080934005,0.000045517303,0.00034993107],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987421,0.0000947052,0.00040595076,0.00021331874,0.0003045692,0.00023937089],"domain_scores_gemma":[0.99915206,0.00017775728,0.00009855355,0.00040601878,0.00010687523,0.000058720463],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029304175,0.00024445268,0.00029859808,0.00012750339,0.00015319076,0.00010260104,0.00016955967,0.00012034787,0.00017187513],"category_scores_gemma":[0.0000035458181,0.00015895882,0.00008346376,0.0002196677,0.000043281696,0.00025682728,7.576612e-7,0.00021380141,0.000115108196],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014598339,0.000263308,0.000029456223,0.00029977137,0.000100097495,6.6769553e-7,0.001321697,0.34186935,0.65376717,0.00028380976,0.00087372714,0.0010449301],"study_design_scores_gemma":[0.00033337402,0.00038873675,0.000030293006,0.0004285731,0.00003071528,0.000006265106,0.00052704796,0.31135258,0.685289,0.0000051752068,0.0014012363,0.00020696402],"about_ca_topic_score_codex":0.00006177935,"about_ca_topic_score_gemma":0.00015124163,"teacher_disagreement_score":0.12445441,"about_ca_system_score_codex":0.00007719479,"about_ca_system_score_gemma":0.000016055921,"threshold_uncertainty_score":0.6482153},"labels":[],"label_agreement":null},{"id":"W2032888474","doi":"10.1109/tvlsi.2014.2334492","title":"New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Canada Foundation for Innovation","keywords":"Capacitance; Computation; Nanometre; Coupling (piping); Electronic engineering; CMOS; Computer science; Substrate (aquarium); Integrated circuit; Substrate coupling; Algorithm; Computational science; Materials science; Optoelectronics; Engineering; Physics; Nanotechnology; Layer (electronics)","score_opus":0.017674607027469088,"score_gpt":0.2188560039933465,"score_spread":0.20118139696587742,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2032888474","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28655672,0.00030043186,0.71214926,0.00000571145,0.0004217026,0.00017467896,0.00003098585,0.00014975797,0.00021076365],"genre_scores_gemma":[0.9985989,0.00016919049,0.0008919588,0.000006133501,0.000017432918,0.000042698735,0.0000031169793,0.0000268238,0.0002437852],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99889535,0.000018196322,0.0004557227,0.00023725501,0.00016774508,0.00022575619],"domain_scores_gemma":[0.9995121,0.00005875997,0.00007300345,0.00026394296,0.000048738584,0.00004345754],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020646179,0.0001964608,0.00030957712,0.00027034836,0.000054617325,0.000040630475,0.0001246809,0.0001494845,0.000009927551],"category_scores_gemma":[0.0000044058615,0.00018628903,0.000055890934,0.0002959869,0.000037718222,0.00034366795,4.8283243e-7,0.00024431085,0.000005921894],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009504279,0.000030532137,0.00010386575,0.00011510892,0.000032439606,4.3077975e-7,0.00040292324,0.88537395,0.10996997,0.00040730246,0.000023676697,0.0035303065],"study_design_scores_gemma":[0.0003442863,0.000040035142,0.00001666032,0.00024781775,0.000021251377,0.0000029636913,0.0013273027,0.89988923,0.09764509,0.00023923005,0.00004504193,0.00018109883],"about_ca_topic_score_codex":0.000037895894,"about_ca_topic_score_gemma":0.00027723846,"teacher_disagreement_score":0.71204215,"about_ca_system_score_codex":0.00010365838,"about_ca_system_score_gemma":0.000016118833,"threshold_uncertainty_score":0.75966465},"labels":[],"label_agreement":null},{"id":"W2038216172","doi":"10.1109/tvlsi.2011.2156822","title":"Hardware Implementation of Nakagami and Weibull Variate Generators","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Adaptive Filtering Techniques","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Fading; Field-programmable gate array; Weibull distribution; Computer science; Nakagami distribution; Algorithm; Rician fading; Random variate; Autocorrelation; Weibull fading; Throughput; Parallel computing; Rayleigh fading; Mathematics; Statistics; Computer hardware; Telecommunications; Wireless; Random variable","score_opus":0.01878391223736055,"score_gpt":0.24168090358858885,"score_spread":0.22289699135122829,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2038216172","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12368213,0.00008259819,0.8736957,0.0000044383128,0.00096080557,0.00040425445,0.00033699404,0.00047718757,0.00035593862],"genre_scores_gemma":[0.9920837,0.000093919196,0.007405459,0.000010884069,0.00004720798,0.00018074941,0.000018554849,0.000052548283,0.00010695071],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987796,0.0000682969,0.0004838132,0.00024794892,0.0001913589,0.00022901037],"domain_scores_gemma":[0.99939954,0.00002742757,0.00009895477,0.0002698426,0.00012607768,0.00007814919],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018122475,0.00024056887,0.0002692208,0.00024128886,0.00010335833,0.00003173574,0.00010948007,0.00012601182,0.000108866996],"category_scores_gemma":[0.0000021204821,0.00023863466,0.000080355814,0.00019772582,0.00003688068,0.00040871126,0.0000016644154,0.00019925527,0.000015015258],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004061922,0.0009795204,0.0015907543,0.0017000991,0.0012711816,0.00003890799,0.029218223,0.08034087,0.77710617,0.009137012,0.0029001245,0.09531097],"study_design_scores_gemma":[0.00062415696,0.0002635614,0.00088662986,0.00024640502,0.00006742869,0.000021502447,0.0023895754,0.036628306,0.95707726,0.00015617679,0.0012082221,0.00043078992],"about_ca_topic_score_codex":0.00017457355,"about_ca_topic_score_gemma":0.00029248258,"teacher_disagreement_score":0.8684016,"about_ca_system_score_codex":0.00012657854,"about_ca_system_score_gemma":0.000017343958,"threshold_uncertainty_score":0.9731239},"labels":[],"label_agreement":null},{"id":"W2039018000","doi":"10.1109/tvlsi.2009.2020727","title":"On the Power Management of Simultaneous Multithreading Processors","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Multithreading; Simultaneous multithreading; Computer science; Power management; Power consumption; Leakage (economics); Embedded system; Dynamic demand; Leakage power; Parallel computing; Power (physics); Operating system; Thread (computing)","score_opus":0.011665948339817805,"score_gpt":0.24924212862663167,"score_spread":0.23757618028681388,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2039018000","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0081328275,0.000039824525,0.98648936,0.00030076806,0.0006652276,0.00058751815,0.000012192476,0.00046351796,0.0033087633],"genre_scores_gemma":[0.98919624,0.000030060299,0.009223986,0.00022173072,0.00001723889,0.000053665863,0.0000022485583,0.000012394295,0.0012424289],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982198,0.00015403582,0.00047930153,0.00040229736,0.00047932682,0.00026523514],"domain_scores_gemma":[0.99866354,0.00023649503,0.00020288354,0.0006157703,0.00021821067,0.00006309537],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045795995,0.00022891752,0.00023494758,0.00023141065,0.00033302768,0.00017198604,0.00061901216,0.000106374304,0.00001514305],"category_scores_gemma":[0.000009579663,0.00016484156,0.00013272482,0.00060254626,0.00003249094,0.00027229136,0.000002975675,0.00025912854,0.00004293995],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007850531,0.00093539874,0.0000029980843,0.00006154085,0.00009127583,0.000017999766,0.0026625723,0.93275434,0.0007784279,0.040836558,0.0011248313,0.020655546],"study_design_scores_gemma":[0.00033980078,0.00036709727,0.000013011996,0.0005121955,0.000016124744,0.000012015707,0.00049577036,0.9709872,0.026273802,0.00042444962,0.00032216083,0.00023638559],"about_ca_topic_score_codex":0.000014365054,"about_ca_topic_score_gemma":0.0000074093105,"teacher_disagreement_score":0.9810634,"about_ca_system_score_codex":0.000102433325,"about_ca_system_score_gemma":0.000025159005,"threshold_uncertainty_score":0.6722044},"labels":[],"label_agreement":null},{"id":"W2040579262","doi":"10.1109/tvlsi.2007.891085","title":"Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"University of Ottawa","keywords":"Passivity; Signal integrity; Computer science; Very-large-scale integration; Electronic engineering; Reciprocal; Overhead (engineering); Power integrity; Computer engineering; Embedded system; Engineering; Interconnection; Electrical engineering","score_opus":0.008621508935274247,"score_gpt":0.22366882887247236,"score_spread":0.2150473199371981,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2040579262","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25590527,0.00019601421,0.74073684,0.000019922265,0.0011542034,0.0012246981,0.0001440711,0.00025052353,0.00036847213],"genre_scores_gemma":[0.9982056,0.00005600396,0.0005886077,0.000019036155,0.000112308684,0.00047436255,0.00007702859,0.000056419776,0.0004106269],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979066,0.00010185279,0.00064062496,0.00047525103,0.00034934527,0.00052630896],"domain_scores_gemma":[0.9988355,0.00020444275,0.00010337559,0.0004192229,0.00026748312,0.00016998632],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008090524,0.0003538339,0.00039488473,0.00023826792,0.00033182668,0.0001415323,0.00013030798,0.0002423641,0.00004650202],"category_scores_gemma":[0.000008575515,0.00030241985,0.000089075074,0.00031962953,0.000042066054,0.00040945556,0.000001913841,0.00035643132,0.000014306297],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00397923,0.0028050968,0.00029096616,0.004295608,0.00087023905,0.000023173177,0.013230718,0.6467816,0.25172597,0.004849117,0.0021421635,0.0690061],"study_design_scores_gemma":[0.0016098605,0.00075574167,0.00008764658,0.0005391307,0.000080123136,0.000045414585,0.0017701316,0.928561,0.064054064,0.00002726324,0.0020312744,0.00043839563],"about_ca_topic_score_codex":0.00014212256,"about_ca_topic_score_gemma":0.0014862593,"teacher_disagreement_score":0.74230033,"about_ca_system_score_codex":0.00028343126,"about_ca_system_score_gemma":0.000034407738,"threshold_uncertainty_score":0.9999428},"labels":[],"label_agreement":null},{"id":"W2044605272","doi":"10.1109/tvlsi.2012.2202409","title":"Scalable Signal Selection for Post-Silicon Debug","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Scalability; Debugging; Benchmark (surveying); Computer engineering; Metric (unit); Theoretical computer science; Embedded system; Algorithm; Engineering; Mathematics","score_opus":0.019388046879824105,"score_gpt":0.2453616756555041,"score_spread":0.22597362877568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044605272","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028124461,0.00014354254,0.96662796,0.0001442115,0.003024542,0.00069094205,0.00006983296,0.0005481806,0.00062632887],"genre_scores_gemma":[0.99609834,0.00000642487,0.0013143851,0.00021951033,0.0004365639,0.00031833423,0.000020068672,0.000034115943,0.001552268],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975541,0.00019842401,0.00057304907,0.0005107186,0.0004299243,0.00073375605],"domain_scores_gemma":[0.99845123,0.000280678,0.00018720313,0.0003830007,0.00045348855,0.00024439907],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008739501,0.00031269251,0.0003284123,0.00035046894,0.0007730436,0.0003572703,0.00039961134,0.0002234633,0.00004848588],"category_scores_gemma":[0.000022877495,0.0002894179,0.0002576489,0.00066835014,0.000031655287,0.0018712798,0.0000026768212,0.00034538956,0.00019210954],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000098167664,0.005197495,0.004680297,0.00073068397,0.0005423803,0.0000068377326,0.0110802185,0.057281423,0.42992496,0.018859256,0.008127489,0.4634708],"study_design_scores_gemma":[0.0010711548,0.00052415434,0.00035903155,0.00028566978,0.00007403067,0.00016328761,0.00089905923,0.8661344,0.12567407,0.000095900206,0.0040261997,0.00069302745],"about_ca_topic_score_codex":0.00024184263,"about_ca_topic_score_gemma":0.00027468172,"teacher_disagreement_score":0.9679739,"about_ca_system_score_codex":0.00025828896,"about_ca_system_score_gemma":0.000115567185,"threshold_uncertainty_score":0.9999558},"labels":[],"label_agreement":null},{"id":"W2045656654","doi":"10.1109/tvlsi.2014.2377573","title":"Free Razor: A Novel Voltage Scaling Low-Power Technique for Large SoC Designs","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Overhead (engineering); System on a chip; Computer science; Voltage; Power (physics); Electronic engineering; Scaling; Integrated circuit design; Dynamic voltage scaling; Error detection and correction; Low-power electronics; Frequency scaling; Integrated circuit; Chip; Embedded system; Electrical engineering; Engineering; Power consumption; Telecommunications; Algorithm","score_opus":0.012941358144666557,"score_gpt":0.22466804163981838,"score_spread":0.21172668349515184,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2045656654","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010143645,0.00009572434,0.97900474,0.000038212023,0.004830166,0.0024415432,0.0011223984,0.0013604761,0.00096307416],"genre_scores_gemma":[0.9910736,0.000027867009,0.0050022295,0.00010508517,0.00033628865,0.002266892,0.00006379072,0.00023577352,0.00088845275],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.996469,0.000120402554,0.0010873093,0.0006926385,0.00061494845,0.0010156651],"domain_scores_gemma":[0.9977773,0.00033739454,0.00017073295,0.001127109,0.00032739763,0.00026006566],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015474805,0.0006959089,0.0007252185,0.0006589515,0.00058247306,0.0002759953,0.00061606796,0.0006354151,0.00012575307],"category_scores_gemma":[0.00004305223,0.0006739133,0.00044544408,0.0006408981,0.0000570985,0.0009265333,0.00000468093,0.00078452344,0.00018381268],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027659253,0.0013528155,0.000040797466,0.0010925091,0.00041169793,0.000006121852,0.0026915444,0.1663972,0.8104466,0.002883399,0.012323345,0.0020773462],"study_design_scores_gemma":[0.0028077113,0.00031568023,0.000024421235,0.0007755321,0.00011229855,0.000036883564,0.0006932912,0.5393436,0.43946,0.000080254744,0.015356916,0.0009934304],"about_ca_topic_score_codex":0.000037837483,"about_ca_topic_score_gemma":0.00021688252,"teacher_disagreement_score":0.98093,"about_ca_system_score_codex":0.0005087065,"about_ca_system_score_gemma":0.00007956095,"threshold_uncertainty_score":0.9995712},"labels":[],"label_agreement":null},{"id":"W2047363496","doi":"10.1109/tvlsi.2015.2413966","title":"Verification of the Power and Ground Grids Under General and Hierarchical Constraints","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation; Semiconductor Research Corporation","keywords":"Computer science; Power (physics); Grid; Voltage; Range (aeronautics); Design flow; Electronic engineering; Computer engineering; Topology (electrical circuits); Electrical engineering; Embedded system; Mathematics; Engineering","score_opus":0.01405185148525871,"score_gpt":0.2173707261451539,"score_spread":0.2033188746598952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2047363496","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55160105,0.00015199665,0.44507548,0.000068762994,0.0019346287,0.00034135472,0.00007902376,0.00010396195,0.00064371346],"genre_scores_gemma":[0.9991884,0.00005168183,0.0002591298,0.00003467802,0.00006575976,0.000058976457,0.0000075154308,0.00003246333,0.0003014017],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986521,0.00012735587,0.00041789436,0.00024151338,0.00033443852,0.00022670948],"domain_scores_gemma":[0.99929756,0.00006141832,0.0000642746,0.00032339405,0.000119013326,0.00013434424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036891212,0.00021822617,0.00024590472,0.00015477894,0.00013956311,0.00008901108,0.0001252148,0.00018261372,0.000022102467],"category_scores_gemma":[0.0000062124595,0.00016733112,0.00006609634,0.00025313237,0.0002236584,0.00037358192,0.0000019601641,0.0003327621,0.000015939291],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00084551604,0.0017026482,0.0031125345,0.0012837881,0.0014416741,0.000017470818,0.03477478,0.52238744,0.3490633,0.037222344,0.00984458,0.038303893],"study_design_scores_gemma":[0.006122988,0.0007734718,0.019848706,0.00086205394,0.00029337045,0.00043506196,0.009452117,0.821841,0.13237387,0.00047256055,0.005931584,0.001593238],"about_ca_topic_score_codex":0.00004351559,"about_ca_topic_score_gemma":0.00006974399,"teacher_disagreement_score":0.44758734,"about_ca_system_score_codex":0.00011268804,"about_ca_system_score_gemma":0.000055109696,"threshold_uncertainty_score":0.6823565},"labels":[],"label_agreement":null},{"id":"W2050911174","doi":"10.1109/tvlsi.2012.2211048","title":"Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Triode; Capacitance; Inverter; CMOS; Transistor; Voltage; dBc; Noise margin; Ring oscillator; Phase noise; Propagation delay; Materials science; Electrical engineering; Electronic engineering; Physics; Optoelectronics; Control theory (sociology); Computer science; Engineering; Capacitor; Electrode; Quantum mechanics","score_opus":0.01489179149791314,"score_gpt":0.22981035869247596,"score_spread":0.21491856719456282,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050911174","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07111663,0.00025295943,0.9264583,0.000025125211,0.0010568338,0.00049013895,0.00010703616,0.00031225354,0.00018072246],"genre_scores_gemma":[0.9990979,0.000055008626,0.000528737,0.000026368287,0.00002489887,0.00012468232,0.000012791142,0.000024685716,0.00010496508],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986944,0.00012773095,0.00043813008,0.00019439915,0.0002625661,0.00028277092],"domain_scores_gemma":[0.99895,0.00045419624,0.00010000336,0.00036123177,0.00007549447,0.000059056452],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004935494,0.00024348265,0.00039353847,0.00041940666,0.00019362014,0.00004731717,0.00013417452,0.00015628699,0.00006213565],"category_scores_gemma":[0.00002098537,0.00016802626,0.00014324563,0.0007982335,0.000089144276,0.00026184806,0.0000012742837,0.0002920239,0.000008102709],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000103579965,0.000104044666,0.00013413497,0.00003647418,0.00048553367,6.183068e-7,0.0007980667,0.9799649,0.015703011,0.00017500328,0.00013616934,0.0023584755],"study_design_scores_gemma":[0.00069468113,0.00006802757,0.00009895572,0.00011859067,0.00028850482,0.0000013739019,0.0017509693,0.81398433,0.18250541,0.000007978406,0.0002850094,0.00019615883],"about_ca_topic_score_codex":0.000021326952,"about_ca_topic_score_gemma":0.000020569658,"teacher_disagreement_score":0.9279812,"about_ca_system_score_codex":0.00012351213,"about_ca_system_score_gemma":0.000010313831,"threshold_uncertainty_score":0.6851912},"labels":[],"label_agreement":null},{"id":"W2057399548","doi":"10.1109/tvlsi.2012.2218264","title":"A SET/MOS Hybrid Multiplier Using Frequency Synthesis","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Quantum and electron transport phenomena","field":"Physics and Astronomy","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Operand; Multiplier (economics); Computer science; Frequency domain; Electronic engineering; Frequency multiplier; Binary number; Multiplication (music); Representation (politics); Adder; Set (abstract data type); Arithmetic; Algorithm; Mathematics; CMOS; Computer hardware; Engineering","score_opus":0.018382033087302272,"score_gpt":0.24513690292616389,"score_spread":0.22675486983886162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057399548","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3584265,0.00008805986,0.63738346,0.000021726859,0.0015155057,0.00040745098,0.0004972072,0.00010749839,0.0015526043],"genre_scores_gemma":[0.9979376,0.000007338654,0.00033528742,0.00003349067,0.00055511174,0.0003045465,0.00005442283,0.00007005005,0.0007021482],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99756503,0.0001883383,0.00064768095,0.00041787882,0.00037658605,0.0008044763],"domain_scores_gemma":[0.998818,0.00013464122,0.00018918872,0.00046303426,0.00012647147,0.0002686896],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00042721812,0.00041954772,0.00045411696,0.00023180593,0.00052566547,0.00011552335,0.00019919555,0.000115320334,0.0010243085],"category_scores_gemma":[0.000002202095,0.00038355778,0.0003407079,0.0003055183,0.000054730448,0.0008086055,9.911652e-7,0.0004894106,0.00033653417],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015836697,0.022531496,0.09302473,0.0016438841,0.0074152444,0.000042683587,0.06334097,0.12310474,0.5494653,0.056631025,0.006790125,0.07442612],"study_design_scores_gemma":[0.004354024,0.00048261366,0.0012417077,0.0014820168,0.001573061,0.00010614018,0.026430925,0.2055483,0.7428044,0.0010173771,0.010685357,0.0042740586],"about_ca_topic_score_codex":0.0006942758,"about_ca_topic_score_gemma":0.00006758946,"teacher_disagreement_score":0.6395111,"about_ca_system_score_codex":0.00021274398,"about_ca_system_score_gemma":0.00009523748,"threshold_uncertainty_score":0.9998889},"labels":[],"label_agreement":null},{"id":"W2057433396","doi":"10.1109/tvlsi.2014.2309439","title":"Functional Constraint Extraction From Register Transfer Level for ATPG","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Automatic test pattern generation; Computer science; VHDL; Code coverage; Register-transfer level; Process (computing); Reduction (mathematics); Functional verification; Hardware description language; Computer engineering; Scan chain; Design for testing; Fault coverage; Formal verification; Algorithm; Embedded system; Reliability engineering; Logic synthesis; Logic gate; Integrated circuit; Programming language; Engineering; Field-programmable gate array; Software; Testability; Electronic circuit","score_opus":0.05270942477915494,"score_gpt":0.2555873187919489,"score_spread":0.20287789401279396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057433396","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008079158,0.000036055713,0.983899,0.00041518788,0.005098967,0.00060439983,0.00035201895,0.0004242619,0.0010909647],"genre_scores_gemma":[0.99468493,0.0000063418343,0.0022332382,0.00040154537,0.00050557003,0.00028799404,0.000073518226,0.000035514615,0.0017713289],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99722123,0.00024072207,0.00074211846,0.00079929177,0.00053512555,0.0004615214],"domain_scores_gemma":[0.99807453,0.0006214686,0.00014485183,0.0006203077,0.00035695336,0.00018187254],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007657951,0.0003561732,0.0003931919,0.00027121944,0.0006323123,0.00042614402,0.00039359246,0.00023680809,0.000082836144],"category_scores_gemma":[0.000030932926,0.00033191795,0.00035394877,0.00033177916,0.00007135432,0.0010537533,0.0000017933431,0.00042262612,0.0001518892],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012547264,0.002193876,0.00027763727,0.00030214305,0.0005504561,0.000017108998,0.004618447,0.055550497,0.1560661,0.036531735,0.008545915,0.7352206],"study_design_scores_gemma":[0.0030984953,0.0005067474,0.0009943102,0.0005803462,0.00013381224,0.00014531749,0.0010742545,0.92138284,0.048733924,0.0010788612,0.021215213,0.0010558926],"about_ca_topic_score_codex":0.0002543945,"about_ca_topic_score_gemma":0.0005268333,"teacher_disagreement_score":0.98660576,"about_ca_system_score_codex":0.0001955215,"about_ca_system_score_gemma":0.000111897025,"threshold_uncertainty_score":0.9999133},"labels":[],"label_agreement":null},{"id":"W2062406082","doi":"10.1109/tvlsi.2012.2217993","title":"Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Quantum and electron transport phenomena","field":"Physics and Astronomy","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Transistor; Electronic engineering; Logic gate; Binary number; Computer science; Electronic circuit; Dissipation; Electrical engineering; Physics; Engineering; Voltage; Mathematics; Arithmetic","score_opus":0.020818067998360997,"score_gpt":0.24635984926883425,"score_spread":0.22554178127047325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2062406082","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47080967,0.00021643867,0.5275329,0.00002463835,0.0006020879,0.00041471297,0.00017286355,0.00008673252,0.00014000392],"genre_scores_gemma":[0.9984138,0.000017714176,0.00045966054,0.000028809478,0.0002482365,0.00016283551,0.00012331473,0.000066516164,0.00047909148],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978168,0.00016777148,0.00058819144,0.00045633872,0.00027690336,0.00069399556],"domain_scores_gemma":[0.9990601,0.000058642327,0.00018483576,0.00033939185,0.00011089053,0.00024614396],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000336717,0.0004026725,0.00039258887,0.00024651174,0.0005171047,0.00009778819,0.00012753248,0.00011443094,0.00010154539],"category_scores_gemma":[8.91658e-7,0.00038790237,0.00020556602,0.00028464064,0.000070001064,0.0008063294,9.035147e-7,0.00044053103,0.000047602072],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008298595,0.010122976,0.008640661,0.0004119391,0.0009724545,0.0000049180785,0.014041447,0.04672524,0.8864326,0.0027987428,0.0004027519,0.02861642],"study_design_scores_gemma":[0.004652595,0.0007214787,0.0016830858,0.00045139308,0.0006533627,0.00005014863,0.005688799,0.53612715,0.44336465,0.00010492499,0.00459152,0.0019108923],"about_ca_topic_score_codex":0.00040656154,"about_ca_topic_score_gemma":0.00006258063,"teacher_disagreement_score":0.52760416,"about_ca_system_score_codex":0.00021626937,"about_ca_system_score_gemma":0.000053322612,"threshold_uncertainty_score":0.9998573},"labels":[],"label_agreement":null},{"id":"W2064187704","doi":"10.1109/tvlsi.2011.2160001","title":"Exploiting Process Variability in Voltage/Frequency Control","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Frequency scaling; Chip; Throughput; Computer science; Voltage; Multi-core processor; Multiprocessing; Power (physics); Dram; Dynamic demand; Embedded system; Electronic engineering; Parallel computing; Electrical engineering; Computer hardware; Engineering; Telecommunications; Physics","score_opus":0.014272997256907225,"score_gpt":0.2107434303360679,"score_spread":0.19647043307916068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2064187704","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1922471,0.00005666681,0.7992783,0.0000080182335,0.0027973766,0.00089207536,0.0001101025,0.0006696059,0.003940748],"genre_scores_gemma":[0.99840486,0.000022120821,0.00035401224,0.000031266976,0.00012440023,0.00080221536,0.000011059081,0.00008511052,0.00016498256],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99725974,0.0002328808,0.0009741512,0.0004957938,0.00042479337,0.00061264564],"domain_scores_gemma":[0.9988054,0.00016580109,0.00011221135,0.000554027,0.00020812731,0.0001544546],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012777038,0.0004311122,0.0005092555,0.00045919023,0.00019127296,0.00009428392,0.00031299726,0.00031644836,0.00024815413],"category_scores_gemma":[0.00002683354,0.00041421148,0.0001536727,0.000706408,0.000056707275,0.0012225525,8.485846e-7,0.0007186192,0.00023229617],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009999309,0.0054291105,0.017621057,0.0043854183,0.0010535073,0.00018821396,0.073156685,0.6901758,0.16162574,0.0030797983,0.0011491254,0.041135624],"study_design_scores_gemma":[0.0029353343,0.00026470513,0.0013278261,0.0008744012,0.000105229985,0.000046427987,0.003724765,0.8820319,0.10701085,0.00033501745,0.00018157624,0.0011619247],"about_ca_topic_score_codex":0.00024086286,"about_ca_topic_score_gemma":0.00043944496,"teacher_disagreement_score":0.80615777,"about_ca_system_score_codex":0.00047207868,"about_ca_system_score_gemma":0.00007650176,"threshold_uncertainty_score":0.99983096},"labels":[],"label_agreement":null},{"id":"W2068044764","doi":"10.1109/tvlsi.2013.2291563","title":"A 65-nm CMOS 10-GS/s 4-bit Background-Calibrated Noninterleaved Flash ADC for Radio Astronomy","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates - Technology Futures; CMC Microsystems; University of Calgary","keywords":"Effective number of bits; Flash ADC; Spurious-free dynamic range; Comparator; CMOS; Dynamic range; Electronic engineering; Successive approximation ADC; Electrical engineering; Capacitance; Nyquist frequency; Physics; 4-bit; Computer science; Engineering; Voltage","score_opus":0.014104522693542178,"score_gpt":0.2106624420065855,"score_spread":0.1965579193130433,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2068044764","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010910427,0.000111071306,0.9807988,0.000015233814,0.0028419327,0.0010811739,0.00029974745,0.00081369956,0.0031279365],"genre_scores_gemma":[0.98754054,0.0000130691515,0.00054014067,0.00005761481,0.00043927922,0.000765127,0.00013591442,0.00014478267,0.010363537],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99731505,0.00022713927,0.0008615254,0.00056261907,0.00035086783,0.00068280235],"domain_scores_gemma":[0.99858063,0.00025200157,0.00013309739,0.00052308646,0.00024089823,0.00027029283],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0005694138,0.0005454276,0.0006553949,0.00035854205,0.00034004747,0.0002998561,0.0003207147,0.0003794257,0.00038166993],"category_scores_gemma":[0.000009212882,0.00053269387,0.0004339359,0.00038350225,0.00006492212,0.0006340419,0.0000012654817,0.00048289594,0.0007983564],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010684722,0.001508872,0.00005089755,0.0014573563,0.0021691665,0.000037522947,0.0032066393,0.64920825,0.13985915,0.012012885,0.083026126,0.10639464],"study_design_scores_gemma":[0.004082108,0.000894948,0.000034137076,0.00074037357,0.00033336406,0.00014839762,0.002134509,0.74272186,0.07423496,0.0001286551,0.1731038,0.0014429083],"about_ca_topic_score_codex":0.00008692821,"about_ca_topic_score_gemma":0.00031794675,"teacher_disagreement_score":0.98025864,"about_ca_system_score_codex":0.00036042332,"about_ca_system_score_gemma":0.00007383311,"threshold_uncertainty_score":0.9999796},"labels":[],"label_agreement":null},{"id":"W2070804437","doi":"10.1109/tvlsi.2014.2367496","title":"CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Multiplier (economics); Adder; Multiplication (music); Chip; Computer science; Artificial neural network; Robustness (evolution); Very-large-scale integration; Electronic engineering; Algorithm; Artificial intelligence; Mathematics; CMOS; Engineering; Telecommunications","score_opus":0.014219791911010658,"score_gpt":0.19734163810543556,"score_spread":0.1831218461944249,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2070804437","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022146892,0.00004318021,0.9732134,0.000013052454,0.0013846866,0.0007282127,0.000085426655,0.00063715776,0.0017480425],"genre_scores_gemma":[0.9968846,0.000015563493,0.00019343186,0.00007280339,0.00023717414,0.00040936665,0.000039989805,0.000117138596,0.002029967],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981132,0.00020023946,0.00044849256,0.00043939575,0.00032427898,0.000474351],"domain_scores_gemma":[0.9988543,0.0003928186,0.00008698533,0.00034574632,0.0001474147,0.0001727389],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004407243,0.0003968066,0.0004119101,0.00029368533,0.0004529334,0.00013822662,0.0001749401,0.00022355112,0.00003668954],"category_scores_gemma":[0.000021056907,0.0003381365,0.00020092806,0.00026623602,0.00004293694,0.00025064926,5.372112e-7,0.000649516,0.00016171414],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012543317,0.00013453605,0.000022889433,0.00012525555,0.00010683965,0.0000031707875,0.0004767921,0.98645926,0.0074632964,0.0012162337,0.0007147708,0.0031515502],"study_design_scores_gemma":[0.0020822096,0.0011648863,0.00007702272,0.0005548559,0.00016505181,0.00005733777,0.0015060451,0.9643334,0.02231359,0.000052663145,0.006885655,0.00080724084],"about_ca_topic_score_codex":0.000033200602,"about_ca_topic_score_gemma":0.00025898247,"teacher_disagreement_score":0.97473764,"about_ca_system_score_codex":0.00014199676,"about_ca_system_score_gemma":0.000029249206,"threshold_uncertainty_score":0.9999071},"labels":[],"label_agreement":null},{"id":"W2073321629","doi":"10.1109/tvlsi.2013.2255071","title":"Incremental Trace-Buffer Insertion for FPGA Debug","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; TRACE (psycholinguistics); Field-programmable gate array; Embedded system; Routing (electronic design automation); Tracing; Background debug mode interface; Observability; Computer hardware; Process (computing); Parallel computing","score_opus":0.020870272365848447,"score_gpt":0.23911933515115377,"score_spread":0.21824906278530531,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073321629","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07624967,0.00007672492,0.91892785,0.00031198413,0.0023185078,0.0010918085,0.00004947738,0.0004479722,0.00052603206],"genre_scores_gemma":[0.99641854,0.000009569852,0.0012707514,0.00023782779,0.00018848582,0.00077737967,0.000016997994,0.000030968265,0.0010495107],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99763405,0.00017231797,0.0006516535,0.000592983,0.0004501335,0.00049887964],"domain_scores_gemma":[0.99859434,0.00020205473,0.00017963705,0.0005115364,0.00033733927,0.00017510519],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004913478,0.00030914813,0.00031655753,0.0003082766,0.00061019504,0.0005548352,0.00049212936,0.00019386629,0.00006628906],"category_scores_gemma":[0.000018813815,0.0002771881,0.00024669923,0.00047394124,0.00003585505,0.0017109078,0.000003128472,0.00030694905,0.0003418765],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036468726,0.0028845952,0.000708113,0.00046552258,0.00036782987,0.000014396996,0.0067913397,0.01898849,0.26717478,0.0059772027,0.013109471,0.6834818],"study_design_scores_gemma":[0.0017605459,0.00053329475,0.001010018,0.0004298539,0.0000577302,0.000086952285,0.0015736438,0.89908886,0.091740504,0.00040630164,0.0025202343,0.00079205853],"about_ca_topic_score_codex":0.00046090028,"about_ca_topic_score_gemma":0.00032241383,"teacher_disagreement_score":0.9201688,"about_ca_system_score_codex":0.0002464865,"about_ca_system_score_gemma":0.000080520666,"threshold_uncertainty_score":0.99996805},"labels":[],"label_agreement":null},{"id":"W2077066011","doi":"10.1109/tvlsi.2015.2389260","title":"High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Resistive random-access memory; Static random-access memory; Standby power; Non-volatile memory; NMOS logic; Logic block; Transistor; Electronic engineering; Field-programmable gate array; Data retention; Electrical engineering; Gate array; Block (permutation group theory); Computer science; Engineering; Embedded system; Voltage","score_opus":0.012298666944403482,"score_gpt":0.21830669806615846,"score_spread":0.20600803112175498,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077066011","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45130038,0.000036163678,0.5462593,0.00003848658,0.0014335247,0.00038502994,0.000031709922,0.0003960134,0.00011942502],"genre_scores_gemma":[0.99629915,0.000017426584,0.002807579,0.000043733067,0.00016690564,0.00009322017,0.000022073205,0.00005232393,0.00049757696],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99809605,0.00014075193,0.00048558257,0.0004794451,0.00035555047,0.00044259545],"domain_scores_gemma":[0.99877053,0.0001679472,0.00009843332,0.00046887767,0.00023474908,0.00025945547],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040928117,0.0003773356,0.000463778,0.0001278885,0.0003004025,0.00014417597,0.00013414088,0.00020070531,0.00002459311],"category_scores_gemma":[0.000016047103,0.00031811773,0.00008545173,0.00033278792,0.000058301666,0.0006157754,0.0000016920346,0.0006047482,0.000039677336],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00054903724,0.00030207736,0.00015195206,0.0003195048,0.00013265302,0.000018264278,0.0019504073,0.9233186,0.06549767,0.000093115865,0.00038744288,0.007279261],"study_design_scores_gemma":[0.002357736,0.0009218696,0.00013097089,0.00046174834,0.00011139731,0.000071977396,0.0021820206,0.12884344,0.86213005,0.00022329188,0.0016834994,0.0008819808],"about_ca_topic_score_codex":0.00023476026,"about_ca_topic_score_gemma":0.00066540437,"teacher_disagreement_score":0.7966324,"about_ca_system_score_codex":0.00019289668,"about_ca_system_score_gemma":0.000038477738,"threshold_uncertainty_score":0.9999271},"labels":[],"label_agreement":null},{"id":"W2078731783","doi":"10.1109/tvlsi.2014.2375640","title":"Scalable Elliptic Curve Cryptosystem FPGA Processor for NIST Prime Curves","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":61,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"NIST; Elliptic curve cryptography; Field-programmable gate array; Computer science; Elliptic curve point multiplication; Elliptic curve; Scalability; Parallel computing; Hessian form of an elliptic curve; Scalar multiplication; Schoof's algorithm; Embedded system; Arithmetic; Mathematics; Encryption; Public-key cryptography; Operating system","score_opus":0.02465452726244105,"score_gpt":0.2566337248512674,"score_spread":0.23197919758882635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078731783","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032759858,0.0014131466,0.9865239,0.000672339,0.004782426,0.0018966887,0.00016070186,0.00055241206,0.0007224021],"genre_scores_gemma":[0.9901062,0.00009924568,0.005280228,0.00021307226,0.00021669666,0.0010740834,0.000029237843,0.000051738367,0.002929478],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9964343,0.00033588219,0.000875412,0.00085885933,0.00082975684,0.0006657992],"domain_scores_gemma":[0.9972858,0.0002569111,0.0003022363,0.0009244134,0.00085685815,0.00037377965],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012969096,0.0004470015,0.0005766052,0.00045323957,0.0005823627,0.0005883661,0.0008636894,0.00026527347,0.000017894048],"category_scores_gemma":[0.000037927108,0.0003770857,0.00037522925,0.0011239228,0.000095348245,0.0010352205,0.000006386144,0.0003872937,0.00023866718],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0042615435,0.035024203,0.0021478604,0.032927785,0.0055746892,0.0002829154,0.062031627,0.20986924,0.043988727,0.13471203,0.32091197,0.14826743],"study_design_scores_gemma":[0.007168159,0.0026080532,0.00015760155,0.006388092,0.00042048006,0.00039220968,0.005061499,0.7289105,0.17576963,0.0015154791,0.06879968,0.0028086444],"about_ca_topic_score_codex":0.00015171876,"about_ca_topic_score_gemma":0.00025478654,"teacher_disagreement_score":0.98683023,"about_ca_system_score_codex":0.00022071418,"about_ca_system_score_gemma":0.00028614615,"threshold_uncertainty_score":0.9998681},"labels":[],"label_agreement":null},{"id":"W2081286217","doi":"10.1109/tvlsi.2011.2160463","title":"Portable, Flexible, and Scalable Soft Vector Processors","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Software portability; Scalability; Embedded system; Microprocessor; Computer hardware; Computer architecture; Design space exploration; Flexibility (engineering); Reconfigurable computing; Parallel computing; Vector processor","score_opus":0.021797232362556943,"score_gpt":0.23814884198078648,"score_spread":0.21635160961822952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2081286217","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032587394,0.00018407687,0.98971,0.000081988954,0.0012587209,0.0004914586,0.000026051972,0.0012893293,0.0036996529],"genre_scores_gemma":[0.96401316,0.000075539785,0.031058205,0.00014723823,0.00005929021,0.0001690224,0.0000069178873,0.000031204472,0.004439416],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99777544,0.00015895549,0.0005766134,0.00065557373,0.00040175222,0.00043166874],"domain_scores_gemma":[0.99861914,0.000074025935,0.00020961702,0.0005880593,0.00032079898,0.0001883552],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00055503554,0.0003165542,0.00034705282,0.00038692047,0.00048606945,0.00033053383,0.00051498157,0.00021195934,0.000049549806],"category_scores_gemma":[0.000012466421,0.00028613396,0.00010816023,0.0007654297,0.000064812564,0.0010750986,0.0000069409202,0.0003357885,0.000075234515],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017011822,0.017052244,0.005066138,0.0034840088,0.0019316758,0.0002783343,0.090493634,0.35875314,0.01737001,0.16184133,0.07752264,0.26450565],"study_design_scores_gemma":[0.00081909,0.00046899205,0.0003488377,0.00043337507,0.00004347264,0.000110442656,0.00050172163,0.92295474,0.07003299,0.00059777906,0.0029004584,0.0007880782],"about_ca_topic_score_codex":0.00021497549,"about_ca_topic_score_gemma":0.00007978033,"teacher_disagreement_score":0.96075445,"about_ca_system_score_codex":0.000088161294,"about_ca_system_score_gemma":0.00010889369,"threshold_uncertainty_score":0.99995905},"labels":[],"label_agreement":null},{"id":"W2081819510","doi":"10.1109/tvlsi.2012.2223247","title":"Configurable Input–Output Power Pad for Wafer-Scale Microelectronic Systems","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal","funders":"Canada Research Chairs; Polytechnique Montréal; CMC Microsystems","keywords":"CMOS; Wafer; Electrical engineering; Transistor; Microelectronics; Computer science; Electronic engineering; Voltage; Engineering; Topology (electrical circuits)","score_opus":0.012515438493824742,"score_gpt":0.21448114846300645,"score_spread":0.2019657099691817,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2081819510","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018486412,0.0024112572,0.96641934,0.000011707302,0.0066266432,0.0014465951,0.0006356218,0.0006723495,0.0032900583],"genre_scores_gemma":[0.99318004,0.00009596481,0.000033854525,0.000053781718,0.00035531208,0.0008669435,0.00010187855,0.000113241455,0.005199009],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9970372,0.00019878494,0.000830339,0.0004300156,0.000400895,0.0011027728],"domain_scores_gemma":[0.99858856,0.00020787382,0.00012851863,0.0005049531,0.00025460293,0.00031546512],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007752756,0.0005293849,0.0006483133,0.00035896976,0.00041302887,0.00021455502,0.00026302686,0.00043631578,0.00010725961],"category_scores_gemma":[0.000007143787,0.00049919175,0.00036871654,0.00038191082,0.00005290485,0.00068375946,8.9993483e-7,0.00059528335,0.0005178237],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005956675,0.0025081013,0.0002412918,0.0025033767,0.0022462322,0.000015290634,0.010190293,0.3758314,0.47233444,0.02046938,0.1034195,0.009645017],"study_design_scores_gemma":[0.0070308335,0.0018141596,0.00013136205,0.0018917284,0.0010386585,0.00056750723,0.01489152,0.23765567,0.4339917,0.00021302083,0.29632232,0.0044515072],"about_ca_topic_score_codex":0.00012603587,"about_ca_topic_score_gemma":0.00012855853,"teacher_disagreement_score":0.9746936,"about_ca_system_score_codex":0.0005925165,"about_ca_system_score_gemma":0.0000842249,"threshold_uncertainty_score":0.99974597},"labels":[],"label_agreement":null},{"id":"W2085540322","doi":"10.1109/tvlsi.2011.2158595","title":"Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":79,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"Division of Electrical, Communications and Cyber Systems; CMC Microsystems","keywords":"Elliptic curve cryptography; Hessian matrix; Lookup table; Elliptic curve point multiplication; Multiplication (music); Elliptic curve; Binary number; Edwards curve; Mathematics; Computer science; Parallel computing; Arithmetic; Algorithm; Applied mathematics; Combinatorics; Schoof's algorithm; Pure mathematics; Encryption; Public-key cryptography","score_opus":0.02770676403880055,"score_gpt":0.26701201903354777,"score_spread":0.23930525499474722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2085540322","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17691882,0.00015530645,0.82078516,0.00022285094,0.0007911043,0.0006040579,0.00013638758,0.00010675303,0.00027954107],"genre_scores_gemma":[0.98907036,0.00008748692,0.010467392,0.000122063,0.000033762084,0.00013603426,0.000012939526,0.00001903541,0.00005090099],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977809,0.0003108757,0.0006703339,0.00049762015,0.0004261829,0.0003140764],"domain_scores_gemma":[0.99874896,0.00008703457,0.00025726444,0.00057321746,0.00018789122,0.00014563481],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050014484,0.0002623208,0.00031145822,0.0005873707,0.00046943873,0.00008950717,0.00029981873,0.000118129756,0.000057074343],"category_scores_gemma":[0.000005514912,0.00022512347,0.00020334523,0.0007085874,0.00009593721,0.00030272055,0.000006426014,0.00021439462,0.000012104169],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021534045,0.023304174,0.0063686366,0.0046704914,0.0026398092,0.0001140152,0.10405538,0.38023657,0.24205607,0.075651035,0.004158005,0.1545924],"study_design_scores_gemma":[0.002767296,0.00097241055,0.012928093,0.0015219812,0.00022796626,0.00010403637,0.0030375724,0.78780174,0.18933986,0.00013901181,0.00027525064,0.0008847645],"about_ca_topic_score_codex":0.0008598232,"about_ca_topic_score_gemma":0.00026564766,"teacher_disagreement_score":0.81215155,"about_ca_system_score_codex":0.00008899107,"about_ca_system_score_gemma":0.000063828375,"threshold_uncertainty_score":0.91802686},"labels":[],"label_agreement":null},{"id":"W2086373044","doi":"10.1109/tvlsi.2015.2411258","title":"Logic-in-Memory With a Nonvolatile Programmable Metallization Cell","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Pass transistor logic; Logic family; Logic gate; Computer science; CMOS; Logic level; Transistor; Programmable logic array; Programmable logic device; Memory cell; Electronic engineering; Electrical engineering; Logic synthesis; Voltage; Engineering; Computer hardware; Algorithm","score_opus":0.02034403170740979,"score_gpt":0.22662307263740905,"score_spread":0.20627904092999927,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2086373044","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11799081,0.00016521983,0.87685484,0.000013835827,0.0012243161,0.0006760125,0.000020928528,0.00051487994,0.0025391732],"genre_scores_gemma":[0.99651474,0.000016629581,0.001658422,0.00002711822,0.000087248976,0.00017828133,0.000022772472,0.00005507325,0.0014397339],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99843913,0.000100801924,0.00043827327,0.00032631817,0.00031703207,0.0003784258],"domain_scores_gemma":[0.9992861,0.00006091563,0.00007871712,0.00028071157,0.00014504477,0.00014846803],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00030023823,0.0002899657,0.0003158022,0.00023815596,0.00013159848,0.00009509255,0.00012872345,0.00014179948,0.000021198392],"category_scores_gemma":[0.0000045825345,0.00024713794,0.00007820199,0.0005772757,0.000026896292,0.00060631667,0.0000010972615,0.00039961972,0.00007933771],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000078835816,0.0001649064,0.000023441311,0.00009720287,0.000019342837,0.000014597686,0.0007753215,0.9896397,0.0072054504,0.000037418442,0.00009029308,0.0018534984],"study_design_scores_gemma":[0.0017802987,0.00040162855,0.00001619446,0.0003313136,0.000049353384,0.0000522499,0.003052018,0.82253546,0.1694733,0.000050321312,0.0017233219,0.0005345408],"about_ca_topic_score_codex":0.00003262864,"about_ca_topic_score_gemma":0.00032351882,"teacher_disagreement_score":0.8785239,"about_ca_system_score_codex":0.00023666378,"about_ca_system_score_gemma":0.00004293979,"threshold_uncertainty_score":0.9999981},"labels":[],"label_agreement":null},{"id":"W2087866481","doi":"10.1109/tvlsi.2007.893659","title":"On Concurrent Detection of Errors in Polynomial Basis Multiplication","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Division of Materials Research","keywords":"Parity bit; Error detection and correction; Parity (physics); Arithmetic; Multiplier (economics); Binary number; Computer science; Algorithm; Multiplication (music); Standard basis; Overhead (engineering); Mathematics; Discrete mathematics; Combinatorics","score_opus":0.016408762641418113,"score_gpt":0.27930684060435035,"score_spread":0.26289807796293224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087866481","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29755768,0.000028494784,0.7000208,0.000052781303,0.0015692622,0.0004950963,0.000055443623,0.000082504775,0.00013792056],"genre_scores_gemma":[0.99894214,0.00001899042,0.0007564495,0.000046576704,0.000042558844,0.00011524296,0.00001418042,0.000013869359,0.000049977974],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976577,0.00020345642,0.00085762166,0.0004677095,0.00047767395,0.00033583972],"domain_scores_gemma":[0.99868464,0.00026776094,0.00026298608,0.00048032138,0.00020281623,0.000101465266],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010654862,0.00022386218,0.00027162125,0.0009358138,0.00023227706,0.00009340329,0.0002940505,0.00015961993,0.000025045294],"category_scores_gemma":[0.000014691022,0.00021790167,0.00018393454,0.0011189679,0.00005688842,0.0005213526,0.0000027499498,0.00032916624,0.000024209203],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012250384,0.009203581,0.0017977338,0.00039724066,0.00034066587,0.000023765855,0.032342352,0.050522737,0.21518986,0.04707886,0.0012618272,0.64061636],"study_design_scores_gemma":[0.004643961,0.0010671663,0.0076217544,0.00048623822,0.000052363685,0.00003368695,0.0057235253,0.42284563,0.55449855,0.00026915577,0.0018970636,0.0008608657],"about_ca_topic_score_codex":0.0007922189,"about_ca_topic_score_gemma":0.007065519,"teacher_disagreement_score":0.7013845,"about_ca_system_score_codex":0.00030957334,"about_ca_system_score_gemma":0.000058588448,"threshold_uncertainty_score":0.8885772},"labels":[],"label_agreement":null},{"id":"W2089389313","doi":"10.1109/tvlsi.2008.917552","title":"A Compact and Accurate Gaussian Variate Generator","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Image and Signal Denoising Methods","field":"Computer Science","cited_by":74,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Datapath; Field-programmable gate array; Algorithm; Gaussian; Computer science; Logarithm; Chip; CMOS; Block (permutation group theory); Range (aeronautics); Parallel computing; Computer hardware; Mathematics; Electronic engineering; Engineering","score_opus":0.030290893015135066,"score_gpt":0.27254541271326455,"score_spread":0.24225451969812947,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089389313","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024393091,0.00018005968,0.9710024,0.00026460155,0.0024883847,0.00035028445,0.000051063376,0.00028627287,0.0009838212],"genre_scores_gemma":[0.99042684,0.00007673449,0.0065894285,0.00028485173,0.00015466604,0.00004098022,0.0000055015103,0.000025875031,0.002395136],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99744487,0.00058676134,0.00053206447,0.0005796387,0.00043921254,0.00041745137],"domain_scores_gemma":[0.99866384,0.0001656959,0.00015453159,0.00060217694,0.0001914802,0.00022226208],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006882872,0.00031726767,0.00039799153,0.00031603774,0.0007811247,0.00044249455,0.0003966552,0.00016987429,0.000029942892],"category_scores_gemma":[0.000011348479,0.0002679193,0.00015301358,0.0005678527,0.000075592296,0.0011468151,0.000002737614,0.00038856897,0.000121639016],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017735277,0.0068151234,0.0008930329,0.0008446372,0.0018291796,0.001941435,0.07017176,0.11882554,0.55413175,0.028460039,0.040186167,0.17412783],"study_design_scores_gemma":[0.003124771,0.00055172254,0.0013520648,0.00033620282,0.00007507158,0.001213917,0.00044464815,0.80800235,0.17731239,0.0002456352,0.006246448,0.0010947881],"about_ca_topic_score_codex":0.00021548952,"about_ca_topic_score_gemma":0.000066543005,"teacher_disagreement_score":0.96603376,"about_ca_system_score_codex":0.00010926139,"about_ca_system_score_gemma":0.00012438478,"threshold_uncertainty_score":0.9999773},"labels":[],"label_agreement":null},{"id":"W2089902593","doi":"10.1109/tvlsi.2008.2003004","title":"Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Multiplication (music); Adder; Constant (computer programming); Computer science; Heuristic; Algorithm; Multiplication algorithm; Arithmetic; Divide and conquer algorithms; Parallel computing; Mathematics; Combinatorics; Artificial intelligence; Binary number","score_opus":0.01695558374234841,"score_gpt":0.25498225957597764,"score_spread":0.23802667583362924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089902593","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008184424,0.000017468314,0.98723435,0.0006149078,0.0015390181,0.0006661225,0.00011831477,0.00043899598,0.0011864019],"genre_scores_gemma":[0.9851284,0.000004044664,0.0136381695,0.00058213883,0.000103294165,0.000090500806,0.0000148969175,0.000020759373,0.00041779215],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99716216,0.00032422348,0.000637602,0.0007435359,0.0006781152,0.00045433137],"domain_scores_gemma":[0.99820036,0.00032693817,0.00022861174,0.0008115939,0.00022878675,0.00020368851],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004731781,0.00034204824,0.0003809612,0.0003278212,0.0003873824,0.0004627125,0.00046141626,0.00016049288,0.000035734607],"category_scores_gemma":[0.000023401008,0.0002934628,0.00023458693,0.0006749728,0.00004498462,0.00041902252,0.0000025196564,0.00035717193,0.00020260233],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014597052,0.0053790077,0.000023175558,0.00006371966,0.000060619663,0.000024881992,0.0012291778,0.40901563,0.07730369,0.0025634805,0.00036315384,0.5038275],"study_design_scores_gemma":[0.00062805787,0.000534347,0.00009957854,0.00033114292,0.000013421412,0.000011072031,0.00014473544,0.96305245,0.033752777,0.00004770381,0.0010408252,0.00034389822],"about_ca_topic_score_codex":0.00003291374,"about_ca_topic_score_gemma":0.0000071111426,"teacher_disagreement_score":0.97694397,"about_ca_system_score_codex":0.00035110605,"about_ca_system_score_gemma":0.00006881002,"threshold_uncertainty_score":0.9999518},"labels":[],"label_agreement":null},{"id":"W2090213929","doi":"10.1109/tvlsi.2011.2104982","title":"Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Digital clock manager; Clock domain crossing; Clock skew; CPU multiplier; Clock network; Clock gating; Timing failure; Synchronous circuit; Clock synchronization; Computer science; Clock drift; Static timing analysis; Electronic engineering; Jitter; Clock signal; Embedded system; Engineering; Synchronization (alternating current); Channel (broadcasting); Computer network","score_opus":0.014087050605069148,"score_gpt":0.19309207605719747,"score_spread":0.17900502545212832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2090213929","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.104964554,0.00031767477,0.8836789,0.000016452035,0.0070698634,0.0006715976,0.0002743265,0.00080670643,0.0021999022],"genre_scores_gemma":[0.9978375,0.0002611276,0.00018868817,0.000023962351,0.00026804704,0.00024259115,0.00009519078,0.00007519175,0.0010076958],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979222,0.00011691901,0.00069062156,0.0004176872,0.00028966554,0.0005629363],"domain_scores_gemma":[0.99906814,0.000056023488,0.00009650158,0.00044102775,0.0001384475,0.00019984413],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004261904,0.00041513814,0.0004376265,0.0001860634,0.00035428617,0.00017738226,0.00018432627,0.00037754484,0.00021732108],"category_scores_gemma":[0.0000032258665,0.00039428,0.00013657416,0.00040852762,0.00005849933,0.0007995128,9.235866e-7,0.00052797864,0.00018411117],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00094363576,0.0008921589,0.00025914927,0.00072745624,0.0006148307,0.000033977063,0.0070253382,0.92627,0.02628947,0.0013864196,0.017571926,0.017985646],"study_design_scores_gemma":[0.0017367932,0.00032248994,0.00029687895,0.000534718,0.00012797394,0.000103881925,0.0010946201,0.8112213,0.17658766,0.00003781225,0.007056758,0.0008791139],"about_ca_topic_score_codex":0.00020483068,"about_ca_topic_score_gemma":0.00021146987,"teacher_disagreement_score":0.8928729,"about_ca_system_score_codex":0.00026031752,"about_ca_system_score_gemma":0.000036038855,"threshold_uncertainty_score":0.9998509},"labels":[],"label_agreement":null},{"id":"W2094621017","doi":"10.1109/tvlsi.2011.2109404","title":"Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":102,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Sigmoid function; NMOS logic; PMOS logic; Activation function; CMOS; Computer science; Electronic engineering; Artificial neural network; Voltage; Transistor; Electrical engineering; Artificial intelligence; Engineering","score_opus":0.03233366874871141,"score_gpt":0.24637425597125984,"score_spread":0.21404058722254843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094621017","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.074295074,0.00009770182,0.9210676,0.0000023406992,0.0017748788,0.00042705363,0.00023697187,0.00023323775,0.0018651509],"genre_scores_gemma":[0.99921286,0.000041277322,0.00011978599,0.00002124274,0.00007968265,0.000076639895,0.000035663816,0.000050086175,0.00036276734],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983469,0.00010671765,0.0006281258,0.00029388483,0.0003115243,0.00031281126],"domain_scores_gemma":[0.99919385,0.000066831395,0.00011909826,0.00029480696,0.00021863013,0.00010677394],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00030512817,0.00026943363,0.000335429,0.0003423977,0.0001431247,0.000035139376,0.0001618258,0.0001644865,0.0002165115],"category_scores_gemma":[0.0000046063988,0.0002646307,0.00016414607,0.00045252667,0.00004432526,0.00033413962,7.616535e-7,0.00028696356,0.00006155505],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00069892226,0.0020271982,0.0007900183,0.0008532104,0.0010865679,0.0000370109,0.014402756,0.113390654,0.8233919,0.01446569,0.0054644966,0.023391567],"study_design_scores_gemma":[0.005824924,0.0025889308,0.007313975,0.0007793851,0.0007402472,0.00012031966,0.019980296,0.14445227,0.8132351,0.00029962053,0.0026261013,0.0020388365],"about_ca_topic_score_codex":0.00054353726,"about_ca_topic_score_gemma":0.0009430244,"teacher_disagreement_score":0.92491776,"about_ca_system_score_codex":0.00013786604,"about_ca_system_score_gemma":0.000054202144,"threshold_uncertainty_score":0.99998057},"labels":[],"label_agreement":null},{"id":"W2095574503","doi":"10.1109/tvlsi.2005.848817","title":"A novel FPGA architecture supporting wide, shallow memories","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Benchmark (surveying); Computer science; Architecture; Embedded system; Gate array; Computer architecture; Computer hardware; Parallel computing; Memory architecture","score_opus":0.01038495027989584,"score_gpt":0.22683062754143285,"score_spread":0.21644567726153702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095574503","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016793149,0.00017543425,0.97576815,0.00016062795,0.0015645868,0.00064528745,0.0002356498,0.001823633,0.0028335026],"genre_scores_gemma":[0.992483,0.000047419897,0.004894864,0.00012138944,0.00035203306,0.00031396182,0.000034393084,0.00009950063,0.0016534476],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99777955,0.00006891848,0.00076845905,0.00040213647,0.0004299695,0.000550971],"domain_scores_gemma":[0.99900097,0.00012976785,0.00010925862,0.00046134825,0.0001347529,0.00016393306],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004260132,0.0004340347,0.00043783133,0.00039193995,0.00028012105,0.00020021193,0.0002586871,0.00032442002,0.00016726197],"category_scores_gemma":[0.000013770134,0.00040311588,0.00025798095,0.0004084019,0.00004875072,0.0005338564,0.0000015583969,0.00069614087,0.00013469443],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012862011,0.000839007,0.000093878196,0.00056022755,0.0004229884,0.000024451976,0.0078306785,0.62687683,0.23652379,0.00040219672,0.009043363,0.117253944],"study_design_scores_gemma":[0.0012396335,0.0002680676,0.00009845039,0.0007332785,0.00013666776,0.00023122506,0.002304846,0.38059932,0.57793725,0.00009129186,0.035084672,0.0012752736],"about_ca_topic_score_codex":0.000057141802,"about_ca_topic_score_gemma":0.0009881116,"teacher_disagreement_score":0.9756898,"about_ca_system_score_codex":0.0002666743,"about_ca_system_score_gemma":0.000042571635,"threshold_uncertainty_score":0.99984205},"labels":[],"label_agreement":null},{"id":"W2095772497","doi":"10.1109/tvlsi.2009.2035508","title":"A Digitally Testable $\\Sigma-\\Delta$ Modulator Using the Decorrelating Design-for-Digital-Testability","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems","keywords":"Delta-sigma modulation; Oversampling; Integrator; Testability; Decimation; Electronic engineering; Computer science; Engineering; Bandwidth (computing); Telecommunications; CMOS","score_opus":0.03662297330803328,"score_gpt":0.25824014644802523,"score_spread":0.22161717313999196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095772497","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027714169,0.00008900073,0.96870875,0.00014643499,0.001186255,0.0010692952,0.00010232827,0.0005083283,0.00047545502],"genre_scores_gemma":[0.9939512,0.0000026813727,0.005331021,0.00015243623,0.00014142807,0.00009259468,0.000010780565,0.00003042046,0.00028744093],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969363,0.00020558474,0.0008684855,0.00077372685,0.00054604135,0.0006698643],"domain_scores_gemma":[0.9972518,0.0009126623,0.00030354876,0.000905894,0.0004454637,0.00018060581],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00112865,0.00040252283,0.0004047745,0.00021703143,0.0011784985,0.0015958619,0.00079548015,0.00018649468,0.000006643695],"category_scores_gemma":[0.00014694426,0.00031418994,0.00030012298,0.0008947929,0.000062321145,0.0025603774,0.0000055361097,0.00042603063,0.000021821392],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016074307,0.00079027197,0.00040922497,0.00007148218,0.00007705592,0.000009885637,0.0023028895,0.86649853,0.009168178,0.0017123193,0.00022841283,0.11871568],"study_design_scores_gemma":[0.00042149777,0.00025102185,0.00010817023,0.00027998452,0.00003070775,0.00008086426,0.00063186133,0.9929077,0.003982286,0.00077599444,0.00014430382,0.00038563408],"about_ca_topic_score_codex":0.00006870952,"about_ca_topic_score_gemma":0.000042332307,"teacher_disagreement_score":0.966237,"about_ca_system_score_codex":0.0003255013,"about_ca_system_score_gemma":0.00024896057,"threshold_uncertainty_score":0.99993104},"labels":[],"label_agreement":null},{"id":"W2096263144","doi":"10.1109/tvlsi.2010.2048588","title":"CVNS-Based Storage and Refreshing Scheme for a Multi-Valued Dynamic Memory","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Noise margin; Computer science; Dynamic random-access memory; Chip; CMOS; Computer data storage; Electronic engineering; Noise (video); Electronic circuit; Scheme (mathematics); Margin (machine learning); Voltage; Computer hardware; Electrical engineering; Semiconductor memory; Engineering; Transistor; Telecommunications; Mathematics; Artificial intelligence","score_opus":0.024249072349999786,"score_gpt":0.3058745595877071,"score_spread":0.2816254872377073,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096263144","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02396278,0.00006219301,0.96998197,0.0001913364,0.004500849,0.00082159415,0.00012094021,0.00030626185,0.000052050404],"genre_scores_gemma":[0.564868,0.0000050984,0.43399864,0.00013986434,0.0000805339,0.00028534466,0.000006875735,0.000028718438,0.0005869585],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99777734,0.0002486291,0.0005063682,0.00068301364,0.0003671651,0.00041745947],"domain_scores_gemma":[0.99846816,0.0002613412,0.00017730061,0.00065040827,0.00022542136,0.00021739308],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001067439,0.00030533888,0.0003824078,0.00026975936,0.0005263456,0.00040999672,0.000444949,0.00022752983,0.0000137528195],"category_scores_gemma":[0.00004747964,0.0002631905,0.0001989123,0.0004050062,0.00007749858,0.00068088964,0.000004260362,0.0006189604,0.00001950562],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035505983,0.0030279804,0.000042291515,0.0006705728,0.0002738619,0.000040684336,0.003945516,0.012392584,0.67222553,0.012120889,0.0005782332,0.29432678],"study_design_scores_gemma":[0.0012349747,0.00017589511,0.000043389195,0.00010993095,0.000019406616,0.000018188297,0.00027731044,0.976248,0.020689683,0.00007301757,0.00079842587,0.00031176067],"about_ca_topic_score_codex":0.000121658624,"about_ca_topic_score_gemma":0.0003421234,"teacher_disagreement_score":0.96385545,"about_ca_system_score_codex":0.0000993237,"about_ca_system_score_gemma":0.00009469873,"threshold_uncertainty_score":0.99998206},"labels":[],"label_agreement":null},{"id":"W2097189270","doi":"10.1109/tvlsi.2010.2068317","title":"A Bias-Dependent Model for the Impact of Process Variations on the SRAM Soft Error Immunity","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Soft error; CMOS; Monte Carlo method; Capacitor; Coupling (piping); Electronic engineering; Process variation; Spice; Voltage; Physics; Engineering; Computer science; Electrical engineering; Mathematics; Statistics","score_opus":0.02853844890144591,"score_gpt":0.2721632460699615,"score_spread":0.2436247971685156,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097189270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22250322,0.000026319465,0.77293223,0.00009399972,0.0018922815,0.0014761726,0.00060246536,0.00024155591,0.00023174271],"genre_scores_gemma":[0.9978279,0.000013854458,0.00017742414,0.000025324842,0.00011971708,0.0012394101,0.000020414898,0.000076590186,0.00049935956],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980995,0.00010943009,0.00065409153,0.00026503683,0.00046733266,0.00040463035],"domain_scores_gemma":[0.99783075,0.00067786034,0.00016880628,0.0008682622,0.00036453066,0.00008980626],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009376024,0.0003714881,0.0003422689,0.00025147662,0.000635615,0.0001575124,0.00052528037,0.00025613877,0.000087746565],"category_scores_gemma":[0.000044528508,0.0002177184,0.00035979174,0.0004649598,0.00007688946,0.00046376197,0.0000017133311,0.0009410565,0.00005308396],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008458847,0.00028703513,0.000015660242,0.00006948435,0.00019764104,1.9744377e-7,0.002977174,0.98264635,0.012125848,0.00036950363,0.0005525484,0.0006739601],"study_design_scores_gemma":[0.0005218657,0.00016059581,0.00011189298,0.00010187745,0.00008728475,0.000008028189,0.0010086942,0.97645193,0.021170588,0.000077901226,0.00006348953,0.00023586258],"about_ca_topic_score_codex":0.0002333562,"about_ca_topic_score_gemma":0.0007513022,"teacher_disagreement_score":0.7753247,"about_ca_system_score_codex":0.00020093763,"about_ca_system_score_gemma":0.000164732,"threshold_uncertainty_score":0.8878299},"labels":[],"label_agreement":null},{"id":"W2097771880","doi":"10.1109/tvlsi.2010.2066994","title":"Digit-Level Semi-Systolic and Systolic Structures for the Shifted Polynomial Basis Multiplication Over Binary Extension Fields","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Systolic array; Polynomial basis; Finite field; Finite field arithmetic; Multiplier (economics); Mathematics; Multiplication (music); Arithmetic; Application-specific integrated circuit; Binary number; Polynomial; Multiplication algorithm; Very-large-scale integration; Discrete mathematics; Computer science; Algorithm; Combinatorics; Mathematical analysis; Computer hardware","score_opus":0.016219916403515208,"score_gpt":0.2491040589217064,"score_spread":0.23288414251819117,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097771880","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22549902,0.00014692025,0.7693735,0.00066694827,0.0030114204,0.0009433773,0.00015431325,0.00017256159,0.000031937925],"genre_scores_gemma":[0.99684423,0.000054895398,0.002041026,0.00018927717,0.0002267572,0.00038164653,0.0000148914405,0.00002553189,0.00022174684],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99802905,0.0001336725,0.0004956776,0.0006195552,0.00036329732,0.00035873396],"domain_scores_gemma":[0.9980171,0.00057612127,0.00018315414,0.0008692937,0.00021349151,0.0001408418],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003776647,0.00030768028,0.00029490818,0.0003472089,0.0009027393,0.00044651414,0.00049921015,0.00034055623,0.00001748245],"category_scores_gemma":[0.000026302521,0.00021537128,0.00024329184,0.0004811797,0.0001122455,0.0005204129,0.000008350241,0.00053031807,0.000010841968],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017052565,0.003206999,0.0014624124,0.0013976771,0.0014684851,0.000037982743,0.022296693,0.03665057,0.37467644,0.041190896,0.023416612,0.49248996],"study_design_scores_gemma":[0.0027594399,0.0004472337,0.024697417,0.00031876736,0.0002056182,0.0002714083,0.0010282226,0.9059361,0.05333055,0.0005398715,0.009502075,0.00096325576],"about_ca_topic_score_codex":0.00048446577,"about_ca_topic_score_gemma":0.0010839009,"teacher_disagreement_score":0.8692856,"about_ca_system_score_codex":0.00004772969,"about_ca_system_score_gemma":0.000061023482,"threshold_uncertainty_score":0.8782586},"labels":[],"label_agreement":null},{"id":"W2101442766","doi":"10.1109/tvlsi.2010.2076841","title":"Performance and Cost Tradeoffs in Metal-Programmable Structured ASICs (MPSAs)","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Application-specific integrated circuit; Notation; Computer science; Integrated circuit; Embedded system; Mathematics; Arithmetic; Operating system","score_opus":0.008960722417650318,"score_gpt":0.21234122466449126,"score_spread":0.20338050224684096,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101442766","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38081563,0.00014356557,0.6128624,0.000029012352,0.0024103976,0.0010226475,0.00012635182,0.0007750267,0.0018149702],"genre_scores_gemma":[0.9975489,0.00015415183,0.0014725393,0.000024297273,0.00007525397,0.00033522435,0.00002082894,0.00005514337,0.00031367276],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985103,0.00006464894,0.0004800436,0.0003018056,0.0002649424,0.0003782725],"domain_scores_gemma":[0.99934787,0.000059939583,0.00005250113,0.00033721118,0.00008227726,0.000120185265],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00039093237,0.00030410427,0.00034116092,0.0003160043,0.00015639862,0.00014829038,0.00015826608,0.00032945856,0.0000428212],"category_scores_gemma":[0.0000056586186,0.00028278705,0.0000911361,0.00039425355,0.000057815923,0.0006121469,0.0000010120459,0.0008139834,0.000022962811],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002471973,0.00096440857,0.0013999473,0.0010191144,0.00041901905,0.00004576362,0.0067988643,0.08970217,0.45667922,0.0015849473,0.0023417298,0.4387976],"study_design_scores_gemma":[0.0013514955,0.00025308426,0.00065379875,0.00027489066,0.000088483815,0.00013550627,0.0012287447,0.72131264,0.256258,0.000060686023,0.017573768,0.00080890855],"about_ca_topic_score_codex":0.000089931455,"about_ca_topic_score_gemma":0.0010652668,"teacher_disagreement_score":0.63161045,"about_ca_system_score_codex":0.00010071387,"about_ca_system_score_gemma":0.000024431472,"threshold_uncertainty_score":0.99996245},"labels":[],"label_agreement":null},{"id":"W2102564119","doi":"10.1109/92.974900","title":"Efficient exponentiation using weakly dual basis","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Exponentiation; Finite field; Polynomial basis; Basis (linear algebra); Mathematics; Modular exponentiation; Polynomial; Normal basis; Dual (grammatical number); Square (algebra); Topology (electrical circuits); Computer science; Discrete mathematics; Public-key cryptography; Combinatorics; Encryption; Galois theory; Mathematical analysis; Geometry","score_opus":0.019418815746947517,"score_gpt":0.240251609791976,"score_spread":0.22083279404502848,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102564119","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24763465,0.000061009807,0.74765503,0.000098299046,0.0033477969,0.00032151214,0.00002763129,0.00033734486,0.0005167059],"genre_scores_gemma":[0.99706566,0.000016239379,0.0021791041,0.000093128976,0.00015004461,0.000078413446,0.000006871585,0.000023890256,0.00038665248],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99736977,0.0003877048,0.0005813757,0.00061044825,0.0006056855,0.0004450445],"domain_scores_gemma":[0.99859285,0.00013786247,0.00019336706,0.0007010308,0.00022043525,0.00015445429],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008058936,0.00030271316,0.00028754576,0.000605332,0.0007182563,0.00042134346,0.0004041838,0.00017728796,0.00008456518],"category_scores_gemma":[0.000007858955,0.00028799236,0.00030493556,0.0012521619,0.000050338254,0.0005531369,0.0000047951617,0.00031747445,0.00014321943],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004314949,0.003324255,0.00029311923,0.00012573962,0.00035623607,0.00007849681,0.009318128,0.8029519,0.09781876,0.038543485,0.0007294332,0.046029005],"study_design_scores_gemma":[0.0006075065,0.00016992682,0.00013625665,0.00021506664,0.000052636402,0.00013596346,0.001010639,0.9759878,0.019603169,0.00017868582,0.0014746266,0.00042772896],"about_ca_topic_score_codex":0.00009866993,"about_ca_topic_score_gemma":0.0000992443,"teacher_disagreement_score":0.749431,"about_ca_system_score_codex":0.00019709622,"about_ca_system_score_gemma":0.00006629122,"threshold_uncertainty_score":0.9999572},"labels":[],"label_agreement":null},{"id":"W2103117726","doi":"10.1109/tvlsi.2005.859561","title":"Routing architecture optimizations for high-density embedded programmable IP cores","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Routing (electronic design automation); Logic block; Block (permutation group theory); Programmable logic array; Programmable logic device; Parallel computing; Channel (broadcasting); Computer science; Programmable Array Logic; Gate array; Logic gate; Simple programmable logic device; Block size; Square (algebra); Field-programmable gate array; Topology (electrical circuits); Logic synthesis; Computer hardware; Logic family; Embedded system; Engineering; Algorithm; Mathematics; Electrical engineering; Telecommunications; Key (lock); Geometry","score_opus":0.009668095962273072,"score_gpt":0.22336247586649963,"score_spread":0.21369437990422654,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103117726","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011367593,0.00009152587,0.98305106,0.00009372881,0.0011942482,0.001532869,0.00028875982,0.0019118504,0.00046839172],"genre_scores_gemma":[0.97180474,0.000036666755,0.025553778,0.000049258455,0.0003201722,0.00087410054,0.00010038033,0.00009238482,0.0011685111],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998157,0.00008589779,0.00059748313,0.00037889564,0.0002838677,0.0004968438],"domain_scores_gemma":[0.99900997,0.00012563026,0.00009534228,0.00041292576,0.00022225203,0.00013389112],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00034117248,0.00036675192,0.00039556756,0.00030601062,0.00044918177,0.00022789676,0.00020156067,0.00030419708,0.000051212097],"category_scores_gemma":[0.000012177174,0.0003477865,0.00021526849,0.00038003165,0.000041096748,0.00039454835,0.0000013698509,0.00043547305,0.000042244224],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000066000066,0.00027153533,0.000008609233,0.00014968206,0.00013960463,0.000002113793,0.0013275772,0.9435439,0.011640689,0.0007564009,0.002986883,0.03910699],"study_design_scores_gemma":[0.00081016513,0.00018648981,0.000018242876,0.00026934227,0.00010394246,0.00003293558,0.000624188,0.80503654,0.1884876,0.00012075766,0.003770978,0.0005387985],"about_ca_topic_score_codex":0.00008235109,"about_ca_topic_score_gemma":0.0006335845,"teacher_disagreement_score":0.9604372,"about_ca_system_score_codex":0.0002512417,"about_ca_system_score_gemma":0.000037870992,"threshold_uncertainty_score":0.9998974},"labels":[],"label_agreement":null},{"id":"W2103744327","doi":"10.1109/tvlsi.2008.2012128","title":"On the Latency and Energy of Checkpointed Superscalar Register Alias Tables","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Latency (audio); Computer science; Alias; Implementation; Register file; Microarchitecture; Parallel computing; Efficient energy use; Energy (signal processing); Embedded system; Instruction set; Engineering; Telecommunications","score_opus":0.013763231229930421,"score_gpt":0.22881053133140883,"score_spread":0.2150473001014784,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103744327","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0047418433,0.000113746595,0.99096775,0.0011339489,0.0005265552,0.0001927975,0.000022562252,0.00028512406,0.0020156447],"genre_scores_gemma":[0.9940135,0.00011962906,0.002863756,0.0004707886,0.000032705724,0.000034645633,0.0000060450466,0.000012201218,0.002446719],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982169,0.00027209436,0.0005026986,0.00040492226,0.00035750697,0.0002458489],"domain_scores_gemma":[0.99872416,0.00018120163,0.00017487125,0.00062483177,0.00021788769,0.00007702431],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00049295987,0.00023129667,0.00028270832,0.0002423481,0.0002942462,0.00018483397,0.00043717283,0.00014880282,0.000019218418],"category_scores_gemma":[0.000016564913,0.00016376545,0.00013045064,0.0004673451,0.00006157143,0.0003606143,0.00000336032,0.00022846337,0.000009195215],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051159825,0.0037837145,0.00009917259,0.00021848924,0.00041077923,0.00003505822,0.011735284,0.16595346,0.027606396,0.6538145,0.042858645,0.092972904],"study_design_scores_gemma":[0.0006029397,0.0007037637,0.000095998344,0.0005032403,0.000028180517,0.00004753101,0.00036796086,0.8995312,0.09303694,0.001750052,0.0029180127,0.00041422222],"about_ca_topic_score_codex":0.00014628039,"about_ca_topic_score_gemma":0.00004948532,"teacher_disagreement_score":0.98927164,"about_ca_system_score_codex":0.00005847409,"about_ca_system_score_gemma":0.000039309318,"threshold_uncertainty_score":0.6678161},"labels":[],"label_agreement":null},{"id":"W2104606487","doi":"10.1109/tvlsi.2011.2153883","title":"Optimizing Floating Point Units in Hybrid FPGAs","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Field-programmable gate array; Adder; Floating point; Benchmark (surveying); Throughput; Lookup table; Parallel computing; Routing (electronic design automation); Flexibility (engineering); Floating-point unit; Computer hardware; Embedded system; Computer architecture; Algorithm; Latency (audio); Mathematics","score_opus":0.025628805194764796,"score_gpt":0.21296268698502904,"score_spread":0.18733388179026425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104606487","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.046991047,0.00015585142,0.9433909,0.0000091535485,0.0015882702,0.000552868,0.00008405825,0.0010960065,0.0061318506],"genre_scores_gemma":[0.9957795,0.00007898681,0.0034443263,0.000031153613,0.000080808284,0.00018110388,0.000016750611,0.000079257195,0.00030812077],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981198,0.00014004315,0.00069579104,0.0003291656,0.00026638026,0.00044886567],"domain_scores_gemma":[0.99921125,0.000069258516,0.00007606835,0.00038443058,0.00013987644,0.00011910827],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004995248,0.00033838523,0.0003700187,0.0005420534,0.00016287022,0.0000925322,0.00021431164,0.00019265225,0.00012611096],"category_scores_gemma":[0.00000967425,0.00033886355,0.00011915891,0.00058352866,0.000030140398,0.0006106331,0.0000014742849,0.0005897791,0.000101129976],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035647422,0.0017425846,0.00029857832,0.0011853114,0.0005455468,0.00031006633,0.051207624,0.6963913,0.17148761,0.001896839,0.0065978304,0.06798023],"study_design_scores_gemma":[0.0006805389,0.00017028548,0.000039565144,0.00083887664,0.000038662867,0.00007319728,0.003754419,0.51876575,0.47425416,0.00007918622,0.00068241055,0.00062296254],"about_ca_topic_score_codex":0.00030928047,"about_ca_topic_score_gemma":0.0003931076,"teacher_disagreement_score":0.94878846,"about_ca_system_score_codex":0.00028635107,"about_ca_system_score_gemma":0.000034843233,"threshold_uncertainty_score":0.99990636},"labels":[],"label_agreement":null},{"id":"W2105256465","doi":"10.1109/tvlsi.2009.2031605","title":"Parallel and Scalable Transient Simulator for Power Grids via Waveform Relaxation (PTS-PWR)","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Power System Optimization and Stability","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Waveform; Parallelizable manifold; Transient (computer programming); Convergence (economics); Scalability; Computer science; Computational science; Relaxation (psychology); Grid; Power system simulation; Parallel computing; Very-large-scale integration; Power (physics); Electronic engineering; Simulation; Algorithm; Electric power system; Engineering; Embedded system; Mathematics; Physics; Telecommunications","score_opus":0.008232859996911403,"score_gpt":0.21778073235484363,"score_spread":0.20954787235793224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105256465","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024618987,0.0002003361,0.9688599,0.00013436246,0.0025745828,0.0014497049,0.0002546222,0.00053667097,0.0013708523],"genre_scores_gemma":[0.99753284,0.00004886777,0.0011225609,0.00007764447,0.000050435345,0.00020697786,0.000055286826,0.00004945026,0.00085594493],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978274,0.00009270995,0.0008248463,0.0004503008,0.00036623472,0.00043850415],"domain_scores_gemma":[0.9989258,0.000100666475,0.00010331054,0.00041498116,0.00024312502,0.00021211291],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00051863823,0.00038019035,0.00045798987,0.00025395688,0.00032708334,0.00017017007,0.00012858858,0.00031391214,0.000078103156],"category_scores_gemma":[0.000010967338,0.0003491853,0.00021384652,0.00033761875,0.00003594711,0.00063720153,6.043364e-7,0.0002790918,0.00003922157],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002108111,0.0003895712,0.00003066002,0.00019976588,0.00009255033,0.000001518652,0.0023372963,0.98880416,0.003091532,0.0004604537,0.0011214776,0.0032602188],"study_design_scores_gemma":[0.0015989495,0.00035137817,0.00033185945,0.00015527772,0.000054666652,0.00001986696,0.00068626885,0.9871774,0.003348163,0.000054948345,0.005777188,0.00044404666],"about_ca_topic_score_codex":0.000023515771,"about_ca_topic_score_gemma":0.00014764974,"teacher_disagreement_score":0.97291386,"about_ca_system_score_codex":0.00035180672,"about_ca_system_score_gemma":0.00003454624,"threshold_uncertainty_score":0.999896},"labels":[],"label_agreement":null},{"id":"W2105551687","doi":"10.1109/tvlsi.2005.850098","title":"Global passivity enforcement algorithm for macromodels of interconnect subnetworks characterized by tabulated data","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electrostatic Discharge in Electronics","field":"Engineering","cited_by":126,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Passivity; Interconnection; Computer science; Enforcement; Transient (computer programming); Algorithm; Control theory (sociology); Electronic engineering; Engineering; Computer network; Electrical engineering; Artificial intelligence; Control (management)","score_opus":0.012156679676827048,"score_gpt":0.24885778532270625,"score_spread":0.2367011056458792,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105551687","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016812976,0.0005174667,0.9722923,0.0000465832,0.0014275282,0.0014919086,0.006886529,0.00035332044,0.00017138616],"genre_scores_gemma":[0.99441576,0.00024392523,0.0027465161,0.000046667836,0.00018719502,0.00053207,0.00137511,0.00007626749,0.00037649844],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972843,0.000114434006,0.0009882963,0.0005108174,0.00040758963,0.0006945922],"domain_scores_gemma":[0.99853015,0.00013574239,0.00019449585,0.00079700677,0.0002031608,0.00013942944],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005855538,0.0004302971,0.0005924419,0.00013307385,0.00015185849,0.000118211094,0.0005125429,0.00027541065,0.00011009145],"category_scores_gemma":[0.0000060896573,0.00042771973,0.00018259203,0.0003937199,0.000042921965,0.0007919689,0.0000044023386,0.00036140805,0.00002262337],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048521982,0.0017689702,0.000013875008,0.0006311756,0.0015667649,0.00000380115,0.0010947698,0.4304393,0.066456445,0.00096472923,0.014597071,0.48197788],"study_design_scores_gemma":[0.001297141,0.00021048651,0.0000013978444,0.00017881389,0.00010886016,0.000015975123,0.0001438489,0.94205797,0.04381673,0.000032100488,0.0117666405,0.00037003474],"about_ca_topic_score_codex":0.00008707164,"about_ca_topic_score_gemma":0.00062051904,"teacher_disagreement_score":0.9776028,"about_ca_system_score_codex":0.0006547112,"about_ca_system_score_gemma":0.00007870545,"threshold_uncertainty_score":0.9998175},"labels":[],"label_agreement":null},{"id":"W2108669494","doi":"10.1109/tvlsi.2008.2003005","title":"A High-Speed Word Level Finite Field Multiplier in ${\\BBF}_{2^m}$ Using Redundant Representation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Multiplier (economics); Very-large-scale integration; Finite field; CMOS; Critical path method; Computer science; Representation (politics); Word (group theory); Mathematics; Arithmetic; Algorithm; Discrete mathematics; Electronic engineering; Engineering; Embedded system","score_opus":0.034707471790076654,"score_gpt":0.2788890413605979,"score_spread":0.24418156957052123,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108669494","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.105209045,0.000073275056,0.8909877,0.0006434731,0.0021557386,0.0005489302,0.000033522974,0.0001862755,0.00016206311],"genre_scores_gemma":[0.98871636,0.00003820564,0.01036108,0.0002587144,0.0001027368,0.000036883353,0.000009377643,0.000016577584,0.0004600745],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973086,0.0002967937,0.00075428217,0.00067900505,0.0005134625,0.0004478382],"domain_scores_gemma":[0.99855,0.00031172534,0.00019250133,0.0006468222,0.00016997874,0.00012894519],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00046961821,0.00030404504,0.0003810838,0.0007952652,0.00036160182,0.0003594919,0.00042025858,0.00024937015,0.00003341593],"category_scores_gemma":[0.000026264262,0.0002792271,0.00023754324,0.0014052565,0.000039715793,0.0008154776,0.000003864226,0.00051893626,0.0000487005],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00072372536,0.0037791282,0.0004735359,0.0001398466,0.00023712334,0.00020606877,0.01680404,0.6733562,0.087490715,0.0071804407,0.0014401842,0.20816901],"study_design_scores_gemma":[0.0021665317,0.00037190682,0.002403885,0.0006327859,0.000043376014,0.00007040521,0.0013817024,0.9220866,0.06913206,0.0006460928,0.00040954517,0.0006551148],"about_ca_topic_score_codex":0.001010801,"about_ca_topic_score_gemma":0.0007182285,"teacher_disagreement_score":0.8835073,"about_ca_system_score_codex":0.00017484672,"about_ca_system_score_gemma":0.00007035599,"threshold_uncertainty_score":0.99996597},"labels":[],"label_agreement":null},{"id":"W2110681214","doi":"10.1109/tvlsi.2009.2029232","title":"The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Datapath; Computer science; Routing (electronic design automation); Field-programmable gate array; Logic block; Block (permutation group theory); Electronic circuit; Computer hardware; Parallel computing; Embedded system; Engineering; Electrical engineering; Mathematics","score_opus":0.011492852009050107,"score_gpt":0.22445098763695798,"score_spread":0.21295813562790786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110681214","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028101366,0.00016220882,0.96913314,0.00007104418,0.0006383796,0.0010544915,0.000018352432,0.00029850515,0.00052253023],"genre_scores_gemma":[0.9989475,0.00006216456,0.0004736869,0.000016619762,0.000045985413,0.00014899985,0.000003297067,0.000025718542,0.00027602987],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982784,0.00040976852,0.0005649064,0.00018302331,0.00030804152,0.0002559031],"domain_scores_gemma":[0.9981691,0.0010418232,0.00016365046,0.0004904488,0.00009425789,0.000040697698],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012116295,0.00023709227,0.00029920827,0.00013234453,0.00031160068,0.00008215017,0.00027799566,0.00018890358,0.000010794537],"category_scores_gemma":[0.000049596194,0.00014217163,0.00017671075,0.0003158662,0.000039325307,0.00015221354,7.303786e-7,0.0004064812,0.000012540276],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040928886,0.0001881082,0.00006792108,0.0001326509,0.00016877794,0.0000018180593,0.002685541,0.8157995,0.13237788,0.0003523738,0.0010744344,0.046741735],"study_design_scores_gemma":[0.00032157765,0.00086561334,0.000029696794,0.00038566894,0.00004370707,0.0000039693336,0.00044447693,0.45414436,0.54335755,0.000027787126,0.00024045508,0.0001351318],"about_ca_topic_score_codex":0.0000518858,"about_ca_topic_score_gemma":0.000036561396,"teacher_disagreement_score":0.9708461,"about_ca_system_score_codex":0.00007584407,"about_ca_system_score_gemma":0.000010421932,"threshold_uncertainty_score":0.5797591},"labels":[],"label_agreement":null},{"id":"W2112962774","doi":"10.1109/tvlsi.2008.2001138","title":"A Robust 4-PAM Signaling Scheme for Inter-Chip Links Using Coding in Space","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Chip; Bit error rate; Coding (social sciences); Computer science; Electronic engineering; Coding gain; Forward error correction; Channel (broadcasting); CMOS; Algorithm; Electrical engineering; Telecommunications; Decoding methods; Engineering; Mathematics","score_opus":0.05062543274164012,"score_gpt":0.25813753339168827,"score_spread":0.20751210065004816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112962774","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2116743,0.00015083278,0.78502226,0.000024856212,0.0017670015,0.0005479841,0.00007752452,0.0005589508,0.00017631768],"genre_scores_gemma":[0.98409325,0.000108406515,0.015006678,0.000019045861,0.00010765682,0.0002485687,0.000013512513,0.00006349797,0.00033935465],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982949,0.000042109405,0.0006490645,0.0003509457,0.00021562188,0.00044736703],"domain_scores_gemma":[0.9993028,0.00013542797,0.000096422234,0.0003032194,0.00010108536,0.00006106961],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002767422,0.00031821572,0.00038258874,0.00047049494,0.0003079477,0.00006379013,0.00019864974,0.00038203425,0.00001919751],"category_scores_gemma":[0.000020864016,0.00031768894,0.00015179413,0.00048389475,0.000059859896,0.00046914993,0.0000023689438,0.0007186571,0.000016475655],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053675096,0.0001394599,0.00013725388,0.00017146197,0.00006664105,0.000009052967,0.00087800785,0.94688857,0.04978356,0.00021020553,0.00015074591,0.0015113502],"study_design_scores_gemma":[0.00083673355,0.0000921417,0.00000940648,0.00073843525,0.000023387965,0.000040730512,0.0028598316,0.8694862,0.12439264,0.00004342285,0.0010868842,0.00039014092],"about_ca_topic_score_codex":0.00005263456,"about_ca_topic_score_gemma":0.00017696866,"teacher_disagreement_score":0.772419,"about_ca_system_score_codex":0.000425599,"about_ca_system_score_gemma":0.000030241898,"threshold_uncertainty_score":0.9999275},"labels":[],"label_agreement":null},{"id":"W2113182920","doi":"10.1109/tvlsi.2008.2001427","title":"Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Programmable logic device; Reconfigurability; Computer science; Simple programmable logic device; Programmable logic array; Debugging; Embedded system; Logic family; Logic synthesis; Macrocell array; Complex programmable logic device; Programmable Array Logic; System on a chip; Overhead (engineering); Erasable programmable logic device; Computer architecture; Logic gate","score_opus":0.03172584739497335,"score_gpt":0.27498772279995876,"score_spread":0.2432618754049854,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113182920","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02339896,0.00007147459,0.96329623,0.00040590824,0.009249779,0.0018046275,0.000076350996,0.00049820606,0.0011984514],"genre_scores_gemma":[0.9918377,0.000016611652,0.0017758439,0.0006271303,0.00035110392,0.00037979888,0.000024796524,0.000028826453,0.0049582273],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967572,0.00020564074,0.00093256606,0.0008660195,0.00057229784,0.0006662562],"domain_scores_gemma":[0.99806285,0.00021696839,0.00033442644,0.00079099316,0.0004232294,0.0001715379],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00077513495,0.00045573132,0.0005456059,0.00036282328,0.000632338,0.0006778836,0.0007133301,0.00027846257,0.000047629706],"category_scores_gemma":[0.000015081396,0.00037727944,0.00027818204,0.0005763474,0.000039669332,0.00079904986,0.000003270443,0.00041272,0.00022178107],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0027926504,0.010326084,0.000067025656,0.000649925,0.0011554696,0.00005974489,0.011882236,0.31667233,0.064989276,0.30617264,0.048145983,0.23708664],"study_design_scores_gemma":[0.0033239964,0.0057286024,0.000043383225,0.0013136432,0.000069712965,0.00007723445,0.0015666456,0.8707611,0.097613975,0.002194148,0.01608538,0.001222207],"about_ca_topic_score_codex":0.00010121586,"about_ca_topic_score_gemma":0.0002318298,"teacher_disagreement_score":0.9684387,"about_ca_system_score_codex":0.0003069996,"about_ca_system_score_gemma":0.000064552616,"threshold_uncertainty_score":0.9998679},"labels":[],"label_agreement":null},{"id":"W2113645429","doi":"10.1109/tvlsi.2004.824300","title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":416,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Parallel computing; Benchmark (surveying); Cluster (spacecraft); Cluster analysis; Context (archaeology); Logic block; Logic synthesis; Logic gate; Algorithm; Computer hardware; Artificial intelligence","score_opus":0.00342918692884033,"score_gpt":0.18936024284456082,"score_spread":0.18593105591572048,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113645429","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.616466,0.00017806696,0.38194332,0.000025490954,0.00048238246,0.0004678368,0.00001791062,0.00017377717,0.0002452389],"genre_scores_gemma":[0.9991997,0.000339894,0.00011724561,0.000019930332,0.000041748262,0.00010412101,0.0000021144851,0.000029354582,0.00014590418],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99897355,0.00010123926,0.00032092934,0.00019975484,0.0001880616,0.00021644714],"domain_scores_gemma":[0.99930835,0.0002723569,0.00005392138,0.00025192735,0.00004940851,0.00006403861],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004436456,0.00022837796,0.00026653687,0.00009492645,0.0002649678,0.000079272875,0.00008768544,0.00016533001,0.0000036925976],"category_scores_gemma":[0.000008536133,0.00016027565,0.00007365141,0.00013108687,0.000071009774,0.0002062305,0.0000012689158,0.0003049282,0.000010710941],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002809599,0.00068520283,0.0026990047,0.004624898,0.00097596715,0.00002393651,0.009603751,0.2574735,0.40402797,0.00064781617,0.0023807588,0.3140476],"study_design_scores_gemma":[0.0014688773,0.0010978203,0.0012360855,0.00062314695,0.00008238578,0.00007234038,0.0002705002,0.07715348,0.91720116,0.000028668543,0.0004184428,0.00034708675],"about_ca_topic_score_codex":0.000041849165,"about_ca_topic_score_gemma":0.00020109597,"teacher_disagreement_score":0.51317316,"about_ca_system_score_codex":0.000116960255,"about_ca_system_score_gemma":0.000009163139,"threshold_uncertainty_score":0.65358514},"labels":[],"label_agreement":null},{"id":"W2115546910","doi":"10.1109/92.920838","title":"Structural analysis and generation of synthetic digital circuits with memory","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; University of British Columbia","funders":"","keywords":"Computer science; Electronic circuit; Digital electronics; Combinational logic; Benchmark (surveying); Electronic engineering; Sequential logic; Generator (circuit theory); Logic gate; Computer architecture; Computer engineering; Engineering; Algorithm; Electrical engineering; Power (physics)","score_opus":0.01293733158551884,"score_gpt":0.2052804723198291,"score_spread":0.19234314073431025,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115546910","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39371774,0.00007481692,0.60508406,0.0000056790323,0.00020434389,0.00020445445,0.000089255096,0.00019700975,0.00042261515],"genre_scores_gemma":[0.999323,0.00005891173,0.00014969548,0.000005966013,0.00005619817,0.00006737498,0.000035758996,0.000030159388,0.0002729411],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988825,0.000047097754,0.0003840935,0.00023977393,0.0002571162,0.00018947147],"domain_scores_gemma":[0.99943477,0.00004093064,0.00006883555,0.00026480167,0.00011517825,0.000075509466],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012117645,0.00021808494,0.0003326496,0.00044495123,0.00011234708,0.0001275597,0.00008153054,0.00013362453,0.000041254003],"category_scores_gemma":[0.0000024281885,0.0001814288,0.00011503073,0.00059577724,0.000046362347,0.00048596767,5.219866e-7,0.00017091236,0.000005943053],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013254605,0.00035218772,0.0030550451,0.0004284438,0.0025528788,0.000035509514,0.004286522,0.6939418,0.16845626,0.0002487892,0.00035559465,0.12615448],"study_design_scores_gemma":[0.00048403628,0.00022976664,0.0005875283,0.0001517917,0.00045291695,0.00010941417,0.000902733,0.82869995,0.16784766,0.000016589933,0.00008594789,0.00043166798],"about_ca_topic_score_codex":0.000044513406,"about_ca_topic_score_gemma":0.00031029808,"teacher_disagreement_score":0.60560524,"about_ca_system_score_codex":0.00008205809,"about_ca_system_score_gemma":0.000013988775,"threshold_uncertainty_score":0.7398452},"labels":[],"label_agreement":null},{"id":"W2117439128","doi":"10.1109/tvlsi.2002.1043339","title":"An ultra-fast instruction set simulator","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Workstation; Host (biology); Instruction set; Interface (matter); Code (set theory); Computer architecture; Set (abstract data type); Parallel computing; Operating system; Embedded system; Programming language","score_opus":0.01833145711488193,"score_gpt":0.2518577246971913,"score_spread":0.23352626758230938,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117439128","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014643341,0.00005117411,0.97919565,0.00012517383,0.0026076662,0.00044315835,0.000058829377,0.0015644272,0.0013105483],"genre_scores_gemma":[0.9902837,0.000047523532,0.008145599,0.00016338869,0.00016247104,0.00008363212,0.000017757955,0.000031603264,0.0010642881],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973848,0.00034762238,0.00064034935,0.00069016364,0.0005306971,0.00040638677],"domain_scores_gemma":[0.9982822,0.0000860688,0.00021346127,0.0009157778,0.00029335436,0.00020917006],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040959186,0.00033521518,0.00032495474,0.0004533722,0.0005994764,0.0005410674,0.0006633533,0.00025737972,0.00008413433],"category_scores_gemma":[0.000008228824,0.0003202374,0.00017152405,0.0008008627,0.00005027421,0.0015365629,0.000001824986,0.00042027966,0.00020762414],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034855395,0.0009103249,0.000059053094,0.00004924928,0.000066618326,0.000009410302,0.0043877955,0.9475794,0.0046171444,0.0021894532,0.0030317032,0.03706503],"study_design_scores_gemma":[0.0005501508,0.00025716823,0.000021246613,0.00009591504,0.000013359297,0.000060671853,0.00031256353,0.9677834,0.028558435,0.000049289014,0.0019425189,0.00035529124],"about_ca_topic_score_codex":0.00007676925,"about_ca_topic_score_gemma":0.00005545286,"teacher_disagreement_score":0.9756404,"about_ca_system_score_codex":0.00019333547,"about_ca_system_score_gemma":0.000034037905,"threshold_uncertainty_score":0.99992496},"labels":[],"label_agreement":null},{"id":"W2119516042","doi":"10.1109/tvlsi.2004.837019","title":"Correction to “A Digitally Programmable Delay Element: Design and Analysis”","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Element (criminal law); Very-large-scale integration; Computer architecture; Electronic engineering; Arithmetic; Embedded system; Engineering; Mathematics","score_opus":0.014678189835559458,"score_gpt":0.2506524385500223,"score_spread":0.23597424871446282,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119516042","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002418736,0.00007006305,0.9915095,0.00012784998,0.0023162763,0.0019185934,0.00002756542,0.0010588699,0.00055253855],"genre_scores_gemma":[0.95408916,0.000016481135,0.0432499,0.00011625814,0.000058799775,0.0008496307,0.000012152383,0.0000333742,0.0015742416],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99670607,0.00036418275,0.0008308051,0.0008810306,0.00068020105,0.0005377089],"domain_scores_gemma":[0.99809736,0.0001658524,0.00022986109,0.00084697484,0.00037589108,0.00028405225],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011767574,0.00039704336,0.0005072372,0.0010265337,0.00043847063,0.0009989031,0.00053391384,0.00019017454,0.000008828416],"category_scores_gemma":[0.000017631019,0.00036812347,0.00024100463,0.0022210644,0.000039411203,0.0014402083,0.0000068069307,0.00034772741,0.00009962727],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022342725,0.0016615291,0.0001605965,0.00013485942,0.0012109287,0.000060671096,0.007675264,0.9112003,0.013781487,0.00666776,0.004020155,0.053203024],"study_design_scores_gemma":[0.0013225677,0.0018882125,0.000118962875,0.00068609195,0.0003435057,0.0002325736,0.000942447,0.8449724,0.14468017,0.00054543855,0.003088348,0.0011793163],"about_ca_topic_score_codex":0.00042475277,"about_ca_topic_score_gemma":0.0007219582,"teacher_disagreement_score":0.9516704,"about_ca_system_score_codex":0.0005360785,"about_ca_system_score_gemma":0.00014477948,"threshold_uncertainty_score":0.9998771},"labels":[],"label_agreement":null},{"id":"W2120872844","doi":"10.1109/tvlsi.2002.808429","title":"A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Low voltage; Low-power electronics; FLOPS; Dissipation; Dual (grammatical number); Power (physics); Power–delay product; Electronic engineering; Voltage; Energy consumption; Enhanced Data Rates for GSM Evolution; Figure of merit; Electrical engineering; Computer science; Power consumption; Engineering; Telecommunications; Physics; Parallel computing; Transistor","score_opus":0.013910848613255379,"score_gpt":0.22420077844403635,"score_spread":0.21028992983078099,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120872844","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36380908,0.00038879437,0.6276585,0.000015384332,0.0029274232,0.0007858317,0.00063139753,0.00056232244,0.003221246],"genre_scores_gemma":[0.9972066,0.00013476031,0.00018639604,0.000028733533,0.00009731786,0.00026530935,0.00006615126,0.00007564948,0.0019390531],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9964124,0.00019798554,0.001344037,0.00059593894,0.00079851743,0.00065115123],"domain_scores_gemma":[0.99800414,0.00023108428,0.00024179375,0.0009066898,0.00038149528,0.00023477961],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00044394558,0.0006294403,0.0012752188,0.0016070014,0.00027578024,0.00015408648,0.00033503235,0.00039220985,0.0011443921],"category_scores_gemma":[0.000008582588,0.00059323944,0.0006165264,0.0029845745,0.00011951854,0.000868054,0.0000025566906,0.000657349,0.00066414214],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015606408,0.0014280205,0.0001271877,0.0003961645,0.0039026544,0.000028255898,0.013648139,0.89563656,0.076479316,0.00020132799,0.0068917223,0.0011045947],"study_design_scores_gemma":[0.0011924438,0.00019032066,0.0003167206,0.0003807426,0.0006742173,0.000012628661,0.0019770213,0.8659087,0.12707563,0.0000032923851,0.0015568858,0.0007114374],"about_ca_topic_score_codex":0.000067699984,"about_ca_topic_score_gemma":0.00037996317,"teacher_disagreement_score":0.6333975,"about_ca_system_score_codex":0.00043822918,"about_ca_system_score_gemma":0.00003630939,"threshold_uncertainty_score":0.9997687},"labels":[],"label_agreement":null},{"id":"W2121169595","doi":"10.1109/tvlsi.2004.826204","title":"A low-power reduced swing global clocking methodology","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Swing; Clock network; CMOS; Power (physics); Clock gating; Electronic engineering; Computer science; Electrical engineering; Engineering; Electronic circuit; Synchronous circuit; Clock signal; Physics","score_opus":0.02117802753230498,"score_gpt":0.2565472739598578,"score_spread":0.23536924642755286,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121169595","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2286126,0.00018330598,0.75921917,0.000059013066,0.008436636,0.00057159545,0.000106757165,0.0010044838,0.0018064147],"genre_scores_gemma":[0.99521995,0.00005532794,0.0038147839,0.000086528555,0.00024254335,0.00024381881,0.00001858161,0.000101530786,0.00021692058],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9968731,0.00026556852,0.0009276803,0.00058973656,0.00054358254,0.0008003582],"domain_scores_gemma":[0.9986596,0.00014382062,0.00012407535,0.00066194753,0.00018783395,0.00022270219],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008243823,0.0005554712,0.00063422497,0.00039415192,0.00038078494,0.00019722921,0.0003598593,0.0004803301,0.00011206694],"category_scores_gemma":[0.000020207368,0.000543612,0.00030679835,0.00093328423,0.00007003404,0.0008331105,0.0000026247565,0.0007172275,0.0004985538],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013353261,0.00034460178,0.00002803499,0.00020630557,0.00030283866,0.000037609516,0.003091182,0.8844135,0.104383,0.0009081888,0.0006250511,0.00552616],"study_design_scores_gemma":[0.0052160667,0.0006855981,0.00038954278,0.0020013559,0.00028590817,0.00053184456,0.005331376,0.15024485,0.8288834,0.00036292555,0.003784781,0.0022823622],"about_ca_topic_score_codex":0.00014538068,"about_ca_topic_score_gemma":0.0003084394,"teacher_disagreement_score":0.76660734,"about_ca_system_score_codex":0.0012661248,"about_ca_system_score_gemma":0.0001236025,"threshold_uncertainty_score":0.99970156},"labels":[],"label_agreement":null},{"id":"W2121797451","doi":"10.1109/tvlsi.2008.2000730","title":"A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power gating; Computer science; Sleep mode; Leakage (economics); Dynamic demand; Low-power electronics; Electronic engineering; Embedded system; Power (physics); Power consumption; Engineering; Electrical engineering; Transistor; Voltage","score_opus":0.040451078007419275,"score_gpt":0.2696782906547411,"score_spread":0.22922721264732182,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121797451","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40504414,0.0000601574,0.5918906,0.000008841111,0.00048397333,0.001863191,0.0002059084,0.0003990939,0.000044129443],"genre_scores_gemma":[0.9955045,0.00003757882,0.0025068405,0.000016086853,0.00015122352,0.0013984153,0.00007919994,0.0000772157,0.00022896631],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997729,0.00021320902,0.0007777503,0.00045916263,0.00040240874,0.0004184631],"domain_scores_gemma":[0.99902296,0.0002015042,0.00011212687,0.00032573543,0.00020255284,0.0001351281],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004652679,0.00044658087,0.0006392929,0.00044655736,0.0005700915,0.00013755965,0.00016272187,0.00019529139,0.000022608228],"category_scores_gemma":[0.0000028352192,0.00041669444,0.00012291552,0.00036555761,0.00007181566,0.0007300051,0.0000014150439,0.0003791768,0.000032650125],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044799596,0.0022608184,0.0009655688,0.0007283518,0.0015357474,0.000050397215,0.05286472,0.7005369,0.22257604,0.00007401163,0.003439948,0.014519524],"study_design_scores_gemma":[0.0011621838,0.0009865005,0.00028209883,0.00011391972,0.00014177007,0.00003599432,0.0023619668,0.89739543,0.096827075,0.0000071798154,0.00018032089,0.0005055423],"about_ca_topic_score_codex":0.000045477864,"about_ca_topic_score_gemma":0.00032839924,"teacher_disagreement_score":0.59046036,"about_ca_system_score_codex":0.00034968634,"about_ca_system_score_gemma":0.000048887025,"threshold_uncertainty_score":0.9998285},"labels":[],"label_agreement":null},{"id":"W2122084979","doi":"10.1109/tvlsi.2008.2010941","title":"Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":99,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"St. Francis Xavier University","funders":"","keywords":"Dynamic voltage scaling; Scheduling (production processes); Computer science; Voltage; Energy consumption; Dissipation; Leakage (economics); Algorithm; Electronic engineering; Mathematical optimization; Electrical engineering; Engineering; Mathematics; Physics","score_opus":0.006269244762138148,"score_gpt":0.21936199705049542,"score_spread":0.21309275228835728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122084979","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01050507,0.00011907448,0.9876094,0.00019204267,0.00024175445,0.00029420888,0.000014763134,0.0006365476,0.00038715964],"genre_scores_gemma":[0.9580803,0.00022409233,0.039929032,0.000121628225,0.000025506348,0.000042237596,0.000017601535,0.000020737956,0.0015388469],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981434,0.00016396151,0.00043588353,0.0005985855,0.0003601948,0.00029801897],"domain_scores_gemma":[0.99900055,0.000097396456,0.00019100161,0.0004024058,0.00016688969,0.0001417833],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000300452,0.00029419374,0.00031007433,0.00032237804,0.00043092415,0.00043043436,0.00022690953,0.0001677602,0.0000069132007],"category_scores_gemma":[0.0000057490315,0.00025632133,0.000054360888,0.0004171259,0.000051411036,0.00070765853,0.0000041814956,0.00019434013,0.0000069846305],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021992206,0.0011054476,0.00007002012,0.00010819731,0.00015175204,0.000034585795,0.0035377743,0.8606358,0.029410357,0.0069809435,0.0007249871,0.09702018],"study_design_scores_gemma":[0.00052224414,0.00039382765,0.000077128156,0.00022893674,0.000022294676,0.00005083117,0.0001715523,0.9924211,0.005539522,0.00009249663,0.00017375336,0.0003062946],"about_ca_topic_score_codex":0.00006872941,"about_ca_topic_score_gemma":0.00004613689,"teacher_disagreement_score":0.94768035,"about_ca_system_score_codex":0.00012442558,"about_ca_system_score_gemma":0.000058983067,"threshold_uncertainty_score":0.9999889},"labels":[],"label_agreement":null},{"id":"W2122328390","doi":"10.1109/92.845900","title":"Low-power design of decimation filters for a digital IF receiver","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Decimation; Electronic engineering; Computer science; Digital filter; Engineering; Filter (signal processing); Electrical engineering","score_opus":0.012577537580891869,"score_gpt":0.2108045648746033,"score_spread":0.19822702729371144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122328390","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018594645,0.00009110673,0.97185457,0.000015427715,0.0018351494,0.0013985012,0.00077733595,0.00046341127,0.0049698795],"genre_scores_gemma":[0.9971157,0.000056402216,0.0006300457,0.00002255039,0.000066315464,0.000547077,0.000063000756,0.00009603813,0.0014028978],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978036,0.00011558018,0.00086512207,0.00038069018,0.00040223476,0.00043271566],"domain_scores_gemma":[0.99875367,0.00028272453,0.00010700993,0.00046861605,0.0002612804,0.00012671443],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00034101942,0.000403581,0.00046766317,0.00036442673,0.00015259559,0.00018053486,0.0002566779,0.00030968458,0.00047749514],"category_scores_gemma":[0.000017908324,0.0003859775,0.00028658216,0.0004951738,0.000062351515,0.0010251993,9.801973e-8,0.00031635998,0.00023347064],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018309064,0.00027651555,0.0000037076006,0.00015261513,0.00021873345,0.000003676064,0.0017222913,0.92808557,0.045080476,0.00010485784,0.004002659,0.02016582],"study_design_scores_gemma":[0.0015208483,0.0005207817,0.000020135656,0.00085565646,0.000110363886,0.000055313987,0.0014342818,0.62066853,0.3715852,0.00013526456,0.0023636601,0.00072998804],"about_ca_topic_score_codex":0.000024111092,"about_ca_topic_score_gemma":0.000015520092,"teacher_disagreement_score":0.97852105,"about_ca_system_score_codex":0.0004118009,"about_ca_system_score_gemma":0.00006420608,"threshold_uncertainty_score":0.9998592},"labels":[],"label_agreement":null},{"id":"W2123282679","doi":"10.1109/tvlsi.2010.2047123","title":"IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power network design; Cluster analysis; Field-programmable gate array; Computer science; Voltage drop; Drop (telecommunication); Grid; Very-large-scale integration; Electronic circuit; Chip; Voltage; Embedded system; Electronic engineering; Parallel computing; Engineering; Electrical engineering; Artificial intelligence; Mathematics; Telecommunications","score_opus":0.010147033978595444,"score_gpt":0.2193356172416236,"score_spread":0.20918858326302814,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123282679","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037220918,0.000041283503,0.9494369,0.000045167788,0.009717901,0.0018693332,0.00031664377,0.0007308265,0.0006210037],"genre_scores_gemma":[0.9932409,0.000029423543,0.0038161613,0.0000332569,0.0002767403,0.0018631171,0.00004423224,0.0001449089,0.00055127847],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99764943,0.000071082926,0.00081146846,0.00047957076,0.00035702775,0.00063141936],"domain_scores_gemma":[0.99882877,0.00012388818,0.0000923169,0.00062518707,0.00017623976,0.00015361073],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00064944394,0.0004673481,0.00047605034,0.00067537813,0.00024265914,0.00017128715,0.00033123203,0.0005180215,0.00012570052],"category_scores_gemma":[0.000010417605,0.00045683773,0.000214051,0.00056986284,0.000048362486,0.0007922388,0.0000023385658,0.0010473614,0.00012050825],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000120507495,0.00031157208,0.0000811918,0.00042824628,0.00008526812,0.000012377678,0.0011989351,0.7520548,0.24072774,0.00006419164,0.0032920951,0.0016230659],"study_design_scores_gemma":[0.0012482952,0.0002037542,0.000108591914,0.00052302197,0.000037297592,0.00008036263,0.00081347255,0.77130926,0.2190528,0.000009069156,0.005871366,0.0007427165],"about_ca_topic_score_codex":0.000097708034,"about_ca_topic_score_gemma":0.0022963968,"teacher_disagreement_score":0.95601994,"about_ca_system_score_codex":0.00035250373,"about_ca_system_score_gemma":0.00006009706,"threshold_uncertainty_score":0.99978834},"labels":[],"label_agreement":null},{"id":"W2127309005","doi":"10.1109/tvlsi.2008.2008188","title":"Using the Minimum Set of Input Combinations to Minimize the Area of Local Routing Networks in Logic Clusters Containing Logically Equivalent I/Os in FPGAs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Multiplexer; Routing (electronic design automation); Field-programmable gate array; Computer science; Logic synthesis; Lookup table; Set (abstract data type); Flexibility (engineering); Logic optimization; Logic family; Logic gate; Arithmetic; Parallel computing; Algorithm; Mathematics; Embedded system; Multiplexing; Programming language; Telecommunications","score_opus":0.039619554507284944,"score_gpt":0.2720311911488703,"score_spread":0.23241163664158537,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127309005","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07688279,0.00011011822,0.92098534,0.00016909474,0.00040820433,0.00090297306,0.00003927735,0.000108835324,0.00039336295],"genre_scores_gemma":[0.99897754,0.000028710816,0.00068275514,0.00012178256,0.000032747903,0.00010274264,0.00000822654,0.000022629674,0.000022858047],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99773175,0.00032354382,0.0010181819,0.00024736344,0.0003131928,0.0003659578],"domain_scores_gemma":[0.99890006,0.00039124413,0.00015841922,0.0003586328,0.00013217682,0.00005948785],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010609406,0.00026306158,0.00046798395,0.00035173626,0.00012871118,0.000053336113,0.0003109279,0.00022504826,0.000011538684],"category_scores_gemma":[0.00002006202,0.00018491143,0.00015597483,0.0007903241,0.0000781088,0.00017827649,0.0000034989932,0.00052400597,0.0000015390559],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000734766,0.00015825752,0.00008515019,0.000029340257,0.000025223097,0.0000036798738,0.0022397784,0.988837,0.0047643716,0.00039477425,0.000051615625,0.003337311],"study_design_scores_gemma":[0.0006869075,0.00023476072,0.00040167666,0.00072835636,0.00003148869,0.000014138881,0.0079247495,0.98194677,0.0077299266,0.000083741565,0.000016246775,0.00020122336],"about_ca_topic_score_codex":0.00016071447,"about_ca_topic_score_gemma":0.00044545735,"teacher_disagreement_score":0.92209476,"about_ca_system_score_codex":0.0003064076,"about_ca_system_score_gemma":0.00003653455,"threshold_uncertainty_score":0.7540469},"labels":[],"label_agreement":null},{"id":"W2128947381","doi":"10.1109/tvlsi.2008.917545","title":"Practical Asynchronous Interconnect Network Design","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Asynchronous communication; Clock skew; Computer science; Pipeline (software); Interconnection; Asynchronous system; Design flow; Block (permutation group theory); Asynchronous circuit; Integrated circuit design; Computer architecture; Embedded system; Design space exploration; Skew; Electronic engineering; Synchronous circuit; Engineering; Clock signal; Computer network; Jitter; Telecommunications","score_opus":0.02544457164438078,"score_gpt":0.23704163308622728,"score_spread":0.2115970614418465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128947381","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017514257,0.00025634217,0.97120816,0.000068773064,0.0074290405,0.0009506383,0.000052218595,0.0012351903,0.0012853805],"genre_scores_gemma":[0.99018884,0.00030966618,0.0075593754,0.0000836022,0.0005634613,0.00040512747,0.000019144934,0.00013829995,0.00073247135],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969001,0.0003402127,0.0008647606,0.0005186228,0.0005641993,0.00081213715],"domain_scores_gemma":[0.9983814,0.0004088804,0.00011377449,0.0006635375,0.00018040775,0.00025202482],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0006842877,0.0005467222,0.0005758047,0.0003416898,0.0005421336,0.0001526396,0.0002784724,0.0004057978,0.0002770552],"category_scores_gemma":[0.00001799754,0.0005152707,0.0002497291,0.0006866178,0.000099506564,0.0011027016,0.0000020258858,0.00092545047,0.0012981639],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015353905,0.00031987161,0.00003124879,0.000092925366,0.00023640115,0.000082144295,0.0014367398,0.9682564,0.0030689593,0.00016898762,0.024032898,0.0021198452],"study_design_scores_gemma":[0.0012453543,0.00052350404,0.000062377614,0.00041255713,0.000111031746,0.0007352482,0.0006950269,0.9424744,0.045543365,0.0000206275,0.007264725,0.00091173686],"about_ca_topic_score_codex":0.000045766315,"about_ca_topic_score_gemma":0.000113404196,"teacher_disagreement_score":0.9726746,"about_ca_system_score_codex":0.00058700243,"about_ca_system_score_gemma":0.00014176687,"threshold_uncertainty_score":0.9997299},"labels":[],"label_agreement":null},{"id":"W2129087045","doi":"10.1109/tvlsi.2006.876109","title":"Diagnosis of logic circuits using compressed deterministic data and on-chip response comparison","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Chip; Test compression; Computer science; Automatic test pattern generation; Process (computing); Design for testing; System on a chip; Logic gate; Logic family; Computer engineering; Electronic circuit; Embedded system; Computer hardware; Logic synthesis; Algorithm; Reliability engineering; Engineering; Electrical engineering","score_opus":0.06979433199351101,"score_gpt":0.2998196132412702,"score_spread":0.2300252812477592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129087045","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24065155,0.00013517438,0.7575818,0.000060843977,0.00076445244,0.00029927352,0.00024051081,0.00013634401,0.00013008477],"genre_scores_gemma":[0.9990361,0.000009155043,0.00065379485,0.00007185518,0.000077230216,0.000040495812,0.00002435351,0.000021379243,0.000065681794],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99710983,0.0005451022,0.0008094993,0.0007019653,0.0004803679,0.0003532283],"domain_scores_gemma":[0.9972194,0.0011107271,0.00033702486,0.0010557233,0.00016842758,0.00010871422],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008497515,0.00029258235,0.00049035257,0.00036833494,0.00045801504,0.00028714517,0.00076629216,0.00015140616,0.000008067717],"category_scores_gemma":[0.00005581769,0.0002726059,0.00009327668,0.00051347533,0.000099013465,0.00057561055,0.000011297023,0.00031365163,0.000016777543],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002903346,0.00967525,0.02173047,0.0014017517,0.0004689715,0.00027166307,0.0074729687,0.5624599,0.18400824,0.006190686,0.0030272077,0.20300259],"study_design_scores_gemma":[0.0006518457,0.0002592751,0.0021919392,0.0006496125,0.00005572895,0.000063400345,0.00032209852,0.9821438,0.013080672,0.00009229417,0.0001567447,0.00033254013],"about_ca_topic_score_codex":0.00033684433,"about_ca_topic_score_gemma":0.00022778299,"teacher_disagreement_score":0.7583845,"about_ca_system_score_codex":0.00010050247,"about_ca_system_score_gemma":0.000094021874,"threshold_uncertainty_score":0.99997264},"labels":[],"label_agreement":null},{"id":"W2129897591","doi":"10.1109/tvlsi.2004.842901","title":"POMR: a power-aware interconnect optimization methodology","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Context (archaeology); Very-large-scale integration; Interconnection; Routing (electronic design automation); Power optimization; Power (physics); Process variation; Dynamic demand; Chip; Sizing; Reliability engineering; Power consumption; Embedded system; Process (computing); Computer network; Engineering; Telecommunications","score_opus":0.02021337781904257,"score_gpt":0.24371657513193598,"score_spread":0.22350319731289342,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129897591","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01575405,0.00027462354,0.9740646,0.00013711424,0.0056837946,0.0007289783,0.00015999284,0.0012189827,0.0019778635],"genre_scores_gemma":[0.9884579,0.00015606004,0.00947469,0.00012796359,0.00027683293,0.00030901816,0.000050070714,0.00012903166,0.0010184301],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99718094,0.0003850767,0.00089547905,0.0005168821,0.00041469306,0.0006069109],"domain_scores_gemma":[0.9985833,0.00026365308,0.00012226721,0.0006234885,0.00022228586,0.00018501397],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007846726,0.0005080972,0.0005702107,0.00068616006,0.00027113713,0.00017435035,0.0003330124,0.00044606556,0.00065338006],"category_scores_gemma":[0.000017221535,0.0004887156,0.0002534764,0.0006477549,0.000056946366,0.0011247976,0.0000022556692,0.0006720128,0.0006525672],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000063669424,0.00014753712,0.000007975921,0.00006681103,0.0001221383,0.0000043420614,0.0016899764,0.98701644,0.0043667927,0.00010604339,0.0016217727,0.004786513],"study_design_scores_gemma":[0.0009206237,0.00022193274,0.000012889592,0.00022893529,0.00007059036,0.00008417164,0.0015087298,0.93834835,0.051747847,0.000006613684,0.006294083,0.00055520766],"about_ca_topic_score_codex":0.00004920258,"about_ca_topic_score_gemma":0.0003205191,"teacher_disagreement_score":0.9727039,"about_ca_system_score_codex":0.0005943427,"about_ca_system_score_gemma":0.00005574256,"threshold_uncertainty_score":0.99975646},"labels":[],"label_agreement":null},{"id":"W2130177743","doi":"10.1109/tvlsi.2009.2021602","title":"Time-Multiplexed Compressed Test of SOC Designs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"System on a chip; Multiplexing; Computer science; Chip; Embedded system; Computer hardware; Modular design; Scalability; Database","score_opus":0.025633265233909904,"score_gpt":0.24643735192067082,"score_spread":0.2208040866867609,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130177743","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01054939,0.00007093327,0.98620725,0.0001661867,0.0007895929,0.0004351832,0.00007806127,0.0004292312,0.0012741615],"genre_scores_gemma":[0.9973023,0.000008081306,0.0014570229,0.0001354049,0.00008809935,0.000035209065,0.000011327442,0.000017497967,0.00094504346],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976255,0.00020960698,0.0007264103,0.0005102198,0.0005153016,0.0004129193],"domain_scores_gemma":[0.9981383,0.00045995208,0.0002677994,0.00065836933,0.00032575784,0.00014983662],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004936242,0.00029527518,0.00044197505,0.00031439518,0.00036211452,0.00019746106,0.0006510679,0.00017605835,0.00003578791],"category_scores_gemma":[0.000036308244,0.00027156275,0.00022985118,0.00070236425,0.00006073404,0.0007265724,0.0000022208958,0.0003341122,0.0001691719],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000132590785,0.0022624386,0.00014622271,0.000097645774,0.00008826521,0.000021835553,0.0029882966,0.058283813,0.85692143,0.00116275,0.0017771923,0.07623684],"study_design_scores_gemma":[0.0009229651,0.0004931912,0.00036784064,0.00042673253,0.000034254364,0.000044198514,0.00033811462,0.8404529,0.15614524,0.00009860705,0.000266206,0.00040975108],"about_ca_topic_score_codex":0.00006495684,"about_ca_topic_score_gemma":0.00004196075,"teacher_disagreement_score":0.9867529,"about_ca_system_score_codex":0.000108694185,"about_ca_system_score_gemma":0.00010124582,"threshold_uncertainty_score":0.99997365},"labels":[],"label_agreement":null},{"id":"W2130357753","doi":"10.1109/tvlsi.2002.800520","title":"A practical approach to model long MIS interconnects in VLSI circuits","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Very-large-scale integration; Interconnection; Capacitance; Electronic engineering; Equivalent circuit; Transmission line; Microstrip; Frequency domain; Computer science; Engineering; Electrical engineering; Mathematics; Voltage; Physics; Mathematical analysis; Telecommunications","score_opus":0.030740484715062247,"score_gpt":0.24533417610913955,"score_spread":0.2145936913940773,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130357753","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29555383,0.00011171529,0.69770247,0.00010921771,0.0007460104,0.0007115265,0.000046273228,0.00029793166,0.004720998],"genre_scores_gemma":[0.9971917,0.000033459393,0.0011448325,0.00006675952,0.00007335288,0.00036817207,0.000014344642,0.000058542824,0.0010488286],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99759793,0.00020487812,0.0006878271,0.000543968,0.00042425992,0.0005411504],"domain_scores_gemma":[0.99890864,0.00017311111,0.000050640345,0.00053247815,0.00010210961,0.00023303716],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00037303133,0.00036431578,0.00043781815,0.0004667414,0.00014760005,0.00013519646,0.00020701224,0.00028770574,0.00015037545],"category_scores_gemma":[0.000028915663,0.00035881196,0.00015983949,0.00062005187,0.000028671291,0.0005147324,0.000002043412,0.00077206304,0.00019215471],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007672386,0.0017892203,0.000040608415,0.0003611289,0.00007330934,0.000017345676,0.007438582,0.945661,0.030175941,0.00020770755,0.0039318297,0.01022661],"study_design_scores_gemma":[0.0006352146,0.00017612336,0.000056406072,0.0003460591,0.000029212171,0.00005430781,0.0007537184,0.9787234,0.018621545,0.000017549159,0.0002155551,0.00037090064],"about_ca_topic_score_codex":0.00008510636,"about_ca_topic_score_gemma":0.0011621062,"teacher_disagreement_score":0.70163786,"about_ca_system_score_codex":0.0003730316,"about_ca_system_score_gemma":0.000028311646,"threshold_uncertainty_score":0.9998864},"labels":[],"label_agreement":null},{"id":"W2131901019","doi":"10.1109/tvlsi.2004.827594","title":"Pel reconstruction on FPGA-augmented TriMedia","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Field-programmable gate array; Computer science; Control reconfiguration; Context (archaeology); Decoding methods; Parallel computing; Reconfigurable computing; Inverse; Computer architecture; Embedded system; Computer hardware; Algorithm; Mathematics","score_opus":0.011803543492679373,"score_gpt":0.22646309758087613,"score_spread":0.21465955408819676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131901019","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.089858375,0.00013541446,0.89774317,0.00008418237,0.007489475,0.00055701873,0.00017245542,0.0015584233,0.0024014611],"genre_scores_gemma":[0.9973498,0.00024440076,0.0009828538,0.00003854812,0.00013707184,0.00025375388,0.000027966616,0.00005391431,0.0009116694],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99830717,0.000043046817,0.00055194355,0.0003679949,0.00034786807,0.00038198516],"domain_scores_gemma":[0.9992394,0.000058792022,0.00008656142,0.00043793223,0.000090985035,0.00008634523],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016684046,0.0003454201,0.0003229921,0.00042152125,0.0002559294,0.00008062881,0.00019137573,0.00028515526,0.00008308271],"category_scores_gemma":[0.0000111974105,0.00031647008,0.00015210595,0.00043591077,0.00007257229,0.0004483392,0.0000011787846,0.00055958173,0.00032843408],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018865542,0.0006493201,0.000022612618,0.00015583826,0.0002872791,0.000015073147,0.0008384125,0.8298562,0.023886016,0.0013522408,0.0012754655,0.14147289],"study_design_scores_gemma":[0.005220085,0.0009862072,0.00009531973,0.0015914853,0.00016068803,0.00018752235,0.008996357,0.09730432,0.87087524,0.0010192888,0.012102845,0.0014606648],"about_ca_topic_score_codex":0.000033166023,"about_ca_topic_score_gemma":0.00012683608,"teacher_disagreement_score":0.90749145,"about_ca_system_score_codex":0.00057363196,"about_ca_system_score_gemma":0.000031679174,"threshold_uncertainty_score":0.9999287},"labels":[],"label_agreement":null},{"id":"W2132894060","doi":"10.1109/tvlsi.2007.896905","title":"First Silicon Functional Validation and Debug of Multicore Microprocessors","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Advanced Micro Devices","keywords":"Debugging; Background debug mode interface; Computer science; Microprocessor; Embedded system; Multi-core processor; x86; Debugger; Computer architecture; Node (physics); Software; Operating system; Engineering","score_opus":0.01924252246275437,"score_gpt":0.23336333927105063,"score_spread":0.21412081680829625,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132894060","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22023395,0.000087997374,0.7779864,0.000065265434,0.0010206089,0.00022408327,0.000024240397,0.00014661782,0.00021083525],"genre_scores_gemma":[0.9987795,0.00001747744,0.00069831614,0.000052421958,0.00009008357,0.000027375725,0.000011413175,0.000016284264,0.00030717434],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981315,0.00007145576,0.00061768474,0.00045590117,0.00041443307,0.0003090198],"domain_scores_gemma":[0.99869657,0.00029112806,0.00023022445,0.00032621966,0.00033260393,0.00012325517],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007209654,0.00022153449,0.00026233992,0.00035097156,0.0003964634,0.00014877105,0.00023476948,0.00015955082,0.000016731083],"category_scores_gemma":[0.000026960115,0.00020493721,0.00011245865,0.0005416933,0.00006197697,0.00071420014,0.0000031149932,0.0002484939,0.000026890539],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000153912,0.004227231,0.0144553045,0.0019247027,0.0005546464,0.000055312572,0.023131,0.16196372,0.44540662,0.010847958,0.0011737257,0.33610585],"study_design_scores_gemma":[0.0018715019,0.00038373264,0.007205849,0.00087003206,0.000082189414,0.00021984702,0.0025212842,0.61307096,0.37217233,0.00017801071,0.00066624465,0.0007580453],"about_ca_topic_score_codex":0.00017990908,"about_ca_topic_score_gemma":0.00046617832,"teacher_disagreement_score":0.7785455,"about_ca_system_score_codex":0.00010324799,"about_ca_system_score_gemma":0.000057371555,"threshold_uncertainty_score":0.8357097},"labels":[],"label_agreement":null},{"id":"W2134518125","doi":"10.1109/tvlsi.2010.2050501","title":"Design-for-Debug Architecture for Distributed Embedded Logic Analysis","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Computer science; Background debug mode interface; Embedded system; TRACE (psycholinguistics); Observability; System on a chip; Chip; Computer hardware; Computer architecture; Architecture; Operating system","score_opus":0.02511823025237966,"score_gpt":0.2641677874077797,"score_spread":0.23904955715540002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134518125","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036112159,0.000027689246,0.99164164,0.00028219257,0.0022318335,0.0011448255,0.00049483404,0.0004987884,0.00006696101],"genre_scores_gemma":[0.979796,0.0000025631264,0.018738935,0.0001316789,0.0001873593,0.0006187738,0.00012330759,0.00002646943,0.00037493452],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99751985,0.00018154577,0.0006351463,0.00074398116,0.00036637866,0.0005531022],"domain_scores_gemma":[0.99762326,0.00072664797,0.00024227142,0.000766612,0.00045440605,0.00018680096],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00089812593,0.00034985782,0.0005092028,0.0005351301,0.00071988394,0.00046113876,0.00069121097,0.00027985917,0.000019945763],"category_scores_gemma":[0.000066789864,0.0002957866,0.00055088586,0.0013478915,0.000050314953,0.00043467482,0.000002741472,0.0004934336,0.000022485967],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006647334,0.001253373,0.00012950783,0.00025098855,0.0013886929,0.000012825528,0.0036938223,0.7843016,0.1101279,0.0083083995,0.002120495,0.08834594],"study_design_scores_gemma":[0.0007902591,0.00023347784,0.00005057862,0.00006048025,0.00028783933,0.00002820665,0.0002552719,0.97583765,0.020243216,0.0008524762,0.00092789624,0.00043262652],"about_ca_topic_score_codex":0.000055757017,"about_ca_topic_score_gemma":0.00067177054,"teacher_disagreement_score":0.9761848,"about_ca_system_score_codex":0.00009089425,"about_ca_system_score_gemma":0.000111029316,"threshold_uncertainty_score":0.99994946},"labels":[],"label_agreement":null},{"id":"W2135011160","doi":"10.1109/tvlsi.2005.844286","title":"Physical resource binding for a coarse-grain reconfigurable array using evolutionary algorithms","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Evolutionary Algorithms and Applications","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Genetic algorithm; Kernel (algebra); Evolutionary algorithm; Resource (disambiguation); Algorithm; Computer engineering; Theoretical computer science; Mathematics; Artificial intelligence; Machine learning","score_opus":0.022877395608439217,"score_gpt":0.26841290883269814,"score_spread":0.24553551322425893,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135011160","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0075038155,0.00012041308,0.98728305,0.001036998,0.0012820247,0.0011611853,0.00045712173,0.00043783817,0.00071756693],"genre_scores_gemma":[0.8747435,0.00001939399,0.11624282,0.00020658407,0.0011134713,0.0011109231,0.00010214069,0.000070339156,0.006390781],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970275,0.00020567804,0.0006955238,0.0008774531,0.0005557487,0.0006380707],"domain_scores_gemma":[0.9981291,0.00029525877,0.00025837234,0.00077104743,0.00032312982,0.00022305019],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.0005972529,0.00039095472,0.00042085839,0.0004069642,0.00132713,0.00029704996,0.00063363556,0.00021610208,0.00002862094],"category_scores_gemma":[0.000011879998,0.00038347827,0.0003735818,0.0008965424,0.00008889913,0.0013283016,0.0000037479015,0.00044190272,0.00018006882],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024064687,0.0065129483,0.000019507326,0.0002421343,0.0005043864,0.000010556183,0.008619065,0.57656056,0.21200071,0.039100554,0.024786942,0.131402],"study_design_scores_gemma":[0.00074431405,0.00014799413,0.0000072229377,0.00015930583,0.00003938247,0.000082525876,0.00093639165,0.93482894,0.020125749,0.0002325391,0.042268094,0.00042753323],"about_ca_topic_score_codex":0.00013297249,"about_ca_topic_score_gemma":0.000087089,"teacher_disagreement_score":0.8710402,"about_ca_system_score_codex":0.0006018278,"about_ca_system_score_gemma":0.00019007508,"threshold_uncertainty_score":0.999973},"labels":[],"label_agreement":null},{"id":"W2137663768","doi":"10.1109/tvlsi.2009.2017443","title":"Low-Power Programmable FPGA Routing Circuitry","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":51,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Sleep mode; Routing (electronic design automation); Computer science; Power analysis; Embedded system; Dynamic demand; Power (physics); Electronic engineering; Engineering; Power consumption; Cryptography","score_opus":0.00788344337603655,"score_gpt":0.20795485897542818,"score_spread":0.20007141559939162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137663768","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.119179,0.00020756407,0.8669939,0.00005793198,0.0054561575,0.001065637,0.000086842665,0.0018694209,0.005083532],"genre_scores_gemma":[0.99729645,0.00005594019,0.00037528228,0.000100720834,0.0002457608,0.00023274594,0.000024904542,0.00010576837,0.001562406],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99685943,0.00011791379,0.000917459,0.0005550043,0.0006495293,0.0009006742],"domain_scores_gemma":[0.99863154,0.0000758298,0.00012388204,0.00072560715,0.00019994164,0.00024322535],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005739273,0.0005669998,0.0005429775,0.00045928085,0.00043162616,0.00037228578,0.0003573724,0.0004064664,0.00017296743],"category_scores_gemma":[0.000008128112,0.00054777134,0.00028461928,0.0008605732,0.000047727994,0.0011163343,0.000001211461,0.0008351222,0.00070415915],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019257524,0.0018596613,0.00012713445,0.0005044029,0.000475211,0.00007559078,0.0067702523,0.81028724,0.09640977,0.0007679367,0.008671015,0.073859185],"study_design_scores_gemma":[0.0026415426,0.00083063426,0.00037665802,0.0014931462,0.00016682994,0.00016094015,0.0028416363,0.64885116,0.3294766,0.000062759966,0.011128038,0.0019700609],"about_ca_topic_score_codex":0.00003309025,"about_ca_topic_score_gemma":0.00006755987,"teacher_disagreement_score":0.87811744,"about_ca_system_score_codex":0.00052913895,"about_ca_system_score_gemma":0.00007131976,"threshold_uncertainty_score":0.9996974},"labels":[],"label_agreement":null},{"id":"W2141825982","doi":"10.1109/tvlsi.2005.853609","title":"MOS current mode circuits: analysis, design, and variability","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":125,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Electronic circuit; Electronic engineering; CMOS; Current-mode logic; Computer science; Integrated circuit design; Circuit design; Logic gate; Integrated circuit; Engineering; Electrical engineering","score_opus":0.015351857143477221,"score_gpt":0.23855295173741067,"score_spread":0.22320109459393345,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141825982","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0069564693,0.000723111,0.9893837,0.00001131477,0.0010843066,0.0006404402,0.00020650485,0.00047869107,0.0005154791],"genre_scores_gemma":[0.9988247,0.00022010622,0.0001834046,0.000026689515,0.00016909654,0.00023719542,0.000035266217,0.00004464902,0.00025886606],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976576,0.00036302235,0.0006810391,0.0004940256,0.00037928633,0.00042504747],"domain_scores_gemma":[0.99887633,0.00020559928,0.0000791432,0.00045987932,0.00015857542,0.0002204877],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008271689,0.00037823204,0.0005261353,0.00045696,0.00026181518,0.00015293667,0.00017219661,0.00022926848,0.0001053012],"category_scores_gemma":[0.00000952096,0.00036026046,0.00025815712,0.0007568079,0.000063496555,0.00048318278,8.7434574e-7,0.0005118472,0.00010094883],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019001842,0.0002628026,0.000042723754,0.0000974654,0.00045949488,0.0000018472206,0.0008174598,0.9644158,0.0051843887,0.0009807805,0.0006290648,0.027089203],"study_design_scores_gemma":[0.0005551419,0.00007108489,0.00008319062,0.00010763444,0.00060390413,0.000016338889,0.00032803588,0.98448896,0.010647654,0.0002046135,0.0024032455,0.00049019227],"about_ca_topic_score_codex":0.00006781413,"about_ca_topic_score_gemma":0.00024707054,"teacher_disagreement_score":0.99186826,"about_ca_system_score_codex":0.00035837156,"about_ca_system_score_gemma":0.00005069988,"threshold_uncertainty_score":0.99988496},"labels":[],"label_agreement":null},{"id":"W2142533150","doi":"10.1109/tvlsi.2008.2005307","title":"Total Power Modeling in FPGAs Under Spatial Correlation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Dissipation; Independence (probability theory); Power (physics); Computer science; Spatial correlation; Dynamic demand; Logic gate; Dependency (UML); Routing (electronic design automation); Electronic engineering; Algorithm; Engineering; Embedded system; Mathematics; Artificial intelligence; Statistics; Physics; Telecommunications","score_opus":0.012394807424171522,"score_gpt":0.21833918065804933,"score_spread":0.20594437323387782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142533150","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08291871,0.00010408523,0.91210145,0.000042279386,0.0017033475,0.00048689422,0.000042651474,0.0007382167,0.0018623429],"genre_scores_gemma":[0.9989871,0.000034187426,0.00036880083,0.000048325408,0.00009297097,0.00008375788,0.000024977942,0.000042741893,0.0003171294],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983476,0.00008845399,0.00059958425,0.00029878927,0.0003203452,0.00034526235],"domain_scores_gemma":[0.9994457,0.00004008071,0.000049492635,0.00028765743,0.000088530585,0.00008856824],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002768009,0.00029162815,0.00030369594,0.00043316482,0.00012680762,0.00011054812,0.00011425414,0.0003207754,0.000075292126],"category_scores_gemma":[0.0000035088988,0.00029335628,0.00014159737,0.00034767966,0.000014281293,0.0005252634,5.247291e-7,0.00052538887,0.00008618672],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032899046,0.00014095036,0.000007885626,0.000014454723,0.000017290125,0.0000039511647,0.0005996638,0.98518497,0.008090968,0.00019545846,0.00017321901,0.005538309],"study_design_scores_gemma":[0.00045482803,0.00014342155,0.00009178829,0.00020807474,0.000017546114,0.00002378131,0.0005646265,0.98798585,0.0099865245,0.00015804087,0.00005825881,0.00030723293],"about_ca_topic_score_codex":0.00017541884,"about_ca_topic_score_gemma":0.0003624537,"teacher_disagreement_score":0.9160684,"about_ca_system_score_codex":0.0003511896,"about_ca_system_score_gemma":0.000027249245,"threshold_uncertainty_score":0.99995184},"labels":[],"label_agreement":null},{"id":"W2143104153","doi":"10.1109/tvlsi.2010.2062545","title":"Two-Stage, Pipelined Register Renaming","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Latency (audio); Register file; Parallel computing; Instructions per cycle; Logic synthesis; Computer architecture; Instruction set; Logic gate; Computer hardware; Central processing unit; Algorithm","score_opus":0.015097613562921944,"score_gpt":0.2679675271092134,"score_spread":0.25286991354629146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143104153","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0043954393,0.000029100476,0.98431295,0.00031050126,0.0045986734,0.00045508877,0.00003260861,0.0013433881,0.0045222268],"genre_scores_gemma":[0.94293576,0.00001617297,0.04609249,0.00026025792,0.00021091817,0.00011591331,0.00001345874,0.00003393331,0.010321074],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99741477,0.00023542022,0.00071260263,0.0006911601,0.0005093249,0.0004367497],"domain_scores_gemma":[0.9979076,0.0001523022,0.0002687107,0.0011287029,0.0003684465,0.00017426843],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008521104,0.00033275873,0.0003428522,0.0004357569,0.0005392301,0.0005684866,0.00079758134,0.00023968436,0.000049074733],"category_scores_gemma":[0.000023609777,0.0003032976,0.00020732188,0.0006541492,0.0000607549,0.00085575035,0.000007464582,0.00076942856,0.00015046367],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033087019,0.003347179,0.00027105308,0.000370824,0.0003527856,0.000114061,0.0106352605,0.69334465,0.10167177,0.07587572,0.028620422,0.08506538],"study_design_scores_gemma":[0.0006527994,0.00010454271,0.000017799126,0.00014090963,0.000014103366,0.0000502142,0.00018233088,0.9527067,0.035140738,0.00008904949,0.010489059,0.00041175025],"about_ca_topic_score_codex":0.00017514812,"about_ca_topic_score_gemma":0.0004605887,"teacher_disagreement_score":0.93854034,"about_ca_system_score_codex":0.000097065415,"about_ca_system_score_gemma":0.000101199395,"threshold_uncertainty_score":0.9999419},"labels":[],"label_agreement":null},{"id":"W2143459860","doi":"10.1109/tvlsi.2005.844285","title":"Power complexity of multiplexer-based optoelectronic crossbar switches","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Waterloo; McMaster University; CMC Microsystems","keywords":"Crossbar switch; Multiplexer; CMOS; Computer science; Power (physics); Dissipation; Optical switch; Chip; Electronic engineering; Electrical engineering; Optoelectronics; Multiplexing; Physics; Engineering; Telecommunications","score_opus":0.021140788073509345,"score_gpt":0.25210384450570167,"score_spread":0.23096305643219234,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143459860","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05161881,0.00014937206,0.94245845,0.00038598984,0.0031968527,0.000645114,0.000087508626,0.00034002666,0.0011178631],"genre_scores_gemma":[0.99580336,0.0000085426045,0.002417868,0.00018613329,0.0001879542,0.00015730204,0.000011476792,0.000034007804,0.001193347],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966454,0.00031950008,0.0010960903,0.0006782667,0.0006594172,0.00060132],"domain_scores_gemma":[0.99784404,0.00018049915,0.0003740451,0.0009448845,0.00048699407,0.00016953897],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00085366366,0.0003987523,0.0005863659,0.0004012665,0.0004667249,0.0003210524,0.00072216324,0.00027622003,0.0001617956],"category_scores_gemma":[0.00001028498,0.00035559706,0.00042454037,0.0006798524,0.00013796227,0.0008812445,0.000004450159,0.0005104129,0.00018461265],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00065244414,0.004885681,0.0002930916,0.0003710682,0.000545192,0.000012192238,0.00861496,0.83981067,0.07960968,0.04247082,0.007246961,0.015487219],"study_design_scores_gemma":[0.0012912155,0.00045219148,0.00009413987,0.00028829306,0.000019028943,0.000037082566,0.00055614294,0.8789084,0.11066239,0.00005661671,0.007196612,0.00043786466],"about_ca_topic_score_codex":0.00025077874,"about_ca_topic_score_gemma":0.0012009649,"teacher_disagreement_score":0.94418454,"about_ca_system_score_codex":0.00040239198,"about_ca_system_score_gemma":0.00018302469,"threshold_uncertainty_score":0.9998896},"labels":[],"label_agreement":null},{"id":"W2145473619","doi":"10.1109/tvlsi.2007.902204","title":"Evaluation of Fully-Integrated Switching Regulators for CMOS Process Technologies","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Inductor; CMOS; Electronic engineering; Voltage regulator; Process (computing); Macro; Engineering; Voltage; Computer science; Electrical engineering","score_opus":0.022114053062320695,"score_gpt":0.2692550045741708,"score_spread":0.2471409515118501,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145473619","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13450919,0.00045632402,0.85629976,0.000021866825,0.0027637929,0.0022180656,0.00019765843,0.00141123,0.0021221044],"genre_scores_gemma":[0.9982016,0.00003212003,0.00037680074,0.000007630165,0.00007900873,0.0010352518,0.000041259813,0.00011036264,0.00011597993],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99627537,0.00016745465,0.0012625685,0.00051508914,0.001164232,0.00061526307],"domain_scores_gemma":[0.9970896,0.00024582865,0.00025675344,0.0006277458,0.0016810282,0.00009904195],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0035884609,0.0005035566,0.00058722345,0.00094090996,0.00024611782,0.00010342041,0.0003943801,0.000598134,0.00003849879],"category_scores_gemma":[0.00012611022,0.00046043136,0.00027383555,0.0012274905,0.00007665881,0.00062839664,3.05682e-7,0.0006375362,0.000023993616],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014587415,0.0003415712,0.000037415495,0.00043527884,0.00050670514,0.0000035941382,0.001849443,0.54171956,0.33557156,0.00078506686,0.00058670755,0.11801722],"study_design_scores_gemma":[0.00078827277,0.0001468271,0.000014886955,0.00048321814,0.00022298055,0.000025909882,0.006497809,0.36935142,0.6214923,0.00043240972,0.00019821823,0.0003457153],"about_ca_topic_score_codex":0.00007458314,"about_ca_topic_score_gemma":0.0004244857,"teacher_disagreement_score":0.8636924,"about_ca_system_score_codex":0.0010585668,"about_ca_system_score_gemma":0.00021166826,"threshold_uncertainty_score":0.99978477},"labels":[],"label_agreement":null},{"id":"W2145521711","doi":"10.1109/tvlsi.2005.848811","title":"Wrapper design for multifrequency IP cores","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Southampton","keywords":"Overhead (engineering); Design for testing; Computer science; Testability; Bandwidth (computing); Embedded system; Scan chain; Multi-core processor; Electronic engineering; Computer hardware; Engineering; Integrated circuit; Parallel computing; Reliability engineering","score_opus":0.03763017163313324,"score_gpt":0.2634575557925895,"score_spread":0.22582738415945627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145521711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028655247,0.00017581154,0.9925636,0.00033120243,0.0020623985,0.0008941815,0.00007159327,0.0005283353,0.0005073406],"genre_scores_gemma":[0.98433304,0.000018861856,0.013018556,0.0002445345,0.00030668444,0.00041071884,0.000009820092,0.000032995253,0.0016248183],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975886,0.00020792267,0.00063713646,0.000630021,0.00041058013,0.0005257433],"domain_scores_gemma":[0.99834025,0.00039943407,0.00017680819,0.0005955543,0.00032247975,0.00016545101],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007445052,0.00031596882,0.00033147796,0.00031258533,0.00062395545,0.00037951383,0.0005982236,0.00019395754,0.000030692856],"category_scores_gemma":[0.00002979821,0.00028201976,0.00025132156,0.00047643046,0.000044204564,0.0011562024,0.0000020446732,0.0003042894,0.00022784856],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003410775,0.0017675087,0.00012431368,0.00021595311,0.00023352019,0.0000186245,0.006736659,0.3044004,0.051347837,0.009549916,0.008601049,0.6169701],"study_design_scores_gemma":[0.0009016552,0.00024544855,0.000042731335,0.00024983851,0.000032566848,0.000053256335,0.0003964405,0.9556474,0.03790389,0.00015049444,0.0039307987,0.0004454417],"about_ca_topic_score_codex":0.00009540176,"about_ca_topic_score_gemma":0.00021847313,"teacher_disagreement_score":0.9814675,"about_ca_system_score_codex":0.00021000448,"about_ca_system_score_gemma":0.00012568591,"threshold_uncertainty_score":0.9999632},"labels":[],"label_agreement":null},{"id":"W2145787620","doi":"10.1109/tvlsi.2003.819320","title":"A model for battery lifetime analysis for organizing applications on a pocket computer","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Battery Technologies Research","field":"Engineering","cited_by":213,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Battery (electricity); Maximization; Computer science; Computation; Lithium-ion battery; Simulation; Reliability engineering; Automotive engineering; Engineering; Power (physics); Algorithm","score_opus":0.024062209668307015,"score_gpt":0.2673917669405593,"score_spread":0.24332955727225225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145787620","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0044692405,0.000055129276,0.99093044,0.000093601884,0.000498986,0.0021360363,0.00087380316,0.0008275107,0.00011525604],"genre_scores_gemma":[0.9721573,0.000025954887,0.022377836,0.00012436368,0.00008574081,0.0042469804,0.00011560954,0.000100974285,0.00076522917],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99801326,0.00005993914,0.0005648904,0.0005261856,0.00030178775,0.00053395],"domain_scores_gemma":[0.99850243,0.00037658858,0.00007883423,0.0006655173,0.0002671829,0.0001094603],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00032670208,0.000344243,0.0004654632,0.00084466755,0.0003736251,0.00013723676,0.00028439634,0.00027655694,0.000034895664],"category_scores_gemma":[0.000016656586,0.00033818447,0.00033690603,0.0010592684,0.000041291474,0.00027307743,0.0000017283937,0.00038087482,0.00007385711],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003595706,0.0001781503,0.000012267207,0.00011413369,0.00036451602,4.1083635e-7,0.00016544016,0.9906267,0.004280231,0.0004756752,0.0010955979,0.0026509543],"study_design_scores_gemma":[0.0005957178,0.00012327952,0.0000061926917,0.000059439128,0.00014739648,0.0000045921847,0.00031829168,0.97496355,0.020525472,0.00013996278,0.0027880743,0.00032802392],"about_ca_topic_score_codex":0.0000037119212,"about_ca_topic_score_gemma":0.00008007115,"teacher_disagreement_score":0.9685526,"about_ca_system_score_codex":0.00040421076,"about_ca_system_score_gemma":0.000040638308,"threshold_uncertainty_score":0.999907},"labels":[],"label_agreement":null},{"id":"W2146047176","doi":"10.1109/tvlsi.2004.840780","title":"Design of wireless on-wafer submicron characterization system","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Very-large-scale integration; Electronic engineering; Wafer; Wireless; Wafer-scale integration; Computer science; Wafer testing; Engineering; Electrical engineering; Telecommunications","score_opus":0.018967678278819265,"score_gpt":0.22039141040825053,"score_spread":0.20142373212943127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146047176","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038505763,0.00002694994,0.958187,0.000112247995,0.0017433467,0.0005894067,0.000067490444,0.00042074482,0.0003470565],"genre_scores_gemma":[0.99824685,0.000014147553,0.00067835144,0.00009249056,0.00019635483,0.00011262799,0.00002190686,0.00003266309,0.000604633],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972646,0.00038755682,0.000822822,0.0005693969,0.00055455684,0.00040103498],"domain_scores_gemma":[0.99836093,0.00019208918,0.00035567718,0.0006523625,0.00031327037,0.00012565308],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007131887,0.00032135742,0.00043030808,0.00041764227,0.00035232297,0.0002287322,0.00053291913,0.00020640042,0.000014702807],"category_scores_gemma":[0.000007153116,0.000293803,0.00016205433,0.00064936146,0.00003777928,0.0009399045,0.0000028070906,0.00032106822,0.00019689754],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004503851,0.0014552613,0.000107045744,0.00045350762,0.00016587312,0.00001942327,0.0047016526,0.21328522,0.57898647,0.007728061,0.00026270634,0.19278976],"study_design_scores_gemma":[0.0005442345,0.00021589335,0.00010351108,0.00078472565,0.00002671398,0.000052738975,0.00038340717,0.8418927,0.15540446,0.0000037905872,0.00025752746,0.00033028802],"about_ca_topic_score_codex":0.000049203725,"about_ca_topic_score_gemma":0.000030339383,"teacher_disagreement_score":0.95974106,"about_ca_system_score_codex":0.00033170878,"about_ca_system_score_gemma":0.00010618566,"threshold_uncertainty_score":0.9999514},"labels":[],"label_agreement":null},{"id":"W2147506855","doi":"10.1109/tvlsi.2004.827562","title":"Design of FPGA interconnect for multilevel metallization","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Field-programmable gate array; Interconnection; Routing (electronic design automation); Computer science; Exploit; Gate array; Topology (electrical circuits); Embedded system; Arity; Engineering; Electrical engineering; Computer network","score_opus":0.02608449495973388,"score_gpt":0.24309535380356354,"score_spread":0.21701085884382965,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147506855","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0030894582,0.00015201003,0.9929678,0.000014915397,0.0013778313,0.0013627828,0.00020575036,0.0006711695,0.00015829827],"genre_scores_gemma":[0.9870596,0.000093422364,0.011805981,0.00001929951,0.00006540944,0.00064381486,0.000033565062,0.0000710527,0.00020786693],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99850565,0.00008191293,0.00063677964,0.00026921267,0.00023184437,0.0002745783],"domain_scores_gemma":[0.99915475,0.00014438975,0.000099784906,0.00030588658,0.00022102392,0.00007418889],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040670397,0.00028376945,0.00038645236,0.0003592941,0.000121620906,0.000060681712,0.00017543389,0.00024304164,0.00003083204],"category_scores_gemma":[0.000012726792,0.00026850778,0.00020196711,0.00025871416,0.000032480548,0.00041624528,6.639965e-7,0.00020235858,0.000025315],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000081457496,0.00025176513,9.002772e-7,0.00024409658,0.00015006625,0.0000012442331,0.0012764046,0.83644146,0.15054215,0.0005731606,0.00028916902,0.010148096],"study_design_scores_gemma":[0.00081639417,0.00025604782,0.0000031483094,0.00032715691,0.000067606,0.000010576523,0.0004035889,0.3509498,0.6463414,0.00022609023,0.0003403086,0.00025791427],"about_ca_topic_score_codex":0.000049425107,"about_ca_topic_score_gemma":0.00006440005,"teacher_disagreement_score":0.9839701,"about_ca_system_score_codex":0.00024075813,"about_ca_system_score_gemma":0.000040323514,"threshold_uncertainty_score":0.9999767},"labels":[],"label_agreement":null},{"id":"W2148701953","doi":"10.1109/tvlsi.2008.2001237","title":"GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Glitch; Lookup table; Field-programmable gate array; Routing (electronic design automation); Computer science; Programmable logic array; Logic synthesis; Critical path method; Retiming; Logic gate; Dynamic demand; Electronic engineering; Delay calculation; Programmable logic device; Macrocell array; Power (physics); Embedded system; Logic family; Parallel computing; Engineering; Propagation delay; Algorithm; CMOS","score_opus":0.010443191768822174,"score_gpt":0.21326638114527613,"score_spread":0.20282318937645397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148701953","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3969113,0.0003140624,0.59890175,0.000032659977,0.0022494395,0.00054903433,0.0000844438,0.00032366186,0.0006336779],"genre_scores_gemma":[0.99767834,0.0005589919,0.0007459277,0.000041307812,0.00005813478,0.00027876152,0.000033350505,0.00008605063,0.00051915017],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977351,0.00011528201,0.0007698281,0.00046489376,0.00041900747,0.00049592473],"domain_scores_gemma":[0.99920017,0.00008120065,0.000083695435,0.0004396169,0.00008435134,0.00011096425],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000257114,0.00042104354,0.0004387822,0.00037418064,0.00026182874,0.000102974314,0.00017668142,0.000273232,0.00007884316],"category_scores_gemma":[0.000005130384,0.00041987834,0.00010622037,0.0005409225,0.00006638434,0.001044913,0.000002598325,0.00041160674,0.00009978229],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017022247,0.00064547156,0.00047530033,0.0004849111,0.00020549468,0.00006911636,0.021979129,0.92891806,0.042462785,0.00019084912,0.0017105533,0.0026880924],"study_design_scores_gemma":[0.001959452,0.00019331674,0.000912639,0.00072429737,0.000045986715,0.00017367178,0.0030876128,0.93839294,0.05050428,0.000023539147,0.0031212722,0.00086098927],"about_ca_topic_score_codex":0.00009919948,"about_ca_topic_score_gemma":0.00032987207,"teacher_disagreement_score":0.600767,"about_ca_system_score_codex":0.00056959165,"about_ca_system_score_gemma":0.000041420677,"threshold_uncertainty_score":0.9998253},"labels":[],"label_agreement":null},{"id":"W2151966987","doi":"10.1109/tvlsi.2009.2033697","title":"Analytical Soft Error Models Accounting for Die-to-Die and Within-Die Variations in Sub-Threshold SRAM Cells","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Soft error; CMOS; Die (integrated circuit); Electronic engineering; Threshold voltage; Monte Carlo method; Computer science; Electrical engineering; Voltage; Engineering; Transistor; Mathematics","score_opus":0.016890116263878836,"score_gpt":0.23569313169597095,"score_spread":0.2188030154320921,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151966987","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17770956,0.00017116182,0.8180519,0.00011362506,0.001806006,0.0012309306,0.00021661358,0.00039368382,0.000306527],"genre_scores_gemma":[0.99707633,0.00005703324,0.0017784387,0.00012311625,0.00017037979,0.0003673861,0.000029730854,0.000078533034,0.00031905744],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99736375,0.00006039146,0.0009546086,0.0005535011,0.0004240879,0.0006436878],"domain_scores_gemma":[0.99885595,0.00018162349,0.00010029782,0.00044512269,0.00019988099,0.00021714675],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000708929,0.00045681052,0.0005554085,0.00073974516,0.0003120094,0.00028750597,0.0002292956,0.00033806002,0.000011693046],"category_scores_gemma":[0.00001234134,0.00045048582,0.00016245621,0.0004967181,0.000035810353,0.0011782213,0.0000020941886,0.0005446268,0.000059316735],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000086394495,0.00022079881,0.000029294184,0.00011460522,0.0000651978,0.000006066745,0.0018811639,0.9862677,0.00887921,0.0003520826,0.00044851477,0.0016490011],"study_design_scores_gemma":[0.0009133547,0.00017912195,0.000103152925,0.0003058594,0.00008026337,0.000007850329,0.00047565025,0.9783355,0.018576887,0.00017230136,0.0003732914,0.0004767813],"about_ca_topic_score_codex":0.00005619408,"about_ca_topic_score_gemma":0.0008367521,"teacher_disagreement_score":0.81936675,"about_ca_system_score_codex":0.0003894287,"about_ca_system_score_gemma":0.00006632971,"threshold_uncertainty_score":0.99979466},"labels":[],"label_agreement":null},{"id":"W2154856108","doi":"10.1109/tvlsi.2005.859585","title":"Modular and rapid testing of SOCs with unwrapped logic blocks","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Modular design; Computer science; Logic gate; Embedded system; Logic synthesis; Programmable logic device; System on a chip; Computer architecture; Control logic; Logic family; Electronic engineering; Computer hardware; Engineering; Algorithm; Programming language","score_opus":0.021799543613287228,"score_gpt":0.2246470161445134,"score_spread":0.20284747253122618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154856108","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07636229,0.0002022848,0.92153376,0.00014141621,0.00032069575,0.00030125905,0.000022308888,0.00025262218,0.00086338195],"genre_scores_gemma":[0.992474,0.000015791999,0.0069630262,0.00010030667,0.00009717645,0.000044171356,0.0000029826945,0.000018937157,0.00028357902],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99806327,0.0001404108,0.0005298044,0.0005036231,0.0004125634,0.00035034082],"domain_scores_gemma":[0.9986693,0.00022521365,0.00023129869,0.00045877878,0.0002912039,0.00012418958],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050167664,0.0002612477,0.0003505025,0.0002681733,0.00035915404,0.00017504772,0.0003285623,0.00013232778,0.000012289934],"category_scores_gemma":[0.000017831242,0.00021214518,0.00008748564,0.0006957223,0.000076666314,0.0006748938,0.0000034611874,0.00031171786,0.000014502057],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023098197,0.0013688904,0.0014953429,0.00033209033,0.00025380988,0.000038949078,0.004982938,0.295545,0.08963706,0.003315568,0.00020685421,0.60280037],"study_design_scores_gemma":[0.0008072849,0.0004210451,0.0002048682,0.00049526873,0.000042196378,0.00017372929,0.0006775775,0.9694979,0.026939625,0.00007036752,0.000312369,0.0003577499],"about_ca_topic_score_codex":0.000109048146,"about_ca_topic_score_gemma":0.0001497933,"teacher_disagreement_score":0.9161117,"about_ca_system_score_codex":0.00007659051,"about_ca_system_score_gemma":0.000086447515,"threshold_uncertainty_score":0.86510295},"labels":[],"label_agreement":null},{"id":"W2154990096","doi":"10.1109/tvlsi.2002.1043336","title":"Compatible cell connections for multifamily dynamic logic gates","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Logic gate; Pass transistor logic; Logic family; Computer science; Logic optimization; Dynamic logic (digital electronics); Sequential logic; AND-OR-Invert; Logic synthesis; Set (abstract data type); Digital electronics; Electronic engineering; Electronic circuit; Algorithm; Engineering; Electrical engineering; Transistor; Voltage","score_opus":0.01649407453907798,"score_gpt":0.2170100173016759,"score_spread":0.20051594276259793,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154990096","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056108277,0.0004683914,0.93274397,0.00006654557,0.0057620592,0.001372039,0.000517309,0.0011159386,0.0018454617],"genre_scores_gemma":[0.99382925,0.00021241776,0.00140709,0.000059265945,0.00011562852,0.0008447788,0.00006205644,0.000112008,0.0033574773],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978082,0.00009206694,0.0007248527,0.00045178906,0.00032960845,0.0005934383],"domain_scores_gemma":[0.99874747,0.00026030958,0.000104955965,0.0005079915,0.00021640911,0.000162853],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002617159,0.00045814304,0.00046944,0.0004913443,0.0005120135,0.0001845402,0.0002534675,0.00029522207,0.0002711515],"category_scores_gemma":[0.0000065474055,0.00043958952,0.00026785448,0.0005640075,0.000057121706,0.00062001887,0.0000010929232,0.00045444825,0.00081341306],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052844163,0.0007655643,0.00003403247,0.00047866392,0.00016565742,0.0000046041982,0.0018805485,0.9311482,0.05346322,0.00019358537,0.009269828,0.0025432603],"study_design_scores_gemma":[0.0012745966,0.00023141573,0.000031647975,0.00016053066,0.00007446258,0.000018453602,0.0011776914,0.9478644,0.043805722,0.000018471274,0.0048521734,0.00049044564],"about_ca_topic_score_codex":0.00006511488,"about_ca_topic_score_gemma":0.0004163347,"teacher_disagreement_score":0.937721,"about_ca_system_score_codex":0.00042772733,"about_ca_system_score_gemma":0.000019794095,"threshold_uncertainty_score":0.9999646},"labels":[],"label_agreement":null},{"id":"W2156790537","doi":"10.1109/tvlsi.2007.900746","title":"Routability of Network Topologies in FPGAs","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Network topology; Field-programmable gate array; Routing (electronic design automation); Computer science; Overhead (engineering); Network on a chip; Embedded system; Logic synthesis; Topology (electrical circuits); Logic gate; Parallel computing; Computer network; Computer architecture; Engineering; Algorithm; Electrical engineering","score_opus":0.015335108836062327,"score_gpt":0.25428863756629777,"score_spread":0.23895352873023545,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156790537","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05141918,0.00012317166,0.93700707,0.000107349915,0.008030517,0.0005485161,0.000018678249,0.00020717918,0.0025383537],"genre_scores_gemma":[0.9977275,0.000015864242,0.0010644406,0.00007273784,0.00024546878,0.00007051749,0.0000034147342,0.000016198874,0.0007838591],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967904,0.00039243436,0.0012300144,0.0005559278,0.00045879703,0.00057242915],"domain_scores_gemma":[0.9981278,0.00042819357,0.00028758709,0.00077087176,0.00027874715,0.00010679139],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0026658273,0.00027664506,0.00051810313,0.00035531394,0.00022099538,0.00013994536,0.0005473194,0.0002915253,0.000037921993],"category_scores_gemma":[0.000019932322,0.00024191839,0.00024560606,0.0010262233,0.000077955665,0.00066376204,0.000005618463,0.00045861758,0.000041870055],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005423033,0.002092789,0.0046999427,0.00032103487,0.00021582106,0.000052791365,0.0106373215,0.84981614,0.003414098,0.09193305,0.0027554582,0.03351922],"study_design_scores_gemma":[0.0023374285,0.0010206397,0.0038926823,0.00126093,0.00003871283,0.00015741025,0.009546399,0.9400577,0.03174641,0.0013817133,0.007397101,0.0011628487],"about_ca_topic_score_codex":0.0007719161,"about_ca_topic_score_gemma":0.006177667,"teacher_disagreement_score":0.9463083,"about_ca_system_score_codex":0.0002951553,"about_ca_system_score_gemma":0.00006929515,"threshold_uncertainty_score":0.9865145},"labels":[],"label_agreement":null},{"id":"W2158959564","doi":"10.1109/tvlsi.2003.810787","title":"A digitally programmable delay element: design and analysis","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":168,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Delay calculation; Group delay and phase delay; Elmore delay; Delay-locked loop; Computer science; Electronic engineering; Propagation delay; Digital delay line; Electronic circuit; Static timing analysis; Delay line oscillator; Control theory (sociology); Engineering; Electrical engineering; Digital signal processing; Digital signal; Telecommunications; Phase-locked loop; Control (management)","score_opus":0.012512446885182549,"score_gpt":0.22598974151524692,"score_spread":0.21347729463006437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158959564","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010804052,0.0003473234,0.9856802,0.000010578743,0.0006213541,0.0005971813,0.000071735914,0.000763119,0.0011044267],"genre_scores_gemma":[0.99073493,0.00020487173,0.0075815474,0.00001267415,0.000013471954,0.00039837984,0.000017022794,0.000033367658,0.0010037477],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998566,0.000072710434,0.0004333182,0.00031403493,0.00024624905,0.00036773246],"domain_scores_gemma":[0.99938,0.000070138696,0.000060072445,0.0003306712,0.00008079899,0.0000783292],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028740283,0.00027107346,0.0003194159,0.00039902295,0.00021229892,0.00018325243,0.00012249328,0.00015656557,0.000047865175],"category_scores_gemma":[0.000008450117,0.0002414315,0.00012580479,0.00079987844,0.000048898648,0.0004569827,9.958108e-7,0.00024642775,0.000030737963],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033783883,0.00026985558,0.00018368874,0.00008748646,0.0010244189,0.0000091202755,0.00039432332,0.9711168,0.0014901737,0.0010651068,0.00033287198,0.023992362],"study_design_scores_gemma":[0.0012168143,0.00040390503,0.000041954,0.00016784346,0.00068960834,0.00004320667,0.0030743154,0.89897496,0.06816996,0.00036665518,0.02595359,0.00089717127],"about_ca_topic_score_codex":0.00001051727,"about_ca_topic_score_gemma":0.000077111734,"teacher_disagreement_score":0.9799309,"about_ca_system_score_codex":0.00014310588,"about_ca_system_score_gemma":0.000016568094,"threshold_uncertainty_score":0.9845291},"labels":[],"label_agreement":null},{"id":"W2159795949","doi":"10.1109/tvlsi.2008.2004592","title":"Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":77,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Network topology; Computer science; Throughput; Network on a chip; Process (computing); Logical topology; Topology (electrical circuits); Distributed computing; Embedded system; Computer network; Engineering; Wireless","score_opus":0.017441740138098547,"score_gpt":0.24731343106732276,"score_spread":0.22987169092922421,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159795949","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10727241,0.0000854009,0.8867025,0.0004562047,0.0044365847,0.0006096995,0.000056745015,0.00020163161,0.00017882991],"genre_scores_gemma":[0.9947218,0.000060367656,0.002840964,0.0003371885,0.00039510164,0.00019399238,0.00005296882,0.000014299376,0.0013833591],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99767053,0.00021826244,0.000714001,0.000676202,0.00032001978,0.00040099365],"domain_scores_gemma":[0.9986106,0.00010927597,0.00022914467,0.0005471754,0.0003948161,0.00010895071],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006152204,0.00029380308,0.00048758727,0.00046967488,0.0006993838,0.00032080087,0.00027055052,0.00025905148,0.000020817],"category_scores_gemma":[0.000006828789,0.00025857714,0.00022378596,0.0009191916,0.000040692677,0.00092318543,0.0000023833597,0.0002436544,0.000020180285],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005755635,0.002235478,0.0010402588,0.0002693125,0.0023668448,0.000015496307,0.01362798,0.6255014,0.025090728,0.19818282,0.009149095,0.12194502],"study_design_scores_gemma":[0.00069596217,0.0006235566,0.0004292002,0.00005056776,0.00011985544,0.00003218637,0.00036298306,0.9863317,0.009449356,0.00007242313,0.0015308805,0.00030134505],"about_ca_topic_score_codex":0.00012263129,"about_ca_topic_score_gemma":0.00045606593,"teacher_disagreement_score":0.8874493,"about_ca_system_score_codex":0.00017203744,"about_ca_system_score_gemma":0.000046019017,"threshold_uncertainty_score":0.99998665},"labels":[],"label_agreement":null},{"id":"W2161122532","doi":"10.1109/tvlsi.2009.2038390","title":"Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Blocking (statistics); Computer science; Embedded system; Background debug mode interface; Software bug; System on a chip; Process (computing); Computer architecture; Chip; Parallel computing; Operating system; Software; Computer network","score_opus":0.011078198836716418,"score_gpt":0.2393542895014448,"score_spread":0.22827609066472837,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161122532","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3173838,0.000019744795,0.6784443,0.00020452686,0.0027617961,0.0005259671,0.000051978244,0.0004578144,0.0001500298],"genre_scores_gemma":[0.9960905,0.0000024642454,0.0026962461,0.00010710648,0.00038471233,0.00021595896,0.000027459544,0.000044722266,0.00043086885],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99735993,0.00015940718,0.00067828357,0.00074620225,0.0004754868,0.0005806838],"domain_scores_gemma":[0.9981041,0.00031242028,0.000278418,0.0006893602,0.0004357608,0.00017995917],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006272004,0.00036937871,0.00036205855,0.00048200638,0.0010988531,0.00075175625,0.00056988624,0.00027724917,0.000018816594],"category_scores_gemma":[0.00006506181,0.00034595132,0.00028684188,0.00054483017,0.000045217384,0.0009795466,0.000004961481,0.0007467963,0.00003150191],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015364092,0.0003020149,0.00008592921,0.00017874742,0.00007103577,0.0000099740755,0.0035889626,0.024754051,0.8990323,0.0007695456,0.000057003057,0.0711351],"study_design_scores_gemma":[0.0014089998,0.00020545696,0.00029655252,0.00053076993,0.00006824676,0.00032408084,0.0009801061,0.46300146,0.53158027,0.00022547464,0.0006131102,0.00076543697],"about_ca_topic_score_codex":0.00013074587,"about_ca_topic_score_gemma":0.0006577103,"teacher_disagreement_score":0.67870665,"about_ca_system_score_codex":0.00012673577,"about_ca_system_score_gemma":0.00012094693,"threshold_uncertainty_score":0.99989927},"labels":[],"label_agreement":null},{"id":"W2162128178","doi":"10.1109/tvlsi.2009.2034168","title":"A VLSI Architecture and the FPGA Prototype for MPEG-2 Audio/Video Decoding","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Computer science; Field-programmable gate array; Very-large-scale integration; Decoding methods; MPEG-4; Video decoder; Codec; Video processing; Computer hardware; Embedded system; Digital audio broadcasting; Computer architecture; Telecommunications; Coding (social sciences)","score_opus":0.014600829792339582,"score_gpt":0.2489714268742967,"score_spread":0.2343705970819571,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162128178","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00552344,0.00034721263,0.9861878,0.0038084812,0.0011772666,0.0018301202,0.00002836704,0.0007535404,0.0003437329],"genre_scores_gemma":[0.9922349,0.00006512517,0.005707875,0.00035078122,0.00009014567,0.00069541624,0.000002640016,0.00001618879,0.0008369437],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99792004,0.00021608507,0.0004971523,0.0005878567,0.00037370098,0.00040519334],"domain_scores_gemma":[0.9983838,0.00038683036,0.00018377294,0.0007748682,0.00018275242,0.000087957356],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00074117794,0.00030496353,0.0003887549,0.00029522946,0.0008378935,0.0005305484,0.0007568882,0.0002184809,0.000005430305],"category_scores_gemma":[0.000052104144,0.00019773857,0.00022015146,0.00048422397,0.00010562368,0.00043548175,0.000007203501,0.00050071365,0.000015962687],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012210798,0.0006798099,0.000022311908,0.00023896812,0.00020687695,0.00001195378,0.00740318,0.02032788,0.011641902,0.0535791,0.0056757224,0.8989912],"study_design_scores_gemma":[0.006416916,0.0018352177,0.00012943201,0.0015222699,0.00012422437,0.00027672024,0.0023679931,0.79905826,0.14670128,0.01815027,0.022205269,0.0012121629],"about_ca_topic_score_codex":0.000032336855,"about_ca_topic_score_gemma":0.00007650287,"teacher_disagreement_score":0.98671144,"about_ca_system_score_codex":0.00007818467,"about_ca_system_score_gemma":0.00006113222,"threshold_uncertainty_score":0.80635446},"labels":[],"label_agreement":null},{"id":"W2162705435","doi":"10.1109/tvlsi.2003.812369","title":"Further improve circuit partitioning using GBAW logic perturbation techniques","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Hypergraph; Graph partition; Computer science; Electronic circuit; Benchmark (surveying); Graph; Logic synthesis; Logic gate; Partition (number theory); Parallel computing; Logic optimization; Algorithm; Theoretical computer science; Mathematics; Engineering","score_opus":0.021252731122555588,"score_gpt":0.23291846541657654,"score_spread":0.21166573429402097,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162705435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008258531,0.00021468847,0.9818049,0.000015918977,0.0016836771,0.0007952137,0.00008669064,0.0017308056,0.005409544],"genre_scores_gemma":[0.99546075,0.00006432625,0.0030219404,0.00006565394,0.00013991901,0.0003813135,0.000018827908,0.00009015955,0.0007570892],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998044,0.00019374189,0.0006161166,0.00038448974,0.00033267765,0.00042894488],"domain_scores_gemma":[0.9991172,0.000070800685,0.000107379616,0.0004075055,0.00018594397,0.00011118348],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004950545,0.00037399572,0.0003496677,0.00036062466,0.00030941897,0.00020931443,0.00014141745,0.0003693575,0.00016817158],"category_scores_gemma":[0.00001231715,0.00036114437,0.00019750764,0.0004129992,0.000043802494,0.00063727953,7.209639e-7,0.00046583824,0.00006831367],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000057823647,0.00075614324,0.000098449585,0.0005213894,0.00035017432,0.000024536323,0.004668498,0.12866403,0.8263472,0.010704658,0.0016165496,0.026190586],"study_design_scores_gemma":[0.00039865286,0.00021138912,0.000009208813,0.0004481887,0.000096158066,0.00008076644,0.001518317,0.28651968,0.7055196,0.001319722,0.0031258096,0.0007524723],"about_ca_topic_score_codex":0.000049790673,"about_ca_topic_score_gemma":0.000053638978,"teacher_disagreement_score":0.9872022,"about_ca_system_score_codex":0.00043714923,"about_ca_system_score_gemma":0.00004219966,"threshold_uncertainty_score":0.99988407},"labels":[],"label_agreement":null},{"id":"W2162773063","doi":"10.1109/tvlsi.2005.848825","title":"GALDS: a complete framework for designing multiclock ASICs and SoCs","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Asynchronous communication; Dynamic voltage scaling; Computer science; Synchronous circuit; Dynamic demand; Modular design; Frequency scaling; Embedded system; FIFO (computing and electronics); Clock generator; Asynchronous circuit; System on a chip; Electronic engineering; Asynchronous system; Clock rate; Clock gating; Chip; Energy consumption; Computer hardware; Power (physics); Engineering; Clock signal; Electrical engineering; Jitter","score_opus":0.02364622172755631,"score_gpt":0.2403768104882275,"score_spread":0.2167305887606712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162773063","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005283511,0.000644828,0.991182,0.000025622156,0.0011641266,0.0007659913,0.00024279286,0.00045267312,0.00023844189],"genre_scores_gemma":[0.99333644,0.00009619731,0.0053806435,0.00009947198,0.0003146105,0.00031316944,0.000020792682,0.00007672553,0.000361922],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983644,0.00009772737,0.00052141905,0.00033699378,0.0002486668,0.00043077522],"domain_scores_gemma":[0.99896455,0.0004051164,0.000072986986,0.00026050545,0.00013608689,0.00016074821],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003822812,0.00032287854,0.00037951733,0.00019417296,0.0003693429,0.00015985574,0.00013190342,0.00029844083,0.000033101594],"category_scores_gemma":[0.000015713933,0.00031872094,0.00017271312,0.00021625283,0.00004685417,0.00033647846,6.840792e-7,0.00044691426,0.00007994567],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021949245,0.0005712614,0.00005599474,0.0008049783,0.00067063293,0.000011288924,0.007971234,0.8193969,0.076589346,0.032977905,0.0056089703,0.055121966],"study_design_scores_gemma":[0.0014571191,0.0002642152,0.000028218135,0.0006998937,0.00019160059,0.000059417132,0.0029732087,0.9439621,0.037945885,0.0011752553,0.010443163,0.000799939],"about_ca_topic_score_codex":0.000027259623,"about_ca_topic_score_gemma":0.0001560413,"teacher_disagreement_score":0.98805296,"about_ca_system_score_codex":0.00019764129,"about_ca_system_score_gemma":0.00003006299,"threshold_uncertainty_score":0.9999265},"labels":[],"label_agreement":null},{"id":"W2162851503","doi":"10.1109/tvlsi.2008.2000731","title":"Low-Power Mixed-Signal CVNS-Based 64-Bit Adder for Media Signal Processing","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Adder; CMOS; Computer science; 16-bit; Electronic engineering; Serial binary adder; Carry-save adder; Dissipation; 4-bit; 8-bit; Signal processing; Arithmetic; Computer hardware; Digital signal processing; Mathematics; Engineering; Physics","score_opus":0.013253117899253477,"score_gpt":0.2122322039523758,"score_spread":0.1989790860531223,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162851503","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08404463,0.000285825,0.90891564,0.000037406196,0.0036269971,0.001209542,0.0004114025,0.0010124845,0.00045605208],"genre_scores_gemma":[0.99614584,0.00002990199,0.0014911813,0.000094389514,0.00040410596,0.0009649727,0.00010467135,0.00019236874,0.00057257625],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99651855,0.00012740113,0.0010286109,0.0006370682,0.0008298187,0.0008585248],"domain_scores_gemma":[0.9983337,0.00029886575,0.00016337531,0.0004816656,0.00043387568,0.00028852056],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005116259,0.0006659801,0.00065062084,0.00064622867,0.0006938819,0.00019291618,0.00036619054,0.0004694912,0.00039938654],"category_scores_gemma":[0.000008700558,0.0006285252,0.0003785162,0.00073488144,0.00013016976,0.001044506,0.0000014827056,0.00068122137,0.00031229143],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00059059245,0.001234925,0.000095495445,0.001119467,0.0003423368,0.000052825817,0.0052440935,0.886838,0.07164566,0.000076656564,0.018911423,0.013848489],"study_design_scores_gemma":[0.0020634872,0.00027249436,0.00007690674,0.0006491113,0.00009363879,0.00006077614,0.0007479386,0.7441502,0.24734575,0.000008562419,0.0037050308,0.0008261097],"about_ca_topic_score_codex":0.000019546413,"about_ca_topic_score_gemma":0.00015733454,"teacher_disagreement_score":0.9121012,"about_ca_system_score_codex":0.00046133364,"about_ca_system_score_gemma":0.00025481795,"threshold_uncertainty_score":0.9996166},"labels":[],"label_agreement":null},{"id":"W2163307549","doi":"10.1109/tvlsi.2009.2033698","title":"Low Power Chien Search for BCH Decoder Using RT-Level Power Management","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"BCH code; Computer science; Decoding methods; Low-power electronics; Power (physics); Power analysis; Power management; Soft-decision decoder; Power consumption; Embedded system; Algorithm; Cryptography","score_opus":0.025720700499695385,"score_gpt":0.28604697065073165,"score_spread":0.26032627015103627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163307549","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021912685,0.0001318788,0.97213066,0.000070031194,0.0009772877,0.0013909609,0.00022917225,0.0009224736,0.0022348824],"genre_scores_gemma":[0.97788626,0.00012014456,0.02060844,0.000089998895,0.000040568586,0.00031790594,0.000035434434,0.000084343446,0.00081691705],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99799615,0.00009656393,0.0006413188,0.0003827363,0.0003959301,0.0004873289],"domain_scores_gemma":[0.99862903,0.0000886904,0.000079590376,0.00084669335,0.00023244433,0.00012355625],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00038357236,0.00036080694,0.0003570966,0.0004766392,0.00035534723,0.0001415591,0.00039300337,0.00023038223,0.000068979556],"category_scores_gemma":[0.0000031313634,0.0003683947,0.00021240464,0.0004431783,0.00003785647,0.0005787067,0.0000028691393,0.0004310418,0.00004883783],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019985148,0.0010588217,0.0000132813275,0.00032099854,0.00032160367,0.000007856889,0.002444505,0.8971657,0.05503563,0.0043581612,0.0018957617,0.03717781],"study_design_scores_gemma":[0.0014666358,0.00031322052,0.00016741746,0.0008575338,0.00007613634,0.000033562308,0.0025103325,0.63388383,0.35387224,0.00021600659,0.005609506,0.0009936123],"about_ca_topic_score_codex":0.000015315556,"about_ca_topic_score_gemma":0.000048047303,"teacher_disagreement_score":0.95597357,"about_ca_system_score_codex":0.00049240683,"about_ca_system_score_gemma":0.000024675397,"threshold_uncertainty_score":0.9998768},"labels":[],"label_agreement":null},{"id":"W2164095419","doi":"10.1109/tvlsi.2006.878259","title":"Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":77,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Multiprocessing; Interoperability; Encoder; Computer architecture; Scheduling (production processes); Programming paradigm; Embedded system; Symmetric multiprocessor system; Operating system; Programming language","score_opus":0.02133919429732502,"score_gpt":0.23892494742592285,"score_spread":0.21758575312859782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164095419","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036443227,0.00013122422,0.9893429,0.00013258272,0.0035385587,0.0022819643,0.00003939295,0.0004327762,0.00045625214],"genre_scores_gemma":[0.96672547,0.000008390126,0.02940504,0.000120447585,0.00065007975,0.0020448777,0.000019595966,0.000044104334,0.000981996],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972279,0.0000663394,0.0008343387,0.00079658517,0.00041860424,0.0006562101],"domain_scores_gemma":[0.99864215,0.00021440546,0.00022769964,0.00044077454,0.00028558084,0.00018939958],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007152344,0.00038981056,0.00047838406,0.0003220657,0.0006826567,0.0006998303,0.00038262387,0.00026810716,0.0000031579946],"category_scores_gemma":[0.0000039731663,0.00034928898,0.00018984932,0.0005111849,0.000034243385,0.00083781907,0.000006063966,0.00029355803,0.000024103168],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026277144,0.0004895213,0.000015048752,0.00019946929,0.00010402756,0.00000400845,0.0056385845,0.88330984,0.0013633176,0.011811232,0.0018891809,0.094913006],"study_design_scores_gemma":[0.0011823111,0.00016961199,0.000007850529,0.00025503946,0.000021803193,0.000027901862,0.0008951481,0.98956764,0.0010710226,0.00031629764,0.0060716555,0.00041369136],"about_ca_topic_score_codex":0.00029963994,"about_ca_topic_score_gemma":0.0013648445,"teacher_disagreement_score":0.9630811,"about_ca_system_score_codex":0.00018315876,"about_ca_system_score_gemma":0.000053328353,"threshold_uncertainty_score":0.99989593},"labels":[],"label_agreement":null},{"id":"W2164497716","doi":"10.1109/tvlsi.2009.2014773","title":"Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Calibration; Electronic engineering; Converters; Computer science; Dissipation; Power (physics); Chip; Linearity; Engineering; Electrical engineering; Physics; Telecommunications; Voltage","score_opus":0.007178193749186905,"score_gpt":0.19556027633322368,"score_spread":0.18838208258403677,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164497716","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.029408818,0.00014553564,0.96809417,0.00001603402,0.00056564965,0.00045093978,0.000095690935,0.00020348692,0.001019657],"genre_scores_gemma":[0.9991276,0.000092715876,0.00025309256,0.00004114682,0.00003438148,0.00005113532,0.00006851208,0.000031412535,0.000299984],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984911,0.00009892336,0.0006345376,0.00027576924,0.0002530186,0.0002466438],"domain_scores_gemma":[0.99937576,0.00007349163,0.00009146035,0.0002143726,0.00016001404,0.00008487127],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00023241769,0.00025414655,0.00035837406,0.00035486522,0.00008029116,0.00008290147,0.00008776525,0.00022325502,0.00005086233],"category_scores_gemma":[0.0000121803905,0.00024822564,0.00007436463,0.0004959182,0.000028905182,0.0006291303,4.530335e-7,0.0002432319,0.000007197345],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042717504,0.00014471813,0.0000053914064,0.00003535813,0.0000233635,0.0000020611815,0.0006021189,0.9798011,0.01670282,0.0005746679,0.00013266431,0.0019329721],"study_design_scores_gemma":[0.001205714,0.00028945383,0.00010412787,0.00036625468,0.00003877693,0.000010559848,0.0011319545,0.934977,0.061222687,0.00021558159,0.000044526136,0.00039335733],"about_ca_topic_score_codex":0.000054248365,"about_ca_topic_score_gemma":0.00018689569,"teacher_disagreement_score":0.9697188,"about_ca_system_score_codex":0.00012087776,"about_ca_system_score_gemma":0.000036177396,"threshold_uncertainty_score":0.999997},"labels":[],"label_agreement":null},{"id":"W2165112251","doi":"10.1109/tvlsi.2010.2043374","title":"Autonomous, Multilevel Ring Tuning Scheme for Post-Silicon Active Clock Deskewing Over Intra-Die Variations","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Clock skew; Timing failure; Jitter; Digital clock manager; Clock domain crossing; Clock gating; CPU multiplier; Synchronous circuit; Computer science; Clock synchronization; Clock signal; Skew; Clock generator; Clock drift; Ring oscillator; Electronic engineering; Synchronization (alternating current); Engineering; Electrical engineering; Topology (electrical circuits); CMOS; Telecommunications","score_opus":0.010708181577444553,"score_gpt":0.22904931898418254,"score_spread":0.218341137406738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165112251","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23815468,0.00004573362,0.75243086,0.000036629164,0.00632864,0.0011785077,0.00050898816,0.00085934653,0.0004565946],"genre_scores_gemma":[0.99095756,0.000021766826,0.0067126285,0.000055351644,0.00042304388,0.00090187707,0.000089076726,0.00016446628,0.00067423756],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99729484,0.00008220664,0.00087267,0.0005882446,0.00040856592,0.0007534557],"domain_scores_gemma":[0.9982191,0.00036421776,0.00016820764,0.00062719185,0.00039127938,0.00023001892],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00053507066,0.00056277716,0.0005183395,0.000624199,0.0007127623,0.00030070025,0.00033589258,0.0005013564,0.00012925357],"category_scores_gemma":[0.000043935408,0.0005801643,0.00029157146,0.00037115562,0.000056884262,0.0015292111,0.0000033873857,0.0011517318,0.00013557107],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015621888,0.00038273484,0.000069994894,0.00030676412,0.00042976174,0.000005280548,0.0048573143,0.1439451,0.83232033,0.0011618831,0.00032284012,0.016041748],"study_design_scores_gemma":[0.0012647738,0.00010771088,0.0003717934,0.00023093811,0.00008676097,0.000021344928,0.0007337106,0.81758904,0.17593895,0.000014671846,0.003051496,0.00058878376],"about_ca_topic_score_codex":0.00019193144,"about_ca_topic_score_gemma":0.00091369747,"teacher_disagreement_score":0.75280285,"about_ca_system_score_codex":0.00054071535,"about_ca_system_score_gemma":0.00014052034,"threshold_uncertainty_score":0.99966496},"labels":[],"label_agreement":null},{"id":"W2166585241","doi":"10.1109/tvlsi.2008.2000244","title":"L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Caching and Content Delivery","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Bloom filter; Computer science; Energy (signal processing); Set (abstract data type); Parallel computing; Filter (signal processing); Power (physics); Computer hardware; Detector; Real-time computing; Electronic engineering; Algorithm; Mathematics; Telecommunications; Engineering","score_opus":0.012016306681681719,"score_gpt":0.209290464734775,"score_spread":0.19727415805309328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166585241","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13122182,0.00013919639,0.8626302,0.0002425415,0.0037799398,0.00038385487,0.00009285562,0.00051874603,0.0009908816],"genre_scores_gemma":[0.9944519,0.000035767458,0.0007241823,0.00041414914,0.0001858436,0.00011629389,0.000012763817,0.000035273213,0.0040238653],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970499,0.00025511693,0.0006462745,0.000744593,0.0007498451,0.0005542189],"domain_scores_gemma":[0.9983049,0.00016755787,0.00019432657,0.0008783988,0.00027355782,0.00018126413],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00042080536,0.00040089226,0.00041378775,0.00041720865,0.0008398446,0.00037317284,0.0006872083,0.00022434567,0.000056574703],"category_scores_gemma":[0.000011982629,0.00035477162,0.00035903425,0.0005999559,0.0000776664,0.0008007377,0.000006998469,0.0007557851,0.00032507494],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011858322,0.009659397,0.0012744981,0.0009204893,0.0018128575,0.0013329749,0.07544699,0.50933653,0.21788931,0.0073368107,0.041214217,0.13259012],"study_design_scores_gemma":[0.0032699227,0.00069196615,0.00040419065,0.0013399103,0.000094375835,0.0016527486,0.0022931686,0.9457469,0.03005444,0.00009211384,0.012518604,0.0018416751],"about_ca_topic_score_codex":0.0003239395,"about_ca_topic_score_gemma":0.00028787283,"teacher_disagreement_score":0.86323005,"about_ca_system_score_codex":0.00016780001,"about_ca_system_score_gemma":0.00012226489,"threshold_uncertainty_score":0.99989045},"labels":[],"label_agreement":null},{"id":"W2167801005","doi":"10.1109/tvlsi.2009.2032288","title":"Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"RLC circuit; Inductance; Spice; Crosstalk; Topology (electrical circuits); Electronic engineering; Transmission line; Capacitance; Electric power transmission; Network topology; Elmore delay; Mathematics; Computer science; Control theory (sociology); Propagation delay; Algorithm; Delay calculation; Engineering; Physics; Capacitor; Voltage; Telecommunications; Electrical engineering","score_opus":0.014598279991818074,"score_gpt":0.2364976944954219,"score_spread":0.22189941450360384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167801005","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.50025254,0.00025474947,0.49855486,0.00001224504,0.00041246574,0.00024752907,0.000040169445,0.000113340306,0.00011211837],"genre_scores_gemma":[0.9990307,0.000024598716,0.00077166944,0.00001635354,0.000042651023,0.00002699331,0.000012124448,0.00002807349,0.00004683693],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982682,0.00011570812,0.0006704108,0.00032471813,0.0002976785,0.00032327426],"domain_scores_gemma":[0.9991596,0.00014989485,0.00007495937,0.00033753962,0.00016252292,0.000115483],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003272346,0.00027042654,0.0003494985,0.00031619164,0.00026008912,0.00008759479,0.00011914607,0.00018002308,0.000041166702],"category_scores_gemma":[0.000014943737,0.00025930448,0.00013482937,0.00035073722,0.000040202518,0.00019865952,0.0000015971297,0.00033728467,0.000007535846],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039491923,0.00017061945,0.0000034644504,0.000067076304,0.000027966063,0.0000017393969,0.0013063371,0.9123804,0.08396785,0.00014136755,0.000009762925,0.0018839312],"study_design_scores_gemma":[0.00048025567,0.00022518018,0.000014722565,0.00042784968,0.000056391607,0.000029727835,0.0005738081,0.96437424,0.033505794,0.000072854884,0.000009707958,0.00022946148],"about_ca_topic_score_codex":0.00012514462,"about_ca_topic_score_gemma":0.00029540138,"teacher_disagreement_score":0.4987782,"about_ca_system_score_codex":0.0001635053,"about_ca_system_score_gemma":0.000039350187,"threshold_uncertainty_score":0.99998593},"labels":[],"label_agreement":null},{"id":"W2168296432","doi":"10.1109/tvlsi.2008.2011555","title":"FPGA Design for Timing Yield Under Process Variations","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Logic synthesis; Process (computing); Static timing analysis; Computer science; Reconfigurable computing; Yield (engineering); Logic gate; Circuit design; Integrated circuit design; Process variation; Programmable Array Logic; Embedded system; Electronic engineering; Logic family; Engineering; Algorithm","score_opus":0.02933800715923497,"score_gpt":0.25012609662348156,"score_spread":0.2207880894642466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168296432","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0052301837,0.000099430916,0.98798305,0.00015148077,0.0030936527,0.0015083462,0.00015450032,0.000943796,0.00083555613],"genre_scores_gemma":[0.9946669,0.000034939363,0.003199508,0.00013051387,0.00024625982,0.0006571469,0.000030370411,0.000082383696,0.0009520074],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99784106,0.000078016594,0.00069270947,0.0004209518,0.00040664143,0.0005606279],"domain_scores_gemma":[0.99876565,0.00027868897,0.000101438236,0.00044472804,0.00025763063,0.0001518827],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005073615,0.0004159449,0.00039905385,0.0004445745,0.00046801686,0.00022803931,0.0002658885,0.00032476324,0.00008177182],"category_scores_gemma":[0.000015006328,0.0004021885,0.00019160667,0.0006097489,0.000025629095,0.00093115604,5.086394e-7,0.00041911058,0.00014956928],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006721637,0.00022442703,0.0000022043414,0.00011199634,0.0000946213,0.0000015359504,0.0013169537,0.9809897,0.01106546,0.00036676548,0.0024615263,0.0032976088],"study_design_scores_gemma":[0.00086362415,0.00033111672,0.000043095963,0.00037128502,0.0001201677,0.000023634937,0.0009581026,0.8804621,0.11513202,0.00023544198,0.0008730862,0.00058631576],"about_ca_topic_score_codex":0.00001603401,"about_ca_topic_score_gemma":0.00005855889,"teacher_disagreement_score":0.9894367,"about_ca_system_score_codex":0.00034858347,"about_ca_system_score_gemma":0.00009150177,"threshold_uncertainty_score":0.999843},"labels":[],"label_agreement":null},{"id":"W2168734475","doi":"10.1109/tvlsi.2009.2020988","title":"An Adaptive Algorithm for Single-Electron Device and Circuit Simulation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Quantum and electron transport phenomena","field":"Physics and Astronomy","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University; University of Waterloo","funders":"","keywords":"Monte Carlo method; Spice; Computer science; Electronic circuit simulation; CMOS; Electronic circuit; Electronic engineering; Dissipation; Integrated circuit; Algorithm; Electrical engineering; Physics; Engineering; Mathematics","score_opus":0.01860339216619827,"score_gpt":0.2587312843026993,"score_spread":0.24012789213650104,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168734475","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05831341,0.00008025324,0.9391536,0.000035185905,0.00039606317,0.0008236559,0.0003335131,0.00012166328,0.00074265467],"genre_scores_gemma":[0.9984991,0.0000040771124,0.00049113674,0.00006627829,0.00028403473,0.00014462176,0.00016459971,0.000035352456,0.00031080432],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982447,0.000102436425,0.00046139242,0.0004923652,0.00023671388,0.0004624053],"domain_scores_gemma":[0.9991257,0.000102109276,0.00014762422,0.00026287345,0.00020334202,0.00015832912],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00025334588,0.00031761942,0.0003408127,0.00017688147,0.00042323323,0.00015437671,0.000117442614,0.00012788165,0.000051628223],"category_scores_gemma":[5.6723104e-7,0.00030908323,0.00015409455,0.00024081739,0.000029942388,0.0006561638,2.4580112e-7,0.00028441838,0.000014710874],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008165536,0.004874279,0.00014368045,0.00007287616,0.00047287505,0.0000031395957,0.005209972,0.17235363,0.08243243,0.01624589,0.00015339485,0.71722126],"study_design_scores_gemma":[0.0017270667,0.0027380225,0.00013917235,0.00012099941,0.00017938683,0.000004747831,0.002083289,0.9430173,0.04616638,0.0020316371,0.0011688287,0.0006231935],"about_ca_topic_score_codex":0.00009349709,"about_ca_topic_score_gemma":0.000059635226,"teacher_disagreement_score":0.94018567,"about_ca_system_score_codex":0.00012108204,"about_ca_system_score_gemma":0.000056948087,"threshold_uncertainty_score":0.9999361},"labels":[],"label_agreement":null},{"id":"W2169957670","doi":"10.1109/tvlsi.2009.2031651","title":"A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":104,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"National Institute of Standards and Technology","keywords":"Advanced Encryption Standard; Fault injection; Encryption; Computer science; Overhead (engineering); Inverse; AES implementations; Fault detection and isolation; Embedded system; Fault (geology); Algorithm; Error detection and correction; Computer engineering; Parallel computing; Cryptography; Mathematics; Software; Artificial intelligence","score_opus":0.014713074715303037,"score_gpt":0.26768132027812186,"score_spread":0.2529682455628188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169957670","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25753132,0.00006848671,0.73905045,0.0002938171,0.0019364913,0.0008466478,0.000075004835,0.00017165436,0.00002614126],"genre_scores_gemma":[0.9866848,0.00008398071,0.012622549,0.00017961001,0.00012812845,0.0002074704,0.000016224072,0.000014028225,0.00006323365],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979777,0.0001182855,0.0005863702,0.00045915123,0.00047409732,0.0003844053],"domain_scores_gemma":[0.9986237,0.00015957105,0.00021238162,0.0005507338,0.00037069016,0.00008287091],"candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0005158991,0.00026862763,0.00026770637,0.00030080337,0.0013153979,0.0003927873,0.00038752967,0.00016085902,0.000014572293],"category_scores_gemma":[0.0000052500154,0.00020878807,0.00019255323,0.0007510131,0.00003652619,0.0011695173,0.0000026949033,0.00033112115,0.000008889521],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001309704,0.0012726525,0.000085489366,0.00022796694,0.00035772336,0.0000056322774,0.008668175,0.22823709,0.25493562,0.018445443,0.00049694825,0.48595756],"study_design_scores_gemma":[0.0012971833,0.0006648546,0.00025662498,0.00013267253,0.000047268793,0.000025652784,0.0005490607,0.8607133,0.13381715,0.00025228094,0.001933253,0.0003106922],"about_ca_topic_score_codex":0.00009323114,"about_ca_topic_score_gemma":0.00036875592,"teacher_disagreement_score":0.72915345,"about_ca_system_score_codex":0.00021394718,"about_ca_system_score_gemma":0.0000614941,"threshold_uncertainty_score":0.99998474},"labels":[],"label_agreement":null},{"id":"W2170510118","doi":"10.1109/tvlsi.2008.2000725","title":"Energy Budget Approximations for Battery-Powered Systems With a Fixed Schedule of Active Intervals","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Battery Technologies Research","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Battery (electricity); Schedule; Computer science; Voltage; Energy (signal processing); Interval (graph theory); Energy consumption; Energy budget; Work (physics); Mathematical optimization; Electrical engineering; Control theory (sociology); Reliability engineering; Engineering; Power (physics); Mathematics; Artificial intelligence","score_opus":0.017816619297649442,"score_gpt":0.24426484853297728,"score_spread":0.22644822923532784,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170510118","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05749887,0.00015344212,0.93785316,0.000049748734,0.0010978049,0.001197727,0.0010449751,0.00068749633,0.0004168054],"genre_scores_gemma":[0.9937238,0.00008671131,0.0024563023,0.000014585214,0.00006353103,0.002145265,0.00007847446,0.00010241114,0.0013289365],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976015,0.00012168726,0.000777632,0.000454019,0.0005047529,0.00054041645],"domain_scores_gemma":[0.9982334,0.00029694088,0.00018116247,0.00069150876,0.0004831927,0.00011381025],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00018984907,0.00040892378,0.00063536013,0.00067137484,0.0002919068,0.000067433786,0.00037924614,0.00031720792,0.00003720481],"category_scores_gemma":[0.000021105348,0.00035774065,0.00019981552,0.0006966063,0.00016854308,0.0006581017,0.0000038449853,0.00044382102,0.000022852006],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00081610744,0.001137682,0.00007082309,0.0014470912,0.001071648,0.000019986759,0.0024419094,0.88007855,0.09969904,0.0009174313,0.0035069885,0.008792762],"study_design_scores_gemma":[0.0019399578,0.0006611149,0.000035876772,0.0007393245,0.000058907655,0.00013521429,0.0055884323,0.6068446,0.38003874,0.000028500917,0.0033183952,0.00061091845],"about_ca_topic_score_codex":0.00007631037,"about_ca_topic_score_gemma":0.0002185875,"teacher_disagreement_score":0.93622494,"about_ca_system_score_codex":0.00041117525,"about_ca_system_score_gemma":0.00007399108,"threshold_uncertainty_score":0.99988747},"labels":[],"label_agreement":null},{"id":"W2287745184","doi":"10.1109/tvlsi.2015.2421450","title":"Enhancing Model Order Reduction for Nonlinear Analog Circuit Simulation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Model Reduction and Neural Networks","field":"Physics and Astronomy","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Model order reduction; Computer science; Nonlinear system; Reduction (mathematics); Analogue electronics; Ring oscillator; Algorithm; Circuit complexity; Computational complexity theory; Electronic circuit; Projection (relational algebra); Control theory (sociology); Electronic engineering; Mathematics; Engineering; Artificial intelligence; Electrical engineering; CMOS","score_opus":0.04328242896031893,"score_gpt":0.29037172307171805,"score_spread":0.24708929411139913,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2287745184","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034694847,0.000024521152,0.95990115,0.000079382175,0.0031501297,0.00086946413,0.00026358792,0.00015080234,0.0008661101],"genre_scores_gemma":[0.99247754,0.0000038455414,0.001599559,0.00003781539,0.0009648326,0.0003100599,0.00020171177,0.00005160142,0.0043530236],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998042,0.00011421425,0.0006258358,0.000490231,0.0003605083,0.00036721065],"domain_scores_gemma":[0.9985429,0.000069210764,0.00021279854,0.0003377286,0.0006299398,0.00020742734],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004104469,0.00030009687,0.00033165145,0.00022146467,0.00037798172,0.00014990427,0.00012318548,0.00016877991,0.00007914391],"category_scores_gemma":[0.0000057968664,0.0002856043,0.00022992311,0.00039773824,0.00003410399,0.0006040353,0.0000012847302,0.00034423132,0.00006126743],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011191343,0.0002597988,0.0000061444707,0.000017260054,0.000053875185,1.4576267e-7,0.00067290274,0.98925155,0.0031674984,0.0007166728,0.0006338043,0.0051084273],"study_design_scores_gemma":[0.000935953,0.00011480841,9.32807e-7,0.000083001236,0.000067326175,0.000003857494,0.0019480801,0.9780633,0.01652807,0.00047065623,0.0014986101,0.00028542322],"about_ca_topic_score_codex":0.00010667192,"about_ca_topic_score_gemma":0.00005263303,"teacher_disagreement_score":0.9583016,"about_ca_system_score_codex":0.00017194079,"about_ca_system_score_gemma":0.00015167242,"threshold_uncertainty_score":0.9999596},"labels":[],"label_agreement":null},{"id":"W2289344546","doi":"10.1109/tvlsi.2015.2437999","title":"Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Arithmetic underflow; Adder; Computer science; Operand; Parallel computing; Floating point; Fast Fourier transform; Butterfly; Arithmetic; Multiplier (economics); Computer hardware; Algorithm; Mathematics; Latency (audio); Telecommunications","score_opus":0.030153833998448953,"score_gpt":0.2853131006588002,"score_spread":0.25515926666035127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2289344546","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003129027,0.000023690187,0.98877335,0.0015096164,0.0039931764,0.00065892166,0.00008252507,0.0004861131,0.0013435773],"genre_scores_gemma":[0.93034124,0.0000032184196,0.06715424,0.0009088844,0.00029850093,0.0001776434,0.000023080587,0.000043957825,0.0010492464],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99624676,0.0008008273,0.00069234427,0.000849976,0.0009379621,0.00047213997],"domain_scores_gemma":[0.99777436,0.00043633327,0.00024341696,0.000876963,0.00032045855,0.00034846432],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00076684065,0.00039201335,0.00043405904,0.0004535353,0.00033647413,0.00048483323,0.000550369,0.00020152942,0.000029114883],"category_scores_gemma":[0.00006100648,0.00032335325,0.00026220537,0.0010214554,0.00005888382,0.00073578255,0.000005965169,0.0005767797,0.00019736511],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004655454,0.002286137,0.00005267451,0.00011647068,0.00011598209,0.000094918636,0.0040087495,0.6549401,0.017081114,0.0012571574,0.006368898,0.31321222],"study_design_scores_gemma":[0.001194305,0.001116157,0.000028584418,0.00024028732,0.000023378332,0.000033538032,0.0006192588,0.9389102,0.05381983,0.00061247643,0.0029186602,0.0004833518],"about_ca_topic_score_codex":0.00019896922,"about_ca_topic_score_gemma":0.000031198633,"teacher_disagreement_score":0.9272122,"about_ca_system_score_codex":0.00026326487,"about_ca_system_score_gemma":0.00014681477,"threshold_uncertainty_score":0.99992186},"labels":[],"label_agreement":null},{"id":"W2310435968","doi":"10.1109/tvlsi.2015.2454448","title":"A Stagger-Tuned Transimpedance Amplifier","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Alberta Innovates - Technology Futures; CMC Microsystems","keywords":"Transimpedance amplifier; CMOS; Photodiode; Bandwidth (computing); Amplifier; Capacitance; Electrical engineering; Passband; Electronic engineering; Physics; Optoelectronics; Computer science; Differential amplifier; Engineering; Telecommunications; Band-pass filter","score_opus":0.02713819530257117,"score_gpt":0.23402927979400834,"score_spread":0.20689108449143717,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2310435968","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02740231,0.00056550757,0.9479866,0.000060143513,0.007022011,0.0009027646,0.00043375656,0.0014366065,0.014190302],"genre_scores_gemma":[0.99618,0.00007807695,0.00020170145,0.000083737956,0.00023157474,0.00048057438,0.000039211172,0.00014753644,0.002557564],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99678487,0.0002666174,0.00091813714,0.00056360627,0.00075138174,0.0007153944],"domain_scores_gemma":[0.9981788,0.00012282567,0.000099733516,0.0007793384,0.00039270174,0.0004266061],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00066394114,0.00058063667,0.0005961499,0.00046040138,0.00020151214,0.00025194586,0.00038768954,0.00043701337,0.00013821803],"category_scores_gemma":[0.000018509125,0.0005551701,0.00027349495,0.0008671934,0.000079648395,0.000812397,2.1330304e-7,0.0008540536,0.000716544],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024061895,0.00067726494,0.000040035186,0.00030676284,0.00061091664,0.0000856547,0.008950108,0.7967479,0.1502708,0.0015897783,0.025814984,0.014665156],"study_design_scores_gemma":[0.0039628963,0.0006841539,0.0000403355,0.00094245205,0.00027481304,0.0003092276,0.009874508,0.426019,0.5220416,0.00038694922,0.033240717,0.002223301],"about_ca_topic_score_codex":0.00021629418,"about_ca_topic_score_gemma":0.00044172167,"teacher_disagreement_score":0.9687777,"about_ca_system_score_codex":0.0008360774,"about_ca_system_score_gemma":0.00017099474,"threshold_uncertainty_score":0.99969},"labels":[],"label_agreement":null},{"id":"W2319292801","doi":"10.1109/tvlsi.2016.2535313","title":"Stochastic Circuit Design and Performance Evaluation of Vector Quantization for Different Error Measures","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; University of Alberta","keywords":"Binary number; Computer science; Algorithm; Stochastic computing; Scalability; Vector quantization; Data compression; Norm (philosophy); Integrated circuit design; Mathematics; Computation; Arithmetic","score_opus":0.07401531795369443,"score_gpt":0.29079755000126484,"score_spread":0.2167822320475704,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2319292801","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10173594,0.00006909082,0.8946117,0.00006912075,0.0015338229,0.0016140883,0.000031029,0.00031784817,0.000017333607],"genre_scores_gemma":[0.99586195,0.000017467955,0.0031674518,0.000012313121,0.000044405486,0.0007440077,0.0000031991992,0.000025873356,0.00012331764],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99747604,0.00044728766,0.00056187465,0.0004872817,0.00076363893,0.00026387747],"domain_scores_gemma":[0.9977956,0.0004731078,0.00029256046,0.0004877838,0.0008742233,0.00007674309],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018325392,0.00024807837,0.0003132711,0.00035466312,0.0002522005,0.000097079836,0.00031036115,0.00014938693,0.000007197031],"category_scores_gemma":[0.00008962504,0.00018107926,0.00010465497,0.00029400163,0.0000501897,0.0007215374,0.0000029452638,0.00012202404,0.000006406447],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006353692,0.0011506313,0.00032771862,0.00048329047,0.00029240697,7.520247e-7,0.007761971,0.13959976,0.30968124,0.006143985,0.00052837253,0.5333945],"study_design_scores_gemma":[0.0007835745,0.0005322789,0.00044976646,0.0006190913,0.0000743046,0.0000108446575,0.00011601588,0.8610077,0.13596213,0.00020644278,0.000012483751,0.00022536782],"about_ca_topic_score_codex":0.00002508527,"about_ca_topic_score_gemma":0.00009520442,"teacher_disagreement_score":0.894126,"about_ca_system_score_codex":0.0003622736,"about_ca_system_score_gemma":0.00013995175,"threshold_uncertainty_score":0.7384198},"labels":[],"label_agreement":null},{"id":"W2338434056","doi":"10.1109/tvlsi.2015.2474706","title":"Racetrack Memory-Based Nonvolatile Storage Elements for Multicontext FPGAs","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Non-volatile memory; Field-programmable gate array; Computer science; Embedded system; Parallel computing; Very-large-scale integration; Semiconductor memory; Non-volatile random-access memory; Computer hardware; Memory refresh; Computer architecture; Computer memory","score_opus":0.03265050515637805,"score_gpt":0.2663978201855771,"score_spread":0.23374731502919907,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2338434056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15345602,0.00011464403,0.84024817,0.000023164008,0.004161452,0.0009772695,0.00021729682,0.00051859044,0.0002833881],"genre_scores_gemma":[0.99582136,0.0000046206087,0.002266859,0.00007381034,0.0002275766,0.0003058305,0.000049311977,0.00007959706,0.0011710648],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981082,0.00010502072,0.00063999457,0.00036291667,0.00033856006,0.0004453037],"domain_scores_gemma":[0.99884325,0.0002102643,0.00011386568,0.00037607717,0.00023554217,0.00022100504],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00046663563,0.00034722223,0.00037689798,0.0002192531,0.00027255891,0.00009976942,0.00018321323,0.00017803257,0.000038817623],"category_scores_gemma":[0.000023478457,0.00033863063,0.00019716361,0.00025719387,0.000027629269,0.0004898139,0.0000010783258,0.00039348827,0.00011070618],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013244379,0.00016471856,0.000011415977,0.0001328122,0.00004863805,0.0000041407984,0.00066036836,0.9756558,0.01712621,0.000013762132,0.0010622249,0.0049874615],"study_design_scores_gemma":[0.002010666,0.00019012143,0.000006081792,0.00018792196,0.00003949345,0.0000070847336,0.0011606076,0.8476954,0.14477736,0.000009735724,0.0035814887,0.00033404768],"about_ca_topic_score_codex":0.000015768352,"about_ca_topic_score_gemma":0.00014875508,"teacher_disagreement_score":0.8423653,"about_ca_system_score_codex":0.00033440665,"about_ca_system_score_gemma":0.000049779683,"threshold_uncertainty_score":0.9999066},"labels":[],"label_agreement":null},{"id":"W2339095024","doi":"10.1109/tvlsi.2015.2488624","title":"A 60-GHz Dual-Mode Distributed Active Transformer Power Amplifier in 65-nm CMOS","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Cascode; Amplifier; CMOS; Electrical engineering; Power-added efficiency; Power bandwidth; Transformer; RF power amplifier; Power gain; Electronic engineering; Materials science; Topology (electrical circuits); Engineering; Voltage","score_opus":0.01860138114553394,"score_gpt":0.24231070638004484,"score_spread":0.2237093252345109,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2339095024","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0848097,0.00020457973,0.8957429,0.00008692956,0.004751884,0.0013887053,0.0030077142,0.0008398099,0.009167779],"genre_scores_gemma":[0.9980562,0.000048360158,0.000065999535,0.000048098605,0.00011301688,0.0007205868,0.00022132484,0.0001393477,0.0005870685],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9963379,0.0002999494,0.0011084311,0.00064203114,0.0007528648,0.00085881865],"domain_scores_gemma":[0.9983234,0.00014506778,0.00011117203,0.00065860996,0.00036377518,0.0003979668],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005368676,0.0006791036,0.0007308304,0.0006735866,0.00016572747,0.00020694204,0.00031320672,0.0006090104,0.00018660373],"category_scores_gemma":[0.000025675807,0.00064695923,0.00030011378,0.001234898,0.00009061332,0.0011275205,3.0057916e-7,0.0012253406,0.0005094913],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036214045,0.0008600078,0.000050048395,0.00013787714,0.00048366975,0.00013049922,0.011396275,0.8855218,0.08950163,0.0004909767,0.0065530445,0.0045119827],"study_design_scores_gemma":[0.0065574273,0.0008176458,0.00032668235,0.0014293101,0.00028312553,0.0004102225,0.021510202,0.45081744,0.49945313,0.0004886947,0.015100251,0.0028058577],"about_ca_topic_score_codex":0.0005259822,"about_ca_topic_score_gemma":0.0018537971,"teacher_disagreement_score":0.9132465,"about_ca_system_score_codex":0.0017436565,"about_ca_system_score_gemma":0.00020401736,"threshold_uncertainty_score":0.99959815},"labels":[],"label_agreement":null},{"id":"W2343277027","doi":"10.1109/tvlsi.2015.2506607","title":"A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; PLL multibit; Electronic engineering; Frequency synthesizer; Phase noise; Jitter; Noise (video); CMOS; Voltage-controlled oscillator; Computer science; Frequency divider; Control theory (sociology); Engineering; Voltage; Electrical engineering","score_opus":0.05035271244800427,"score_gpt":0.27563580603777105,"score_spread":0.22528309358976678,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2343277027","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040500745,0.00007902396,0.95474684,0.0002895792,0.0024468154,0.0009086947,0.00012983094,0.00060196593,0.00029649198],"genre_scores_gemma":[0.9576451,0.0000773382,0.04120349,0.000056466786,0.000059898648,0.0006681101,0.000008133837,0.000048286147,0.00023318053],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976463,0.00042848953,0.0007566014,0.0004335884,0.0002831235,0.00045194567],"domain_scores_gemma":[0.9984553,0.00080888445,0.00008545847,0.00045021233,0.00010707693,0.00009305718],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007080652,0.00033837353,0.0004770191,0.0006375221,0.0002530928,0.00008909453,0.00027084927,0.0002812014,0.00013502469],"category_scores_gemma":[0.00007537633,0.00026807454,0.00009780833,0.00048336832,0.000051241197,0.0006833778,0.0000025435927,0.00030289628,0.00020378614],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002172354,0.0007691928,0.000567902,0.00015408138,0.00030249704,0.000044767075,0.0047214623,0.45119336,0.4777018,0.004585827,0.00081753236,0.058924317],"study_design_scores_gemma":[0.005008625,0.00089488016,0.0037867192,0.0036937264,0.00024897078,0.00016537409,0.0047920034,0.38783795,0.58186185,0.0042624045,0.004534584,0.0029129144],"about_ca_topic_score_codex":0.00018153395,"about_ca_topic_score_gemma":0.0006302991,"teacher_disagreement_score":0.91714436,"about_ca_system_score_codex":0.00057005393,"about_ca_system_score_gemma":0.00004199958,"threshold_uncertainty_score":0.9999772},"labels":[],"label_agreement":null},{"id":"W2344622367","doi":"10.1109/tvlsi.2015.2496312","title":"A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Clock skew; Skew; Computer science; Electronic engineering; Network topology; Synchronization (alternating current); Clock domain crossing; Compensation (psychology); CMOS; Static timing analysis; Topology (electrical circuits); Clock signal; Detector; Synchronous circuit; Engineering; Electrical engineering; Telecommunications","score_opus":0.016652803934136966,"score_gpt":0.2273678569011584,"score_spread":0.21071505296702145,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2344622367","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.062174484,0.00017454308,0.9332147,0.00013743901,0.0018916505,0.0009823854,0.00019076036,0.0007677147,0.00046630407],"genre_scores_gemma":[0.99748635,0.00003694014,0.0016486469,0.000034729896,0.0000988192,0.00030145375,0.00009112565,0.000054112374,0.00024783987],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99852985,0.000084602216,0.00049175846,0.00029483184,0.00027229913,0.0003266819],"domain_scores_gemma":[0.9992292,0.00012206203,0.0000776212,0.00025905756,0.00022641332,0.00008562547],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003047352,0.00028139525,0.0003391795,0.00040940774,0.00012056777,0.00008809457,0.00012302166,0.00033360766,0.0000068318345],"category_scores_gemma":[0.00002205937,0.00027063815,0.00010825773,0.0004660341,0.000043349908,0.00026128313,0.0000012209892,0.00038421314,0.00004771277],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013463941,0.00022599356,0.000056552344,0.00024199212,0.000092041184,0.0000072426674,0.004109933,0.97146183,0.0031071433,0.0012082855,0.0020314718,0.017322859],"study_design_scores_gemma":[0.0016447805,0.00022276964,0.00006905185,0.0004050895,0.000045681572,0.00003926556,0.0056160437,0.9587127,0.029480673,0.0005422339,0.0027733878,0.00044835478],"about_ca_topic_score_codex":0.000091864014,"about_ca_topic_score_gemma":0.0012652372,"teacher_disagreement_score":0.93531185,"about_ca_system_score_codex":0.0004876933,"about_ca_system_score_gemma":0.00006240642,"threshold_uncertainty_score":0.9999746},"labels":[],"label_agreement":null},{"id":"W2354420835","doi":"10.1109/tvlsi.2016.2558105","title":"5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs; Alberta Innovates - Technology Futures; CMC Microsystems; University of Calgary","keywords":"Effective number of bits; Flash ADC; CMOS; Dynamic range; Successive approximation ADC; Comparator; Electronic engineering; Nyquist frequency; Spurious-free dynamic range; Nyquist rate; Analog-to-digital converter; Calibration; Oversampling; Computer science; Voltage; Electrical engineering; Physics; Sampling (signal processing); Engineering; Detector; Bandwidth (computing); Telecommunications","score_opus":0.00800949869732335,"score_gpt":0.21994192100989726,"score_spread":0.21193242231257392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2354420835","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0063803745,0.000093552364,0.98904085,0.00013700534,0.00095069635,0.0015504418,0.00054278004,0.000840639,0.0004636516],"genre_scores_gemma":[0.9880382,0.00003060661,0.0053338404,0.000022888671,0.0001012142,0.004110496,0.000040758554,0.00006740227,0.0022546286],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99828154,0.00004377658,0.00061780744,0.0004109711,0.0001968878,0.00044902222],"domain_scores_gemma":[0.9989948,0.00020906201,0.00009339943,0.0005214737,0.00010381126,0.00007744859],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00021894992,0.00033078127,0.00036554455,0.00040618086,0.00016707284,0.00006111336,0.00029552207,0.00023308373,0.000110656125],"category_scores_gemma":[0.000007961503,0.00026750276,0.00017473966,0.0003296262,0.00007444176,0.00038546554,0.0000016415205,0.0002485001,0.00023702174],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005192642,0.0016484683,0.00040313083,0.00061933644,0.00046821043,0.000006266581,0.0006693854,0.36840862,0.14424725,0.0019054692,0.006124507,0.47498012],"study_design_scores_gemma":[0.0069324146,0.0005819618,0.000091295966,0.0015168997,0.00013207893,0.000017324466,0.0019354546,0.3809012,0.41208327,0.0002678622,0.1940479,0.0014923551],"about_ca_topic_score_codex":0.000014861745,"about_ca_topic_score_gemma":0.00014464807,"teacher_disagreement_score":0.983707,"about_ca_system_score_codex":0.00048223726,"about_ca_system_score_gemma":0.00004079179,"threshold_uncertainty_score":0.9999777},"labels":[],"label_agreement":null},{"id":"W2480990550","doi":"10.1109/tvlsi.2016.2585980","title":"Low-Power Design for a Digit-Serial Polynomial Basis Finite Field Multiplier Using Factoring Technique","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Application-specific integrated circuit; Multiplier (economics); Finite field; CMOS; Adder; Factoring; Computer science; Arithmetic; Integrated circuit design; Standard cell; Mathematics; Algorithm; Computer hardware; Embedded system; Integrated circuit; Electronic engineering; Engineering; Discrete mathematics","score_opus":0.026242531316206776,"score_gpt":0.2524753020851617,"score_spread":0.22623277076895495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2480990550","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0142652085,0.000011049601,0.97943217,0.00011668996,0.004437372,0.0011469027,0.00012850616,0.00037070003,0.00009139714],"genre_scores_gemma":[0.9833262,0.000006018124,0.01554551,0.000083155144,0.00021274848,0.00051833765,0.0000017659886,0.000032531774,0.00027372938],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9978717,0.00023156453,0.00053887896,0.0005977738,0.0002966656,0.00046343144],"domain_scores_gemma":[0.9978222,0.0010491998,0.00017114895,0.0006332189,0.0001853858,0.00013881619],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00062513596,0.00032442287,0.00032846883,0.000417762,0.00049244415,0.00034286015,0.0005206835,0.00027810113,0.000046723242],"category_scores_gemma":[0.00004509531,0.00024894383,0.00036102423,0.00042929436,0.00004518737,0.0010817047,0.000006074878,0.00021551404,0.000023753057],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002234666,0.0013745582,0.000083883875,0.00016650757,0.00036692008,0.0000146749635,0.005027766,0.021695966,0.8797519,0.0040525217,0.0011883257,0.0840423],"study_design_scores_gemma":[0.0013853039,0.00056016695,0.000007158917,0.00063389377,0.00003555033,0.00001942536,0.00018128497,0.053810857,0.93980616,0.00025729355,0.0027574187,0.000545493],"about_ca_topic_score_codex":0.00003288806,"about_ca_topic_score_gemma":0.000028122768,"teacher_disagreement_score":0.969061,"about_ca_system_score_codex":0.00016899205,"about_ca_system_score_gemma":0.000096862575,"threshold_uncertainty_score":0.9999963},"labels":[],"label_agreement":null},{"id":"W2559852827","doi":"10.1109/tvlsi.2016.2615306","title":"An Analog CVNS-Based Sigmoid Neuron for Precise Neurochips","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Sigmoid function; Computer science; Artificial neural network; Electronic engineering; Artificial intelligence; Engineering","score_opus":0.01574964619561676,"score_gpt":0.2281289421108876,"score_spread":0.21237929591527085,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2559852827","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025774458,0.00008930725,0.9687258,0.000026844828,0.0027513523,0.00092735665,0.0005701181,0.00075284275,0.00038192116],"genre_scores_gemma":[0.9979891,0.00003110882,0.00007530388,0.00009173851,0.00024599623,0.0005074937,0.000041966727,0.00011125243,0.00090602477],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977981,0.0002267795,0.00060082175,0.00052026997,0.00033876204,0.0005153058],"domain_scores_gemma":[0.99857235,0.00033676234,0.00008971112,0.00056194654,0.0001906877,0.000248521],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040186176,0.00040510722,0.00040315924,0.00037134154,0.00028952557,0.00012822027,0.00027903798,0.00024764586,0.000080634054],"category_scores_gemma":[0.000014723761,0.0003193369,0.00028849125,0.0003013297,0.000049819588,0.0005586344,4.3096657e-7,0.0002799104,0.00013584417],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042502064,0.00075233256,0.000047754627,0.00031972956,0.0001675383,0.000017900154,0.0004895482,0.3332199,0.6223679,0.0018142685,0.0049065407,0.035471536],"study_design_scores_gemma":[0.004388683,0.001994337,0.00019797926,0.00076061627,0.00030317096,0.00005167597,0.0005857658,0.6542583,0.323327,0.00039581623,0.012179485,0.0015571532],"about_ca_topic_score_codex":0.000025740599,"about_ca_topic_score_gemma":0.00027085238,"teacher_disagreement_score":0.97221464,"about_ca_system_score_codex":0.0001910847,"about_ca_system_score_gemma":0.00006358536,"threshold_uncertainty_score":0.99992585},"labels":[],"label_agreement":null},{"id":"W2578985517","doi":"10.1109/tvlsi.2016.2643639","title":"Design of Power and Area Efficient Approximate Multipliers","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":393,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Multiplier (economics); Approximation error; Lagrange multiplier; Approximation algorithm; Approximation theory; Computer science; Mathematics; Stochastic computing; Mathematical optimization; Algorithm; Arithmetic; Computation","score_opus":0.01452232133591159,"score_gpt":0.21688368699606833,"score_spread":0.20236136566015675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2578985517","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14809783,0.00012203768,0.84748054,0.000015015334,0.0024942665,0.0007327283,0.000100653684,0.00025503343,0.000701901],"genre_scores_gemma":[0.998154,0.00007380031,0.0012010938,0.000008342405,0.0000347901,0.00016620394,0.0000056164104,0.000062644074,0.0002935031],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99826723,0.00007865659,0.00055006094,0.00034350232,0.00037401885,0.00038651435],"domain_scores_gemma":[0.9986906,0.000096076896,0.00016493909,0.0007558634,0.00015668431,0.00013583548],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00050984067,0.00034106476,0.00042008277,0.00029599975,0.0004633869,0.00020538623,0.00029222327,0.00022223566,0.000041861014],"category_scores_gemma":[0.000011815858,0.0003050297,0.00010178883,0.00015299387,0.00012606647,0.00044190805,0.0000024176704,0.0003245571,0.000055310775],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000114677205,0.00022067162,0.00006663552,0.00020793818,0.00014197791,0.00000562109,0.0023319148,0.9388934,0.05565817,0.00007262798,0.00043872985,0.0018476458],"study_design_scores_gemma":[0.00093300024,0.00012363476,0.0001799693,0.0003059511,0.00004731027,0.000017367216,0.00072904635,0.88579303,0.11135801,0.0000043910622,0.00018401619,0.00032424545],"about_ca_topic_score_codex":0.000037884965,"about_ca_topic_score_gemma":0.000023776507,"teacher_disagreement_score":0.8500562,"about_ca_system_score_codex":0.0001551356,"about_ca_system_score_gemma":0.000034265093,"threshold_uncertainty_score":0.99994016},"labels":[],"label_agreement":null},{"id":"W2582073004","doi":"10.1109/tvlsi.2016.2646479","title":"Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Multiplier (economics); Computer science; Finite field; Representation (politics); Field (mathematics); Redundancy (engineering); Algorithm; Arithmetic; Artificial intelligence; Theoretical computer science; Discrete mathematics; Mathematics; Pure mathematics","score_opus":0.06259422336551854,"score_gpt":0.3119121623034176,"score_spread":0.24931793893789908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2582073004","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053137563,0.000028813152,0.94249654,0.0002554313,0.0028870134,0.0007948167,0.00013279972,0.00006003562,0.00020702025],"genre_scores_gemma":[0.9867014,0.000025712396,0.012424142,0.000028942583,0.00008644709,0.00016465825,0.00000905112,0.00001682779,0.00054278836],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980679,0.00013999765,0.0006653456,0.0004917131,0.00032287656,0.00031216253],"domain_scores_gemma":[0.9981052,0.0002738611,0.00037365837,0.0009422162,0.00022405159,0.00008096814],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041929775,0.00021491115,0.0003574404,0.0003458792,0.000534458,0.00041172537,0.0005652327,0.00022009072,0.000007972153],"category_scores_gemma":[0.000045436325,0.00019376214,0.00027717627,0.00021065741,0.00008607988,0.0008370454,0.0000067453416,0.00023092653,0.000008529403],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015660379,0.003356496,0.0023623211,0.0008716359,0.00059632567,0.000049826354,0.023998013,0.8229853,0.06179123,0.011321822,0.0010998123,0.07000118],"study_design_scores_gemma":[0.002474392,0.00022985325,0.0013823694,0.0005852763,0.00004729572,0.000016438142,0.00081986276,0.9321227,0.060678158,0.0006261594,0.0006194253,0.00039803603],"about_ca_topic_score_codex":0.0006355853,"about_ca_topic_score_gemma":0.001992174,"teacher_disagreement_score":0.9335639,"about_ca_system_score_codex":0.00007967518,"about_ca_system_score_gemma":0.00007887036,"threshold_uncertainty_score":0.7901391},"labels":[],"label_agreement":null},{"id":"W2588522141","doi":"10.1109/tvlsi.2017.2661754","title":"Preweighted Linearized VCO Analog-to-Digital Converter","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; Electronic engineering; Resistor; Engineering; Linearization; Voltage; Control theory (sociology); Digital-to-analog converter; Integral nonlinearity; Topology (electrical circuits); Converters; Total harmonic distortion; Nonlinear system; Electrical engineering; Computer science; Physics","score_opus":0.014574727669021044,"score_gpt":0.22661444023738395,"score_spread":0.2120397125683629,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2588522141","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013651317,0.00007961651,0.975296,0.000024443016,0.003450445,0.0006470536,0.00044127705,0.0005532515,0.0058565754],"genre_scores_gemma":[0.99489653,0.00002700934,0.00004556241,0.00007326927,0.00025590952,0.00018013656,0.000049920403,0.000075974094,0.004395663],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980394,0.0000772412,0.0005792468,0.00042994888,0.0003931693,0.00048097663],"domain_scores_gemma":[0.9985236,0.00008361356,0.00010897241,0.00079824263,0.00020609592,0.0002794948],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002754686,0.00039217577,0.00048013928,0.00031013298,0.0005966103,0.00072880485,0.0004169587,0.00029234166,0.00016098819],"category_scores_gemma":[0.000016832206,0.00036104492,0.00026333742,0.00018633886,0.00006675929,0.00086787157,0.0000018753476,0.00046424902,0.0011468233],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019235641,0.0038155122,0.001489201,0.0018071458,0.0053899447,0.00045213854,0.016149728,0.35549697,0.28597853,0.012091858,0.10377324,0.21163216],"study_design_scores_gemma":[0.0050441055,0.0007954446,0.00075741915,0.0013282093,0.00037265036,0.00014769376,0.0020792095,0.86231303,0.089532234,0.00037038748,0.034810115,0.002449523],"about_ca_topic_score_codex":0.00011262001,"about_ca_topic_score_gemma":0.0002575723,"teacher_disagreement_score":0.9812452,"about_ca_system_score_codex":0.00019334456,"about_ca_system_score_gemma":0.000051205847,"threshold_uncertainty_score":0.9998841},"labels":[],"label_agreement":null},{"id":"W2589051953","doi":"10.1109/tvlsi.2017.2658564","title":"Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"University of Illinois at Urbana-Champaign","keywords":"Emulation; Assertion; Computer science; Hardware emulation; Crash; Embedded system; FLOPS; Computer engineering; Computer architecture; Parallel computing; Programming language; Field-programmable gate array","score_opus":0.05255866105912986,"score_gpt":0.3211719297732881,"score_spread":0.26861326871415825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2589051953","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041212473,0.0000549716,0.9529317,0.0005240995,0.0027102607,0.0020294932,0.00029916194,0.00010936768,0.00012844543],"genre_scores_gemma":[0.9977422,0.00000608131,0.0009345403,0.00004555708,0.00018946613,0.0007875778,0.000075427,0.000021090833,0.00019805683],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978801,0.00018875943,0.0006029676,0.00043699445,0.00062506367,0.00026613323],"domain_scores_gemma":[0.99588704,0.0004991362,0.0005981736,0.0009698977,0.0019838985,0.00006185198],"candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0017992489,0.0002189281,0.00026202697,0.00019934811,0.001819339,0.00057993026,0.0006912705,0.00017738278,0.00001306212],"category_scores_gemma":[0.00028124775,0.00017147447,0.00027031056,0.00018194273,0.000050316114,0.0013888992,0.000003857867,0.00018412716,0.000006679485],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040079423,0.0003867868,0.0005175304,0.00025697506,0.00024664155,3.0719775e-7,0.0037109747,0.45985815,0.054168284,0.008179866,0.0007615011,0.4718729],"study_design_scores_gemma":[0.0010252388,0.00016789757,0.0041740746,0.00017853758,0.00016705313,0.000006990493,0.00066114485,0.9616384,0.030816462,0.00062811084,0.0003432877,0.00019282756],"about_ca_topic_score_codex":0.00012677554,"about_ca_topic_score_gemma":0.00035280813,"teacher_disagreement_score":0.95652974,"about_ca_system_score_codex":0.0001800287,"about_ca_system_score_gemma":0.0002089306,"threshold_uncertainty_score":0.9994801},"labels":[],"label_agreement":null},{"id":"W2612563535","doi":"10.1109/tvlsi.2017.2691409","title":"Leveraging Unused Resources for Energy Optimization of FPGA Interconnect","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Dynamic demand; Equal-cost multi-path routing; Interconnection; Routing (electronic design automation); Static routing; Electronic engineering; Computer network; Engineering; Power (physics); Routing protocol; Physics","score_opus":0.017562840011441167,"score_gpt":0.23286284547607924,"score_spread":0.21530000546463807,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2612563535","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00938889,0.00012106901,0.98642236,0.00003356615,0.0016226029,0.00043085072,0.00014818314,0.00049472944,0.0013377625],"genre_scores_gemma":[0.99629325,0.00010136578,0.0024510156,0.000018652065,0.00012676371,0.0003053713,0.000020775298,0.00006610052,0.0006166864],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986294,0.000070783586,0.00054444943,0.00027404362,0.00021568163,0.0002656433],"domain_scores_gemma":[0.9988654,0.000114769224,0.00018296899,0.0005737022,0.00019136052,0.00007176047],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003382109,0.0002587293,0.00037032395,0.0003213277,0.00040236523,0.00021026222,0.00032064537,0.00021919243,0.000035469573],"category_scores_gemma":[0.000017011831,0.0002504263,0.00020934448,0.00011119012,0.00005057894,0.00052019075,0.0000016611225,0.00017776845,0.0000045787197],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013334738,0.00019474061,0.000019536856,0.00033472554,0.00021500702,0.0000025453255,0.0023699715,0.9349224,0.03441249,0.00038246825,0.0015015852,0.025511188],"study_design_scores_gemma":[0.0005742482,0.00013817196,0.000011679292,0.00042093982,0.000049038706,0.0000072029434,0.0006856579,0.7256324,0.2698153,0.000046850713,0.0023522985,0.00026618043],"about_ca_topic_score_codex":0.00017939296,"about_ca_topic_score_gemma":0.00016991334,"teacher_disagreement_score":0.9869044,"about_ca_system_score_codex":0.00013340554,"about_ca_system_score_gemma":0.000019356708,"threshold_uncertainty_score":0.9999948},"labels":[],"label_agreement":null},{"id":"W2737902658","doi":"10.1109/tvlsi.2017.2724600","title":"Time-Domain Arithmetic Logic Unit With Built-In Interconnect","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Arithmetic logic unit; CMOS; Computation; Encoder; Electronic engineering; Time domain; Logic gate; Computer hardware; Algorithm; Engineering","score_opus":0.017321915736508257,"score_gpt":0.25169936120525027,"score_spread":0.234377445468742,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2737902658","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14599864,0.00011495162,0.8479527,0.000107866705,0.001382111,0.00049536244,0.00009410114,0.00067744625,0.0031767804],"genre_scores_gemma":[0.9965106,0.000082695995,0.0014143982,0.000021561025,0.000048482383,0.00024073507,0.000011097695,0.00005051172,0.0016198831],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985176,0.000060801056,0.00042373396,0.00034619315,0.00025116192,0.0004005617],"domain_scores_gemma":[0.99884325,0.000077123805,0.00010569055,0.0008364125,0.00007346363,0.00006405804],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00026769837,0.00032991078,0.00037837267,0.0003446492,0.00035690513,0.00019044708,0.00047706487,0.00021749713,0.00009387486],"category_scores_gemma":[0.000015184872,0.0002683006,0.000087043554,0.00020405311,0.00015173605,0.0005804189,0.0000037373707,0.0005294224,0.0002220433],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005457707,0.0014676038,0.0008894615,0.0006558135,0.00071239774,0.0002414876,0.0029809126,0.8866617,0.027741723,0.004018798,0.0013438768,0.07274042],"study_design_scores_gemma":[0.0061803805,0.0015115449,0.000778325,0.0034835367,0.00018035875,0.00023692267,0.015346029,0.84741586,0.10331593,0.0022891294,0.016692022,0.002569952],"about_ca_topic_score_codex":0.000069383226,"about_ca_topic_score_gemma":0.0011914251,"teacher_disagreement_score":0.85051197,"about_ca_system_score_codex":0.00020579585,"about_ca_system_score_gemma":0.000020056315,"threshold_uncertainty_score":0.99997693},"labels":[],"label_agreement":null},{"id":"W2742200817","doi":"10.1109/tvlsi.2017.2720623","title":"From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; x86; Embedded system; Multi-core processor; Software; POSIX Threads; High-level synthesis; Computer architecture; Computer hardware; Operating system; Thread (computing)","score_opus":0.0489006843009377,"score_gpt":0.29644199272075317,"score_spread":0.24754130841981548,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2742200817","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017945692,0.0001035401,0.9685669,0.00045916086,0.007296558,0.003201722,0.001459517,0.0007007054,0.00026621477],"genre_scores_gemma":[0.9739001,0.000013295775,0.019426174,0.000072211784,0.00039300014,0.004308243,0.000022047936,0.00008425146,0.0017806811],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99527687,0.0005173997,0.001308038,0.0013167553,0.0008199107,0.0007610368],"domain_scores_gemma":[0.995019,0.0007737326,0.0005613636,0.002771813,0.0005631448,0.00031089867],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0014558929,0.00061304093,0.0010024896,0.0007287259,0.00090169767,0.0016651973,0.0022186018,0.0005277812,0.000015186006],"category_scores_gemma":[0.00015659902,0.00057531253,0.00033294386,0.0003650374,0.00006918937,0.0017971663,0.000017571112,0.00046883535,0.00019922819],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0025896735,0.009593099,0.0021537142,0.0048968364,0.002590465,0.0005642583,0.063573025,0.18482885,0.30828345,0.07508626,0.07757115,0.2682692],"study_design_scores_gemma":[0.0026268086,0.00061639166,0.0011142459,0.006828863,0.00014351693,0.00006825952,0.003670543,0.69780415,0.27875924,0.00060468586,0.0056210165,0.0021422743],"about_ca_topic_score_codex":0.00983756,"about_ca_topic_score_gemma":0.0043787244,"teacher_disagreement_score":0.95595443,"about_ca_system_score_codex":0.00071622734,"about_ca_system_score_gemma":0.00015990957,"threshold_uncertainty_score":0.99966985},"labels":[],"label_agreement":null},{"id":"W2772463964","doi":"10.1109/tvlsi.2017.2773481","title":"Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Photolithography Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Retargeting; Process variation; Computer science; Process (computing); Variation (astronomy); Integrated circuit layout; Electronic engineering; Computer architecture; Integrated circuit; Artificial intelligence; Engineering","score_opus":0.009305856783995705,"score_gpt":0.2504256027312181,"score_spread":0.2411197459472224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2772463964","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051431052,0.00006832355,0.94141155,0.000031906893,0.0015844954,0.00085139077,0.00039616018,0.0011224366,0.0031026562],"genre_scores_gemma":[0.99616206,0.000051952582,0.002417771,0.000028081553,0.00014144719,0.0005852844,0.0000496003,0.00009797862,0.0004658075],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99786705,0.00007319046,0.0005919442,0.00048437974,0.0005180883,0.00046534245],"domain_scores_gemma":[0.99829775,0.000054614095,0.00025845098,0.00094808044,0.00030817348,0.00013294801],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00036621862,0.0004223652,0.0004140325,0.00032943973,0.00090803247,0.00037918406,0.00045729635,0.00016907207,0.00008398354],"category_scores_gemma":[0.000013609406,0.00037826493,0.0001496933,0.00023211949,0.00008977279,0.0011856089,0.000002115022,0.00054340356,0.000034322617],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00087751006,0.0019777569,0.0074066,0.0028433374,0.0024629617,0.00020780868,0.01197009,0.91066444,0.033326693,0.0015061633,0.0044711446,0.022285495],"study_design_scores_gemma":[0.0022294489,0.0005382859,0.0016042462,0.0023527844,0.00030467502,0.0001551099,0.0029146667,0.7140459,0.26882362,0.00038929936,0.004638025,0.0020039487],"about_ca_topic_score_codex":0.00012315434,"about_ca_topic_score_gemma":0.0003097443,"teacher_disagreement_score":0.944731,"about_ca_system_score_codex":0.00020408502,"about_ca_system_score_gemma":0.00004438779,"threshold_uncertainty_score":0.9998669},"labels":[],"label_agreement":null},{"id":"W2791338777","doi":"10.1109/tvlsi.2017.2788882","title":"Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; National Science Foundation","keywords":"Ring oscillator; Spur; Phase-locked loop; dBc; CMOS; Voltage-controlled oscillator; Electrical engineering; Electronic engineering; Control theory (sociology); Engineering; Voltage; Phase noise; Computer science","score_opus":0.010639745173302207,"score_gpt":0.24000237530315538,"score_spread":0.22936263012985317,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2791338777","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07803901,0.00012945762,0.91277283,0.000048714443,0.0054406063,0.0009629499,0.00034444948,0.0012115998,0.0010503744],"genre_scores_gemma":[0.99516755,0.000060443497,0.0018377528,0.000028249642,0.00017553072,0.0005252676,0.000049792667,0.000076915545,0.0020785164],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981512,0.000035935063,0.0006092623,0.00040328462,0.0003042249,0.00049610226],"domain_scores_gemma":[0.9990222,0.0000838234,0.00010878102,0.0004583769,0.00024385797,0.000082978164],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002340778,0.00036051418,0.00035827642,0.00032302566,0.0004117459,0.0001087838,0.00022895276,0.00032797028,0.00012279677],"category_scores_gemma":[0.000013042588,0.0003401436,0.00016222768,0.00042107425,0.00009520596,0.0006041519,0.0000021448711,0.0003217573,0.0001413051],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00066009595,0.0007402773,0.00039583197,0.0006909484,0.001102686,0.000008105482,0.00472331,0.7140101,0.16879113,0.0039748927,0.017696194,0.08720641],"study_design_scores_gemma":[0.001824571,0.0005259063,0.00015437197,0.0006346445,0.00011523596,0.000019741687,0.002191297,0.5248452,0.4344503,0.00038352114,0.033992592,0.0008626484],"about_ca_topic_score_codex":0.000047177342,"about_ca_topic_score_gemma":0.00030907936,"teacher_disagreement_score":0.9171285,"about_ca_system_score_codex":0.00038896306,"about_ca_system_score_gemma":0.000026941902,"threshold_uncertainty_score":0.99990505},"labels":[],"label_agreement":null},{"id":"W2793149949","doi":"10.1109/tvlsi.2018.2794445","title":"Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Neuroscience and Neural Engineering","field":"Neuroscience","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Fonds Québécois de la Recherche sur la Nature et les Technologies; CMC Microsystems","keywords":"Microelectrode; Multielectrode array; Channel (broadcasting); Electrical engineering; Electrical impedance; Computer science; Biomedical engineering; Materials science; Topology (electrical circuits); Physics; Electrode; Engineering","score_opus":0.03708551855367894,"score_gpt":0.2847868358480832,"score_spread":0.24770131729440423,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2793149949","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44505972,0.000004860405,0.549716,0.000046286987,0.004435217,0.00027485902,0.00009995156,0.00030053387,0.00006256667],"genre_scores_gemma":[0.99834096,0.000010958378,0.00009133679,0.00046837062,0.0004023649,0.00011210201,0.0000059213817,0.00006074443,0.00050720846],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9965567,0.00022692666,0.0006797571,0.0010032812,0.0008099212,0.0007233938],"domain_scores_gemma":[0.9986005,0.0002217297,0.00012853002,0.00049523794,0.00015435723,0.00039965866],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00026905022,0.00042400527,0.0004004785,0.00037582545,0.00066963554,0.00029951942,0.0004209305,0.00018812025,0.00010409891],"category_scores_gemma":[0.000055063985,0.0003660486,0.00016583003,0.0007418869,0.00026244763,0.0006333735,0.00000610262,0.0004496051,0.00026450123],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014915303,0.0009799984,0.0000029672335,0.000025267727,0.0000067909305,0.000040838575,0.0005834921,0.06412208,0.93071675,0.0015638949,0.00005535105,0.0017533833],"study_design_scores_gemma":[0.00038136053,0.0004925901,0.000034825705,0.000058226302,0.000014552502,0.0000482887,0.00022268151,0.5262186,0.47208512,0.0000075952744,0.00020079369,0.00023535882],"about_ca_topic_score_codex":0.00013395061,"about_ca_topic_score_gemma":0.00007770246,"teacher_disagreement_score":0.5532813,"about_ca_system_score_codex":0.00016694368,"about_ca_system_score_gemma":0.000061136925,"threshold_uncertainty_score":0.9998791},"labels":[],"label_agreement":null},{"id":"W2794935685","doi":"10.1109/tvlsi.2018.2812214","title":"Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; China Scholarship Council","keywords":"Stochastic computing; Sobol sequence; Computer science; Parallel computing; Random number generation; Electronic circuit; Algorithm; Efficient energy use; Binary number; Computation; Pseudorandom number generator; Mathematics; Monte Carlo method; Arithmetic; Engineering; Statistics","score_opus":0.04107774159824099,"score_gpt":0.27774488206919096,"score_spread":0.23666714047094997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794935685","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015720813,0.00008633168,0.9754093,0.00010900728,0.006289106,0.0005098537,0.000033969776,0.0012440992,0.00059748086],"genre_scores_gemma":[0.9904293,0.0000066529024,0.008475357,0.00015267632,0.00027730322,0.00017829642,0.0000039144047,0.00004102335,0.00043547445],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99655944,0.00035820965,0.000744114,0.0008947377,0.0008122633,0.00063120865],"domain_scores_gemma":[0.99784374,0.00018392537,0.00030171152,0.00091547205,0.0005573556,0.00019781798],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00073525816,0.00042733297,0.00042632336,0.0005636933,0.0007709105,0.00045816804,0.0009416764,0.0002634978,0.000031213513],"category_scores_gemma":[0.000024137971,0.00039620287,0.00023011609,0.0010056369,0.0001632324,0.0007009186,0.0000097773545,0.00041303705,0.00011064139],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011681959,0.0019035948,0.000032164964,0.00018230162,0.00029052165,0.00006333121,0.021092417,0.8373386,0.07136745,0.020034617,0.0015561979,0.046021946],"study_design_scores_gemma":[0.0002924754,0.00030449615,0.0000074995205,0.00040199197,0.00003206401,0.00015857862,0.0007630585,0.9627333,0.034397867,0.00023278399,0.00021462448,0.00046126143],"about_ca_topic_score_codex":0.0007220802,"about_ca_topic_score_gemma":0.0004979547,"teacher_disagreement_score":0.9747085,"about_ca_system_score_codex":0.00049458374,"about_ca_system_score_gemma":0.00024022334,"threshold_uncertainty_score":0.99984896},"labels":[],"label_agreement":null},{"id":"W2795632034","doi":"10.1109/tvlsi.2018.2817177","title":"On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Integrated Circuits and Semiconductor Failure Analysis","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Electronic engineering; Noise (video); Static timing analysis; Noise margin; Voltage droop; Power (physics); Electrical impedance; Intermodulation; Computer science; Engineering; Transistor; Electrical engineering; Voltage; CMOS; Voltage regulator; Physics","score_opus":0.006050575191187877,"score_gpt":0.20434739059831325,"score_spread":0.19829681540712538,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2795632034","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22468077,0.00007608194,0.7735865,0.00011539453,0.00032372872,0.0006085541,0.0003542412,0.000103306826,0.00015141917],"genre_scores_gemma":[0.9990909,0.0000159668,0.0003220078,0.000070794595,0.000081899925,0.00026415914,0.0000805968,0.000025016872,0.00004866253],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99852026,0.00019227281,0.0005298488,0.0002747184,0.0002458705,0.0002370623],"domain_scores_gemma":[0.9981325,0.0007855447,0.00018341499,0.00032048248,0.00053016696,0.000047842037],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009712672,0.00023894741,0.00035487307,0.00016575246,0.0004486711,0.00014788317,0.00011416236,0.0001726605,0.000029874836],"category_scores_gemma":[0.00006259883,0.0001506038,0.00019185309,0.0009982126,0.00015596337,0.000196895,8.3415057e-7,0.00023852474,0.000002606091],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018413259,0.00070539257,0.0019945933,0.00046165375,0.00726506,0.0000029663229,0.012315399,0.6518144,0.24956217,0.04210445,0.0077087474,0.02422383],"study_design_scores_gemma":[0.00059677433,0.00021936609,0.00075706653,0.0002455846,0.00081973796,0.0000039912616,0.00060703146,0.9329584,0.06303603,0.00027650583,0.00023339642,0.00024607164],"about_ca_topic_score_codex":0.00020433032,"about_ca_topic_score_gemma":0.0005467739,"teacher_disagreement_score":0.7744101,"about_ca_system_score_codex":0.00012452775,"about_ca_system_score_gemma":0.00003114647,"threshold_uncertainty_score":0.61414444},"labels":[],"label_agreement":null},{"id":"W2796256231","doi":"10.1109/tvlsi.2018.2819896","title":"Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates; China Scholarship Council","keywords":"Triple modular redundancy; Redundancy (engineering); Soft error; Computer science; Modular design; Error detection and correction; Overhead (engineering); Majority rule; Voting; Fault tolerance; Algorithm; Electronic engineering; Engineering; Artificial intelligence; Distributed computing","score_opus":0.011101675673056113,"score_gpt":0.23411145782870624,"score_spread":0.22300978215565012,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2796256231","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043905143,0.00019829924,0.9454534,0.00008192816,0.0069915378,0.0018647406,0.00024107685,0.0009385442,0.00032533534],"genre_scores_gemma":[0.99497,0.0000080330365,0.0026275548,0.00011925537,0.00040869418,0.00097093085,0.000047307727,0.00017690774,0.0006712966],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99710083,0.00024663899,0.00079682056,0.0005655614,0.0005119897,0.00077817],"domain_scores_gemma":[0.9981782,0.0003644184,0.00014236165,0.00071392057,0.00040802037,0.00019309764],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00080034556,0.000520909,0.00050999084,0.00043550524,0.00051601126,0.00020300255,0.0002582067,0.00041814081,0.00014570527],"category_scores_gemma":[0.000029265788,0.0005239303,0.00031813805,0.0005660299,0.000101954676,0.0004943053,8.4924847e-7,0.00049166207,0.00032365232],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016006858,0.00022224982,0.0000013828648,0.00014848758,0.000129484,0.0000021863639,0.0005739242,0.9813354,0.012698963,0.00012688409,0.0028209502,0.0017800059],"study_design_scores_gemma":[0.0013223469,0.0005342101,0.000013794448,0.00029019528,0.00007030759,0.000012959396,0.00018744143,0.88309294,0.10854029,0.000039953167,0.0053994088,0.0004961594],"about_ca_topic_score_codex":0.0000249168,"about_ca_topic_score_gemma":0.00015303669,"teacher_disagreement_score":0.9510649,"about_ca_system_score_codex":0.0007329751,"about_ca_system_score_gemma":0.00017188731,"threshold_uncertainty_score":0.9997212},"labels":[],"label_agreement":null},{"id":"W2798000764","doi":"10.1109/tvlsi.2018.2818980","title":"Approximate Sum-of-Products Designs Based on Distributed Arithmetic","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Computer science; Smoothing; Power (physics); Algorithm; Approximation error; Key (lock); Signal-to-noise ratio (imaging); Word error rate; Arithmetic; Mathematics; Artificial intelligence; Telecommunications","score_opus":0.017705654769883755,"score_gpt":0.22327729575938943,"score_spread":0.20557164098950567,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2798000764","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05275672,0.000057205398,0.93954635,0.00005219392,0.0046074656,0.00088308385,0.00059531577,0.0007151848,0.00078648626],"genre_scores_gemma":[0.9974674,0.000019444855,0.0014951901,0.000037108333,0.0002469024,0.00024009019,0.000097250006,0.00010030081,0.00029631826],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99733496,0.00018218029,0.00079541677,0.0005136514,0.00060775765,0.0005660611],"domain_scores_gemma":[0.998313,0.00015022424,0.00013557634,0.00085524295,0.0003896461,0.0001562922],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005947973,0.00047441584,0.00051833066,0.0005617176,0.0002773569,0.00012386714,0.00032016163,0.00028259054,0.00012019944],"category_scores_gemma":[0.000020976166,0.00043318293,0.00017198813,0.0010940084,0.00013499809,0.0004603257,0.0000012809754,0.0004635554,0.0003612305],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00054579065,0.001467514,0.00011176309,0.0011302943,0.00033679773,0.000017686963,0.0016325947,0.8503838,0.13122642,0.00041636065,0.00751148,0.0052195005],"study_design_scores_gemma":[0.0007277935,0.000379123,0.00006467771,0.00035688528,0.000058471105,0.000008451224,0.00019969411,0.6228427,0.37385786,0.000008094543,0.0011408195,0.0003553953],"about_ca_topic_score_codex":0.000043573244,"about_ca_topic_score_gemma":0.000065107146,"teacher_disagreement_score":0.9447107,"about_ca_system_score_codex":0.00035177192,"about_ca_system_score_gemma":0.00008829961,"threshold_uncertainty_score":0.999812},"labels":[],"label_agreement":null},{"id":"W2800495166","doi":"10.1109/tvlsi.2018.2828301","title":"Cascade and <i>LC</i> Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Cascade; CMOS; Filter (signal processing); Reduction (mathematics); Computer science; Clock rate; Engineering; Control theory (sociology); Electrical engineering; Mathematics","score_opus":0.013960413531695606,"score_gpt":0.2552663410359217,"score_spread":0.2413059275042261,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2800495166","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032421894,0.00021086448,0.9644603,0.00003059914,0.00068331213,0.00039620197,0.00028092368,0.0008944215,0.00062144286],"genre_scores_gemma":[0.9950589,0.000032408734,0.00412447,0.00005727541,0.00014860269,0.00010269445,0.000027394082,0.000061543404,0.00038669672],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985412,0.00005658128,0.00043943422,0.00034260584,0.00025133512,0.00036884844],"domain_scores_gemma":[0.99933964,0.000059819402,0.00008312218,0.00028039754,0.00015572071,0.00008129769],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013990312,0.000302679,0.00027935364,0.00028492216,0.00052548316,0.00015276542,0.0001457738,0.00024557768,0.00010483989],"category_scores_gemma":[0.0000052212126,0.00028383126,0.00006907574,0.00038984,0.00015252182,0.0004909431,0.000002163143,0.00029908077,0.000049180882],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008476083,0.000356852,0.000056256158,0.00042459194,0.00017487607,0.000011192205,0.0015471951,0.842132,0.09838948,0.000115888965,0.0017163107,0.054990657],"study_design_scores_gemma":[0.00039285308,0.00011223605,0.000005687096,0.00038156935,0.000061260645,0.000027566208,0.00055992045,0.9086802,0.087448984,0.000030355119,0.0019899318,0.00030941048],"about_ca_topic_score_codex":0.000049125512,"about_ca_topic_score_gemma":0.00017263093,"teacher_disagreement_score":0.962637,"about_ca_system_score_codex":0.00022134694,"about_ca_system_score_gemma":0.00005050307,"threshold_uncertainty_score":0.9999614},"labels":[],"label_agreement":null},{"id":"W2804625592","doi":"10.1109/tvlsi.2018.2832472","title":"A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"National Natural Science Foundation of China","keywords":"Successive approximation ADC; CMOS; Dynamic range; Voltage; Computer science; Electronic engineering; Spurious-free dynamic range; Shaping; Low-power electronics; Figure of merit; Integral nonlinearity; Electrical engineering; Power (physics); Comparator; Physics; Engineering; Converters; Power consumption","score_opus":0.022768291161474014,"score_gpt":0.25429451310454126,"score_spread":0.23152622194306724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2804625592","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05130679,0.0003952099,0.94290125,0.000012112175,0.0024348393,0.0011299755,0.00038356442,0.00066441327,0.0007718388],"genre_scores_gemma":[0.99716175,0.0000198351,0.00034618974,0.00013159413,0.000619178,0.00019494956,0.00004863422,0.00015218575,0.0013257045],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972241,0.00014637646,0.000890769,0.00057558075,0.00044228576,0.00072092155],"domain_scores_gemma":[0.9984485,0.0001289952,0.00016666924,0.00043923056,0.0005978477,0.00021879216],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00062857656,0.0005151533,0.000560968,0.00043939654,0.0006791224,0.00024487477,0.00026647846,0.0004159408,0.00013382846],"category_scores_gemma":[0.000020898739,0.00049690955,0.0002736585,0.00063620845,0.000089532085,0.0007008991,0.0000013829946,0.00046964159,0.00023789574],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009481596,0.0013285754,0.000052617044,0.002793792,0.0008331397,0.00004152835,0.012419681,0.07837472,0.86401737,0.0016719887,0.015136239,0.022382176],"study_design_scores_gemma":[0.0016556828,0.00036828217,0.000013663203,0.0016459731,0.00023399158,0.0000820315,0.0027664758,0.551638,0.4338874,0.00007836537,0.00666435,0.0009657504],"about_ca_topic_score_codex":0.0001294064,"about_ca_topic_score_gemma":0.00044085577,"teacher_disagreement_score":0.94585496,"about_ca_system_score_codex":0.00037903336,"about_ca_system_score_gemma":0.00014830277,"threshold_uncertainty_score":0.99974823},"labels":[],"label_agreement":null},{"id":"W2806161090","doi":"10.1109/tvlsi.2018.2834499","title":"Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review","year":2018,"lang":"en","type":"review","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Silicon Carbide Semiconductor Technologies","field":"Engineering","cited_by":120,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Airbus","keywords":"Electronics; Automotive industry; Silicon carbide; Reliability (semiconductor); Engineering physics; Aerospace; Gallium nitride; Materials science; Computer science; Electrical engineering; Systems engineering; Nanotechnology; Engineering; Aerospace engineering; Power (physics)","score_opus":0.02612958261445177,"score_gpt":0.2801043522608521,"score_spread":0.25397476964640037,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2806161090","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000054469106,0.66655725,0.32825696,0.000019823608,0.00079710013,0.0032420994,0.00039146768,0.00067578146,0.000054095603],"genre_scores_gemma":[0.00044412885,0.98961145,0.0003668055,0.000038589784,0.00017927603,0.008691935,0.00016570653,0.00019137264,0.00031075734],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9969164,0.00012756916,0.0012750676,0.0007907325,0.0003022383,0.0005879716],"domain_scores_gemma":[0.9982715,0.00023689045,0.00031295815,0.0009595186,0.000106826934,0.00011227692],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00057264586,0.0007814774,0.0016097575,0.0005202512,0.0002447909,0.00013625491,0.00042073042,0.00058261555,0.00004126826],"category_scores_gemma":[0.0000212561,0.00071795395,0.00056586147,0.0004489536,0.00010520448,0.0002823295,0.0000050542853,0.0008676606,0.000119957745],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000055431274,0.0000917704,1.8960814e-7,0.05085019,0.0005970201,0.0000013277086,0.000121264246,0.00022982903,0.00033092624,0.0002035258,0.0041888393,0.9433796],"study_design_scores_gemma":[0.00021847126,0.000081367565,3.6123957e-8,0.027815444,0.00091768877,0.00007806245,0.0002854521,0.006147467,0.0007622864,0.00003563921,0.9629502,0.0007078672],"about_ca_topic_score_codex":0.0000074576915,"about_ca_topic_score_gemma":0.000034224613,"teacher_disagreement_score":0.9587614,"about_ca_system_score_codex":0.0008727633,"about_ca_system_score_gemma":0.0000796732,"threshold_uncertainty_score":0.99952716},"labels":[],"label_agreement":null},{"id":"W2807689278","doi":"10.1109/tvlsi.2018.2838044","title":"A Fast, Single-Instruction–Multiple-Data, Scalable Priority Queue","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Distributed systems and fault tolerance","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Scalability; Priority queue; Parallel computing; Queue; Computer network; Operating system","score_opus":0.023785537106581815,"score_gpt":0.2562481678239242,"score_spread":0.23246263071734236,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2807689278","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014019261,0.000106747764,0.97057825,0.00022774878,0.010505375,0.0007945497,0.0008957583,0.0007137892,0.0021585238],"genre_scores_gemma":[0.99190074,0.000014025925,0.004428941,0.00012675664,0.0006982944,0.0001393217,0.00007763652,0.00003915367,0.0025751048],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99573666,0.0003744675,0.0010318574,0.0012684034,0.0008696721,0.0007189166],"domain_scores_gemma":[0.99623644,0.00014930924,0.0003477266,0.0022299297,0.0007456804,0.00029090905],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00091237575,0.0004779918,0.000568248,0.00032935786,0.0009447936,0.0009168149,0.0015269466,0.00035032598,0.000057236604],"category_scores_gemma":[0.00003278331,0.0004391493,0.00020626787,0.0012024436,0.00016822803,0.002548551,0.000018655406,0.00053549255,0.0007224141],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015735386,0.015639694,0.002859657,0.0016718274,0.0019352809,0.00020974173,0.021438306,0.044887774,0.08141788,0.039149202,0.11078619,0.6784309],"study_design_scores_gemma":[0.002023114,0.0004788289,0.0001901415,0.000597446,0.000045685065,0.00022926608,0.0011278631,0.9124147,0.02397262,0.00009285887,0.058001306,0.0008261723],"about_ca_topic_score_codex":0.0007641384,"about_ca_topic_score_gemma":0.0023837762,"teacher_disagreement_score":0.9778815,"about_ca_system_score_codex":0.0003694119,"about_ca_system_score_gemma":0.00019601182,"threshold_uncertainty_score":0.99980605},"labels":[],"label_agreement":null},{"id":"W2808261674","doi":"10.1109/tvlsi.2018.2839698","title":"Electromigration- and Parasitic-Aware ILP-Based Analog Router","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Copper Interconnects and Reliability","field":"Materials Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Research and Development Corporation of Newfoundland and Labrador; Canada Foundation for Innovation","keywords":"Parasitic extraction; Routing (electronic design automation); Computer science; Electromigration; Router; Integer programming; Interconnection; Electronic engineering; Electronic circuit; Sensitivity (control systems); Radio frequency; Analogue electronics; Computer engineering; Algorithm; Electrical engineering; Engineering; Computer network; Telecommunications","score_opus":0.010740142439606673,"score_gpt":0.2511543537369035,"score_spread":0.24041421129729681,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2808261674","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48855865,0.0000411441,0.5083703,0.00025306104,0.0019294902,0.0003708333,0.00013386774,0.00014515853,0.00019748372],"genre_scores_gemma":[0.9981913,0.000010079954,0.0002671411,0.00031350076,0.00027365464,0.00014527117,0.00002028647,0.00002877129,0.00074996817],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99768,0.00029992076,0.00057785003,0.0006334743,0.00037899188,0.00042977274],"domain_scores_gemma":[0.99861795,0.0001735858,0.00013392857,0.00051186816,0.00039649408,0.00016620489],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00062928593,0.00030479656,0.00035829726,0.0002043787,0.0005643242,0.00035318412,0.00019502357,0.00021876444,0.0006614499],"category_scores_gemma":[0.000016797308,0.00023966444,0.00014684802,0.0002645996,0.00021049152,0.0004422487,0.0000015072101,0.00025435485,0.00036322486],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007151205,0.0013410035,0.0005820129,0.00027138673,0.00009893579,0.000013199648,0.0035186957,0.0032952977,0.98286027,0.0006184763,0.003559125,0.0031264832],"study_design_scores_gemma":[0.0013153491,0.0012732702,0.0007638823,0.000425594,0.00010984807,0.000040681138,0.0014738207,0.20817189,0.7836338,0.0000923107,0.0020461832,0.00065333577],"about_ca_topic_score_codex":0.0006496585,"about_ca_topic_score_gemma":0.003785089,"teacher_disagreement_score":0.50963265,"about_ca_system_score_codex":0.00019428736,"about_ca_system_score_gemma":0.00011452913,"threshold_uncertainty_score":0.97732323},"labels":[],"label_agreement":null},{"id":"W2808558511","doi":"10.1109/tvlsi.2018.2838591","title":"A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Decoding methods; Low-density parity-check code; Clock rate; CMOS; Chip; Node (physics); Scalability; Parallel computing; Computer hardware; Algorithm; Electronic engineering; Physics; Engineering; Telecommunications","score_opus":0.016555530266814143,"score_gpt":0.2663288758883945,"score_spread":0.24977334562158035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2808558511","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.063893504,0.000041452844,0.9302518,0.0002020343,0.002653232,0.0010910884,0.000028024624,0.001222119,0.0006167859],"genre_scores_gemma":[0.94158435,0.000009024648,0.05634911,0.00022316977,0.00012330053,0.00045431833,0.0000053009917,0.00007035868,0.001181085],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9957851,0.00060993247,0.0010559362,0.0011029432,0.00071305135,0.0007330195],"domain_scores_gemma":[0.9973946,0.00025173769,0.0003869996,0.0012628201,0.0005092953,0.0001945394],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011836465,0.0005564096,0.0006558668,0.0007675229,0.00053228764,0.00059795944,0.00092908496,0.00038379035,0.00004780673],"category_scores_gemma":[0.000041974945,0.0004699556,0.00022486782,0.0012926878,0.0001422652,0.0013253047,0.00001183791,0.0009220684,0.00014856107],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0059025963,0.025965083,0.016988635,0.0018475471,0.0019918238,0.0013764517,0.22664042,0.037209164,0.40407643,0.0053969435,0.014171902,0.25843298],"study_design_scores_gemma":[0.0022532137,0.0008152825,0.00042559655,0.0015007401,0.000040775125,0.00014422637,0.0018208488,0.9175996,0.073704876,0.00005699995,0.00081399066,0.0008238426],"about_ca_topic_score_codex":0.00064251525,"about_ca_topic_score_gemma":0.007260681,"teacher_disagreement_score":0.88039047,"about_ca_system_score_codex":0.00053229276,"about_ca_system_score_gemma":0.00019448414,"threshold_uncertainty_score":0.99977523},"labels":[],"label_agreement":null},{"id":"W2809145887","doi":"10.1109/tvlsi.2018.2839709","title":"A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates - Technology Futures","keywords":"Phase shift module; Inductor; Varicap; Transmission line; Insertion loss; Transformer; CMOS; Return loss; Electrical engineering; Materials science; Optoelectronics; Electric power transmission; Electronic engineering; Engineering; Capacitance; Physics; Voltage; Electrode","score_opus":0.01991659639761929,"score_gpt":0.2609058176102396,"score_spread":0.24098922121262034,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2809145887","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4769844,0.00026683052,0.5195807,0.00004237596,0.0016338967,0.0005758413,0.000084573745,0.00043760677,0.00039375247],"genre_scores_gemma":[0.99869704,0.000093582705,0.00044667747,0.000030924202,0.00017827343,0.00017050862,0.000019320967,0.000112006324,0.00025168105],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9972966,0.00017471646,0.0009280863,0.0005932246,0.00035788628,0.00064952555],"domain_scores_gemma":[0.99892825,0.00008061776,0.000107208514,0.00049177883,0.0001950491,0.00019711789],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00044675314,0.0005257697,0.0005832013,0.0013728196,0.00025743543,0.00014845259,0.00024840425,0.00071203295,0.00014725226],"category_scores_gemma":[0.000014178214,0.0004893801,0.00012637643,0.0014639371,0.00017069056,0.0008002224,5.4883225e-7,0.0009852244,0.000070630536],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017571295,0.00080740696,0.00012823861,0.00024575362,0.00020823014,0.00007583634,0.004187068,0.06194772,0.9121696,0.0001356308,0.00029439083,0.019624453],"study_design_scores_gemma":[0.0018981462,0.00042471883,0.000023047683,0.00088375626,0.00008531138,0.00015784151,0.0016643829,0.4849678,0.5072627,0.000118055876,0.0018826483,0.0006315539],"about_ca_topic_score_codex":0.00025462816,"about_ca_topic_score_gemma":0.00042694216,"teacher_disagreement_score":0.5217126,"about_ca_system_score_codex":0.00060770684,"about_ca_system_score_gemma":0.00009671375,"threshold_uncertainty_score":0.9997558},"labels":[],"label_agreement":null},{"id":"W2809625918","doi":"10.1109/tvlsi.2018.2844728","title":"Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Cascode; Electrical engineering; Capacitor; Topology (electrical circuits); Capacitance; Common-mode rejection ratio; Algorithm; Physics; Computer science; Electronic engineering; CMOS; Voltage; Engineering; Transistor; Amplifier; Operational amplifier; Electrode; Quantum mechanics","score_opus":0.01494981974580727,"score_gpt":0.2352814107249283,"score_spread":0.22033159097912103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2809625918","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042647917,0.00012687065,0.9489881,0.00003515122,0.004630465,0.0014694281,0.00086956413,0.00050079526,0.00073174975],"genre_scores_gemma":[0.9965437,0.000014503021,0.00015257068,0.00018625938,0.00050765596,0.00028120913,0.000074685326,0.000089314985,0.0021500718],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99772775,0.00012153937,0.00061661,0.00053821143,0.0004150844,0.00058083143],"domain_scores_gemma":[0.9984838,0.00021858564,0.000087205146,0.00038158946,0.0004635443,0.00036528407],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00047640366,0.00044397925,0.00053809857,0.00046511157,0.0005031316,0.00015777885,0.00022835915,0.00021395335,0.00013479363],"category_scores_gemma":[0.000013586103,0.0004267817,0.00027777022,0.00045836548,0.00007399714,0.00026811712,0.000002070837,0.00032613182,0.002188293],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011230282,0.0011062777,0.00003841902,0.0010701318,0.0008926418,0.000022262091,0.02119637,0.16106802,0.61992717,0.0022912894,0.1563945,0.034869894],"study_design_scores_gemma":[0.0035164643,0.0019608745,0.00012267496,0.0019661898,0.00042232257,0.00008110654,0.0074781706,0.44035533,0.439047,0.00030820657,0.1025381,0.0022035341],"about_ca_topic_score_codex":0.000079042235,"about_ca_topic_score_gemma":0.00018050679,"teacher_disagreement_score":0.9538958,"about_ca_system_score_codex":0.0003148904,"about_ca_system_score_gemma":0.000054030326,"threshold_uncertainty_score":0.9998184},"labels":[],"label_agreement":null},{"id":"W2883155983","doi":"10.1109/tvlsi.2018.2850806","title":"A 100-MS/s–5-GS/s, 13–5-bit Nyquist-Rate Reconfigurable Time-Domain ADC","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Flash ADC; Nyquist rate; CMOS; Nyquist–Shannon sampling theorem; Linearity; Effective number of bits; Successive approximation ADC; Reconfigurability; Nyquist frequency; Sampling (signal processing); Computer science; Electronic engineering; 4-bit; Comparator; Detector; Electrical engineering; Bandwidth (computing); Voltage; Engineering; Telecommunications","score_opus":0.011001770766829915,"score_gpt":0.22852805799767406,"score_spread":0.21752628723084413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2883155983","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049953774,0.00026262266,0.9200849,0.00010239927,0.0056128004,0.00075056055,0.00035238164,0.0021405625,0.020739991],"genre_scores_gemma":[0.9844415,0.00018844835,0.0011034614,0.00007219993,0.00031945948,0.00036297928,0.00004120275,0.00009703887,0.013373713],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976554,0.000117733434,0.00073175476,0.000520088,0.00033832216,0.00063671265],"domain_scores_gemma":[0.99869597,0.000108751796,0.00012589844,0.0007335084,0.00021010842,0.00012577607],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00046413764,0.00046519877,0.0004800288,0.00039089198,0.00046099347,0.000175151,0.00038101678,0.00037458047,0.00092168234],"category_scores_gemma":[0.000016002085,0.0004346557,0.00018329633,0.00057354977,0.00015990163,0.0006278622,0.0000023857754,0.0005443907,0.0020659121],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010566369,0.0025090033,0.00019954327,0.0013058454,0.002236009,0.00011056277,0.008515742,0.21680567,0.47741032,0.003873215,0.16361214,0.12236531],"study_design_scores_gemma":[0.0024192638,0.0010138329,0.00007131351,0.0011439065,0.0001522617,0.00010334039,0.0038901384,0.2672816,0.458129,0.0009481605,0.26300964,0.0018375518],"about_ca_topic_score_codex":0.000112857844,"about_ca_topic_score_gemma":0.00060575735,"teacher_disagreement_score":0.9344877,"about_ca_system_score_codex":0.0003576974,"about_ca_system_score_gemma":0.000037669848,"threshold_uncertainty_score":0.9999916},"labels":[],"label_agreement":null},{"id":"W2887945679","doi":"10.1109/tvlsi.2018.2851958","title":"Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Domino logic; Multiplier (economics); Very-large-scale integration; Finite field; CMOS; Critical path method; Computer science; Elliptic curve cryptography; Parallel computing; Arithmetic; Electronic engineering; Logic gate; Logic synthesis; Mathematics; Logic family; Algorithm; Embedded system; Engineering; Discrete mathematics; Encryption","score_opus":0.020182279273917348,"score_gpt":0.2865310725754582,"score_spread":0.2663487933015408,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2887945679","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3084095,0.00002485095,0.6893929,0.00008660461,0.0014587367,0.00042433248,0.000042953932,0.000054505363,0.00010560186],"genre_scores_gemma":[0.9929486,0.000009090255,0.006733286,0.00008848549,0.00008801595,0.00006707644,0.000006261141,0.0000135261635,0.00004567403],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976642,0.00028733088,0.00076143385,0.00047307104,0.00043350382,0.0003804332],"domain_scores_gemma":[0.99874496,0.00020586187,0.00023568337,0.00046857618,0.00026111718,0.00008378218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056867,0.00023483131,0.00030675044,0.0006797028,0.00030062036,0.0001358564,0.0003423527,0.00017865366,0.00012975372],"category_scores_gemma":[0.000010634269,0.00021226141,0.00021564562,0.0009865207,0.000084481035,0.00027407563,0.000007371506,0.00026016758,0.000028504499],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001488911,0.0047776066,0.0029527408,0.00071948144,0.00061942294,0.000078139965,0.051715374,0.6525273,0.17032294,0.00735895,0.0005066279,0.106932566],"study_design_scores_gemma":[0.0020934972,0.000582711,0.00071501615,0.00025747594,0.00005560018,0.000023327822,0.002847522,0.80270195,0.1901992,0.000062374806,0.00011687489,0.0003444642],"about_ca_topic_score_codex":0.0013750613,"about_ca_topic_score_gemma":0.0026237844,"teacher_disagreement_score":0.6845391,"about_ca_system_score_codex":0.0001198492,"about_ca_system_score_gemma":0.00009631676,"threshold_uncertainty_score":0.8655769},"labels":[],"label_agreement":null},{"id":"W2892608340","doi":"10.1109/tvlsi.2018.2867215","title":"An All-Digital Time-Domain Smart Temperature Sensor With a Cost-Efficient Curvature Correction","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Sensor Technology and Measurement Systems","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Ministry of Science and Technology, Taiwan; Mitacs","keywords":"Curvature; Field-programmable gate array; Interpolation (computer graphics); Computer science; Linearity; Electronic engineering; Algorithm; Computer hardware; Mathematics; Engineering; Artificial intelligence","score_opus":0.01172953583441974,"score_gpt":0.23292048599691328,"score_spread":0.22119095016249354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2892608340","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1289449,0.0000355046,0.8609063,0.00033027472,0.0062599382,0.0014233567,0.00011372194,0.0011264631,0.0008595148],"genre_scores_gemma":[0.9946458,0.0000028405714,0.0009582442,0.00022615322,0.00029220417,0.00026369336,0.000044606124,0.00004584571,0.0035206538],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966789,0.00035085223,0.000579003,0.0009748587,0.00081450393,0.00060187594],"domain_scores_gemma":[0.997582,0.000070277005,0.0002492784,0.0011755527,0.00069264416,0.00023020469],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006472869,0.00048375045,0.00043990524,0.0004835066,0.0007132619,0.00066906627,0.00062006334,0.00056430924,0.00003524514],"category_scores_gemma":[0.0000134635575,0.00038171854,0.00015700386,0.001004065,0.00016780026,0.0010650005,0.0000019903778,0.0007550857,0.00055477524],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020202731,0.007320716,0.00061059406,0.00019977005,0.0013079963,0.00017590492,0.020983115,0.05108667,0.85280395,0.0023959877,0.040526282,0.020568738],"study_design_scores_gemma":[0.003536733,0.003564257,0.0002073627,0.0010769446,0.00014547797,0.0015350701,0.0065239174,0.58411556,0.3602448,0.000026775433,0.037263755,0.0017593423],"about_ca_topic_score_codex":0.00005378566,"about_ca_topic_score_gemma":0.0003187805,"teacher_disagreement_score":0.86570084,"about_ca_system_score_codex":0.0003265773,"about_ca_system_score_gemma":0.00011759297,"threshold_uncertainty_score":0.99986345},"labels":[],"label_agreement":null},{"id":"W2900500071","doi":"10.1109/tvlsi.2018.2877438","title":"Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":62,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"National Science Foundation","keywords":"Field-programmable gate array; Physical unclonable function; Computer science; Key generation; Embedded system; Overhead (engineering); Key (lock); Encryption; Virtex; Computer hardware; Cryptography; Advanced Encryption Standard; Algorithm; Computer network","score_opus":0.02984465471118834,"score_gpt":0.2623921777810458,"score_spread":0.23254752306985746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2900500071","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17826593,0.000038913062,0.81643957,0.0002189441,0.0034554182,0.000645819,0.000058445803,0.00024110365,0.00063588744],"genre_scores_gemma":[0.9962329,0.0000039611755,0.0024662132,0.00027319288,0.00053892506,0.00015203067,0.0000437536,0.000028559132,0.0002604352],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99666065,0.00046814446,0.0007795852,0.00083763344,0.0007308893,0.00052310916],"domain_scores_gemma":[0.99802583,0.000117595344,0.00022607665,0.00077410997,0.00067878276,0.00017760647],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00072207395,0.0003794294,0.00039581288,0.0006014086,0.0007763235,0.00051151967,0.00043170585,0.00024746679,0.00010074655],"category_scores_gemma":[0.000020076795,0.00036192886,0.00020574706,0.0012241596,0.00010019138,0.00077700143,0.000004765237,0.00045281017,0.0003484452],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014177016,0.002064961,0.000032137254,0.00008788358,0.000059343845,0.00001101959,0.0037060026,0.8637492,0.11520517,0.008467351,0.0006344911,0.005840689],"study_design_scores_gemma":[0.0007806577,0.0002490271,0.000066645174,0.0001416515,0.000025127722,0.000012275629,0.00027535908,0.92782193,0.06841812,0.00004145424,0.0018142287,0.00035352612],"about_ca_topic_score_codex":0.0006088456,"about_ca_topic_score_gemma":0.0019039244,"teacher_disagreement_score":0.817967,"about_ca_system_score_codex":0.0006132991,"about_ca_system_score_gemma":0.00029969725,"threshold_uncertainty_score":0.9998833},"labels":[],"label_agreement":null},{"id":"W2901666864","doi":"10.1109/tvlsi.2018.2877107","title":"Power Scheduling With Active &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$RC$ &lt;/tex-math&gt; &lt;/inline-formula&gt; Power Grids","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage; Engineering; Power gating; Chip; Electronic engineering; Voltage drop; Electrical engineering; Computer science; Transistor","score_opus":0.00797039183236096,"score_gpt":0.21791207842553348,"score_spread":0.20994168659317253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2901666864","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46692166,0.00033157025,0.5186973,0.00011936961,0.0067284857,0.0018616656,0.0006945464,0.0015648475,0.0030805636],"genre_scores_gemma":[0.9897102,0.00021434236,0.0045914575,0.0001857484,0.0009356322,0.0007434631,0.00030175567,0.0005417972,0.0027755986],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9912499,0.0003119704,0.0025022873,0.001706998,0.002190608,0.0020381967],"domain_scores_gemma":[0.9945139,0.000381818,0.0006630988,0.0019466531,0.0017636397,0.0007308891],"candidate_categories":["metaepi_narrow","sts","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0013542791,0.0019137906,0.0016891606,0.0015899846,0.0013574905,0.0007744823,0.0010426644,0.0012209319,0.00047701615],"category_scores_gemma":[0.000064224754,0.0016647128,0.0007139135,0.002365371,0.00038171347,0.0039763954,0.000019697924,0.0017315655,0.0025443682],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0029770394,0.003743398,0.00020416027,0.0014889844,0.0040488206,0.00023021457,0.02918528,0.60111016,0.326116,0.014097589,0.0062035476,0.010594784],"study_design_scores_gemma":[0.0053471215,0.0019474147,0.00058313477,0.0021461162,0.0005184465,0.0003728126,0.0018004891,0.83255446,0.11555299,0.000060565926,0.035926122,0.0031903093],"about_ca_topic_score_codex":0.00006408385,"about_ca_topic_score_gemma":0.0010061528,"teacher_disagreement_score":0.5227886,"about_ca_system_score_codex":0.0016187441,"about_ca_system_score_gemma":0.00046712134,"threshold_uncertainty_score":0.9999426},"labels":[],"label_agreement":null},{"id":"W2905247075","doi":"10.1109/tvlsi.2018.2883710","title":"EA-Based LDE-Aware Fast Analog Layout Retargeting With Device Abstraction","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Computer science; Retargeting; Abstraction; Transistor; Integrated circuit layout; Physical design; Electronic engineering; Analogue electronics; Electronic circuit; Standard cell; Circuit extraction; Integrated circuit; Circuit design; Embedded system; Voltage; Engineering; Electrical engineering; Artificial intelligence; Equivalent circuit","score_opus":0.015578315665680069,"score_gpt":0.23573671463725088,"score_spread":0.2201583989715708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2905247075","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.106166504,0.00010221781,0.8873153,0.000017832435,0.0029177521,0.00052058947,0.00016968073,0.0005995266,0.0021906218],"genre_scores_gemma":[0.9980717,0.000017011102,0.0005078816,0.000097428434,0.00037339437,0.00016060931,0.00006502823,0.00009625855,0.0006107323],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99781346,0.00010122372,0.0006227543,0.00048483882,0.00048457607,0.00049311825],"domain_scores_gemma":[0.99878114,0.000091877606,0.00016457646,0.00048482855,0.0003272043,0.0001503527],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031778548,0.0004214435,0.00037142355,0.0002710216,0.0004291624,0.00017228595,0.00021082534,0.00023805103,0.00028639883],"category_scores_gemma":[0.000003879072,0.00037636852,0.00012848352,0.0005067454,0.00007749451,0.0007111498,7.1194444e-7,0.00050856126,0.0002675733],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002530604,0.00047478,0.0005456488,0.00054464175,0.00043613178,0.000024621793,0.0021161863,0.9067938,0.07197189,0.00009720852,0.0014691182,0.015272955],"study_design_scores_gemma":[0.0016238077,0.0005663966,0.0002116216,0.0011269011,0.00020401785,0.00005712768,0.0063594757,0.8052569,0.1717667,0.000013691166,0.011706586,0.001106794],"about_ca_topic_score_codex":0.00011987477,"about_ca_topic_score_gemma":0.001116206,"teacher_disagreement_score":0.8919051,"about_ca_system_score_codex":0.00035582847,"about_ca_system_score_gemma":0.000054908403,"threshold_uncertainty_score":0.9998688},"labels":[],"label_agreement":null},{"id":"W2909442293","doi":"10.1109/tvlsi.2018.2888589","title":"Thermal-Aware Design Method for Laser Group Control in Nanophotonic Interconnects","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Agence Nationale de la Recherche","keywords":"Laser; Nanophotonics; Lasing threshold; Optoelectronics; Computer science; Interconnection; Bandwidth (computing); Semiconductor laser theory; Key (lock); Electronic engineering; Materials science; Temperature control; Wavelength; Optics; Telecommunications; Physics; Engineering; Mechanical engineering","score_opus":0.010427991092176377,"score_gpt":0.2332266928607532,"score_spread":0.22279870176857683,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2909442293","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05377044,0.00016898241,0.94018644,0.000032234086,0.0027110695,0.00183416,0.00018935029,0.00027870672,0.0008286112],"genre_scores_gemma":[0.996364,0.000029642015,0.0018499794,0.00014841986,0.00005224347,0.00092433114,0.000016675087,0.00007115798,0.00054357946],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981316,0.00022265312,0.0005668611,0.00039281812,0.00021972624,0.00046637122],"domain_scores_gemma":[0.99871254,0.00066991657,0.00006343985,0.0003522002,0.00009020666,0.000111694586],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007188908,0.00032992507,0.0005088945,0.00026568255,0.00008690747,0.000103084385,0.00021777177,0.00027843524,0.00017495111],"category_scores_gemma":[0.000007963741,0.00029011178,0.0002236874,0.00027010287,0.000018624076,0.00042311038,9.3869147e-7,0.00039165228,0.00023735817],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039768798,0.0003126787,0.00002338421,0.0004171937,0.00021108295,0.0000065735576,0.0009457527,0.9046152,0.08943022,0.00039843158,0.00022762279,0.0030141452],"study_design_scores_gemma":[0.0019942953,0.00022207155,0.000028556082,0.00032983487,0.000043826843,0.000006486984,0.000797069,0.93177146,0.06313417,0.000026915053,0.001326736,0.00031858703],"about_ca_topic_score_codex":0.00007794136,"about_ca_topic_score_gemma":0.00060785335,"teacher_disagreement_score":0.9425935,"about_ca_system_score_codex":0.00030935687,"about_ca_system_score_gemma":0.000040310297,"threshold_uncertainty_score":0.9999551},"labels":[],"label_agreement":null},{"id":"W2914744205","doi":"10.1109/tvlsi.2019.2894104","title":"Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Synchronization (alternating current); Clock synchronization; Computer science; Electronic engineering; Propagation delay; Embedded system; Electrical engineering; Engineering; Topology (electrical circuits)","score_opus":0.0061850912738138746,"score_gpt":0.22031280464984265,"score_spread":0.2141277133760288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2914744205","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11783742,0.00025631575,0.87507766,0.000048639602,0.0029818,0.0018624066,0.0004373249,0.0009189501,0.0005795018],"genre_scores_gemma":[0.9965276,0.00008147841,0.0008647683,0.000040694627,0.00013449782,0.0006101616,0.000093412455,0.00006987,0.0015775289],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99833846,0.000050898703,0.00058194785,0.00036645262,0.00027369265,0.0003885376],"domain_scores_gemma":[0.9989551,0.000282157,0.00010791604,0.00036412865,0.0002302714,0.00006047063],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016884877,0.00036290285,0.00051558565,0.0003217078,0.00019119594,0.00013133799,0.00017488432,0.0002537782,0.000037582286],"category_scores_gemma":[0.00002524376,0.00030522296,0.00022557331,0.00026909917,0.000047199657,0.00028747076,0.000001779084,0.00030226182,0.000089231224],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043274247,0.00017468062,0.00006403672,0.00018564033,0.00029852288,0.0000030176732,0.00047149585,0.9732674,0.009391703,0.00046403855,0.0004887153,0.014758009],"study_design_scores_gemma":[0.004730686,0.0004754435,0.00003141756,0.00047674676,0.000108574546,0.000034773806,0.001932861,0.9187798,0.06916011,0.00019492692,0.0034491634,0.0006254892],"about_ca_topic_score_codex":0.000012303216,"about_ca_topic_score_gemma":0.00015971382,"teacher_disagreement_score":0.8786902,"about_ca_system_score_codex":0.00021915739,"about_ca_system_score_gemma":0.000032092255,"threshold_uncertainty_score":0.99994},"labels":[],"label_agreement":null},{"id":"W2924877344","doi":"10.1109/tvlsi.2019.2902503","title":"Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Optical Network Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada; Concordia University; CMC Microsystems","keywords":"Control reconfiguration; Computer science; Electronic engineering; Clock signal; Digital clock manager; Clock gating; Clock rate; CMOS; Computer hardware; Clock skew; Embedded system; Engineering; Jitter","score_opus":0.011328860441596585,"score_gpt":0.2220316398889251,"score_spread":0.21070277944732851,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2924877344","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19748074,0.00009184471,0.79570305,0.000107682776,0.0024051785,0.0013649391,0.00006126295,0.0008427563,0.0019425475],"genre_scores_gemma":[0.9945599,0.00009973749,0.003752277,0.00002645864,0.00011309164,0.00055878394,0.000054436194,0.00007488957,0.0007604252],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979571,0.00006407467,0.0007041107,0.0004593276,0.0002754044,0.00053997163],"domain_scores_gemma":[0.99898845,0.00028191757,0.000049333466,0.00046648103,0.000113399656,0.000100396486],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00038445657,0.00034781286,0.00046688734,0.00037087695,0.00011367963,0.00012936704,0.00023968458,0.0008104712,0.000079268364],"category_scores_gemma":[0.000018634526,0.00034318998,0.0001939424,0.00039233264,0.000053169922,0.0004267654,0.0000014706613,0.0009394076,0.00025300344],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013763286,0.00020414946,0.000119705575,0.00016041103,0.000082751765,0.0000026369974,0.00044684066,0.9584697,0.0048594694,0.00091357785,0.0007045404,0.03389861],"study_design_scores_gemma":[0.0009203943,0.00030697524,0.000104499566,0.0003019831,0.000038471248,0.000014374388,0.00196202,0.98304355,0.009346861,0.000057012283,0.0034386527,0.0004651876],"about_ca_topic_score_codex":0.00003309688,"about_ca_topic_score_gemma":0.0005111118,"teacher_disagreement_score":0.79707915,"about_ca_system_score_codex":0.00050241814,"about_ca_system_score_gemma":0.000033488817,"threshold_uncertainty_score":0.999902},"labels":[],"label_agreement":null},{"id":"W2940466158","doi":"10.1109/tvlsi.2019.2908964","title":"Hardware Trojan Detection Using Reconfigurable Assertion Checkers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Hardware Trojan; Trojan; Assertion; Embedded system; Computer science; Microcontroller; System on a chip; Computer hardware; Computer security; Programming language","score_opus":0.015715703198478002,"score_gpt":0.23303832921595596,"score_spread":0.21732262601747795,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2940466158","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15574954,0.000040671075,0.833646,0.00009903372,0.0069943047,0.0007777996,0.00006811882,0.0005219651,0.002102576],"genre_scores_gemma":[0.9958679,0.000018241662,0.00074670126,0.00011823507,0.00022260878,0.00014184184,0.000024214763,0.00004188638,0.0028183733],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966939,0.00034663067,0.0007047106,0.00093679084,0.0007016945,0.0006162734],"domain_scores_gemma":[0.99794084,0.0001158599,0.00027200428,0.0009929119,0.0004525412,0.00022583015],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00059352274,0.00043223065,0.000499745,0.0004932424,0.00071426854,0.00056186615,0.00052587356,0.00032102616,0.00017131053],"category_scores_gemma":[0.000013776009,0.0004151263,0.0003894532,0.0011566125,0.000040293988,0.0024465597,0.000004485076,0.0007066506,0.00084762886],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008301448,0.004109018,0.00035024402,0.0007103696,0.00077541574,0.000031109295,0.006046023,0.24171579,0.65523946,0.011650718,0.00167657,0.07686512],"study_design_scores_gemma":[0.0011352547,0.0004329386,0.00019229593,0.00030618528,0.00006443225,0.000062810046,0.0011084847,0.81583476,0.17216022,0.00025288836,0.007785869,0.0006638348],"about_ca_topic_score_codex":0.00056960044,"about_ca_topic_score_gemma":0.0005484483,"teacher_disagreement_score":0.84011835,"about_ca_system_score_codex":0.00066991785,"about_ca_system_score_gemma":0.00017186652,"threshold_uncertainty_score":0.9999303},"labels":[],"label_agreement":null},{"id":"W2940984015","doi":"10.1109/tvlsi.2019.2907549","title":"A Parametric DFT Scheme for STT-MRAMs","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Photolithography Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Parametric statistics; Process variation; Electronic engineering; Computer science; Semiconductor device modeling; Electronic circuit; Wafer; Process (computing); Engineering; Electrical engineering; Mathematics","score_opus":0.010198175963451501,"score_gpt":0.2467556082062493,"score_spread":0.23655743224279782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2940984015","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07397837,0.0002031618,0.9169981,0.000011637198,0.0037251299,0.002028664,0.0003862797,0.0012275585,0.0014411074],"genre_scores_gemma":[0.987257,0.00009228329,0.009573771,0.000043436426,0.00009340532,0.0013577732,0.00004309111,0.00010381803,0.0014354333],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979656,0.000060589628,0.00063200254,0.00044474177,0.00039534314,0.0005017248],"domain_scores_gemma":[0.99878997,0.00017529965,0.00010114628,0.0006323799,0.0001823306,0.00011887218],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00034570313,0.00038257343,0.00043633627,0.00066942716,0.0002322234,0.00010128712,0.0002683069,0.0002748912,0.0001212322],"category_scores_gemma":[0.000009030065,0.00037383533,0.00030566755,0.0008709901,0.000034845078,0.0005327801,0.0000017923711,0.00041770545,0.00012654814],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011787451,0.0041440567,0.0023342897,0.00489854,0.0027966443,0.00002216851,0.0054661417,0.6138941,0.2629646,0.009914183,0.018681807,0.07370468],"study_design_scores_gemma":[0.0020699273,0.0006422234,0.000072959236,0.0006844049,0.000110376764,0.00003104426,0.0014846452,0.68375987,0.24978563,0.00030006992,0.059874095,0.0011847741],"about_ca_topic_score_codex":0.000028663902,"about_ca_topic_score_gemma":0.000043065273,"teacher_disagreement_score":0.91327864,"about_ca_system_score_codex":0.00027936776,"about_ca_system_score_gemma":0.000024382301,"threshold_uncertainty_score":0.9998714},"labels":[],"label_agreement":null},{"id":"W2953289753","doi":"10.1109/tvlsi.2019.2922999","title":"Optimized Schoolbook Polynomial Multiplication for Compact Lattice-Based Cryptography on FPGA","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Data Security","field":"Computer Science","cited_by":135,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Engineering and Physical Sciences Research Council; Fundamental Research Funds for the Central Universities; Government of Jiangsu Province; Six Talent Peaks Project in Jiangsu Province; Queen's University; National Natural Science Foundation of China; Queen's University Belfast","keywords":"Field-programmable gate array; Computer science; Lattice-based cryptography; Speedup; Cryptography; Multiplication (music); Throughput; Parallel computing; Computer hardware; Algorithm; Mathematics; Quantum; Quantum cryptography; Physics; Quantum information","score_opus":0.015301872275892718,"score_gpt":0.2526773690943855,"score_spread":0.23737549681849276,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2953289753","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017347218,0.000054873133,0.97454953,0.00037120265,0.0034028937,0.0023378907,0.00079831836,0.00051104586,0.00062703755],"genre_scores_gemma":[0.97873694,0.000014104815,0.019948682,0.00042323826,0.00016556833,0.00041628105,0.00015935807,0.00004024956,0.00009556167],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9968672,0.00029413594,0.0007383978,0.00094945275,0.00060210563,0.000548699],"domain_scores_gemma":[0.9971329,0.0006088483,0.00030945824,0.001382519,0.00031999155,0.00024627772],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007250784,0.0004522478,0.0005245042,0.0008156427,0.00051885215,0.00056444627,0.0008030182,0.00030060147,0.00007002998],"category_scores_gemma":[0.000015416115,0.0004155508,0.00063486444,0.000874128,0.0000632966,0.0011546417,0.000003342539,0.0005034633,0.00029612036],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.012556649,0.018226419,0.0011597732,0.0016276467,0.0016605728,0.0000166227,0.006851999,0.6371203,0.06504135,0.15936866,0.047449403,0.048920587],"study_design_scores_gemma":[0.0074148597,0.0011076595,0.00042025011,0.0004501579,0.0000853384,0.000009000726,0.00042373917,0.92435396,0.050827056,0.00025488558,0.013750154,0.0009029206],"about_ca_topic_score_codex":0.00013213849,"about_ca_topic_score_gemma":0.000084544896,"teacher_disagreement_score":0.9613897,"about_ca_system_score_codex":0.00018887328,"about_ca_system_score_gemma":0.00014154533,"threshold_uncertainty_score":0.99982965},"labels":[],"label_agreement":null},{"id":"W2955242165","doi":"10.1109/tvlsi.2019.2920152","title":"An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Recurrent neural network; Stochastic computing; Energy consumption; Artificial neural network; Noise (video); Binary number; Computer engineering; Efficient energy use; Artificial intelligence; Arithmetic; Engineering","score_opus":0.015574871332141822,"score_gpt":0.25869684725040276,"score_spread":0.24312197591826093,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2955242165","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30094203,0.00009838574,0.6928686,0.000027212434,0.0050081615,0.00042151773,0.000011403325,0.00057562644,0.00004703558],"genre_scores_gemma":[0.99293345,0.0000038245676,0.0066334503,0.000096335476,0.00018892235,0.00003532516,0.0000057018815,0.000039315753,0.00006368203],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969745,0.00043189552,0.0006544276,0.0008373985,0.0005370371,0.0005647262],"domain_scores_gemma":[0.9982945,0.00020699593,0.00027232798,0.0007979221,0.00023614924,0.0001921453],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007629694,0.00037875355,0.0004314357,0.00031768042,0.0005355185,0.00046075185,0.0005184661,0.00017773709,0.000008092135],"category_scores_gemma":[0.000005634274,0.00035751984,0.00014200625,0.00064685347,0.00004395144,0.00056431507,0.000010709008,0.00048696663,0.000016840904],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000258526,0.00021788618,0.000053200853,0.00002849169,0.00001833346,0.0000031828995,0.001220754,0.9835959,0.0031795255,0.00061141874,0.00003481017,0.011010642],"study_design_scores_gemma":[0.0003341616,0.00030063075,0.00006306237,0.00050106796,0.000023016624,0.00009978279,0.00037597792,0.99586064,0.0019926636,0.000028183875,0.00004472413,0.0003760716],"about_ca_topic_score_codex":0.00028085805,"about_ca_topic_score_gemma":0.00017127821,"teacher_disagreement_score":0.6919914,"about_ca_system_score_codex":0.00026084486,"about_ca_system_score_gemma":0.00007670084,"threshold_uncertainty_score":0.9998877},"labels":[],"label_agreement":null},{"id":"W2957414056","doi":"10.1109/tvlsi.2019.2924018","title":"A 24-GHz DCO With High-Amplitude Stabilization and Enhanced Startup Time for Automotive Radar","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"dBc; Phase noise; Amplitude; CMOS; Colpitts oscillator; Figure of merit; Materials science; Electronic engineering; Electrical engineering; Optoelectronics; Physics; Engineering; Local oscillator; Vackář oscillator; Optics","score_opus":0.0066803882873303615,"score_gpt":0.19458611000628406,"score_spread":0.1879057217189537,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2957414056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1782324,0.00011685727,0.81565315,0.00003611314,0.0017226038,0.0020783592,0.00055100344,0.0006461717,0.0009633437],"genre_scores_gemma":[0.9959296,0.000039223596,0.00091571384,0.000035959056,0.000083782026,0.0006497753,0.00011107675,0.00012645738,0.00210841],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9977502,0.00014644818,0.0006089272,0.000586029,0.00041587505,0.00049250794],"domain_scores_gemma":[0.9985724,0.00024533021,0.00011943508,0.0004964591,0.0004126546,0.00015373623],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003577555,0.0004721625,0.0005528065,0.00034842532,0.00019552937,0.00020382738,0.00017600092,0.0002960183,0.00017984804],"category_scores_gemma":[0.000012238647,0.00041458942,0.00012031981,0.0004811787,0.00006041406,0.00073571486,3.1288175e-7,0.00040344973,0.00018822507],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033624575,0.00032389417,0.000031597257,0.00054160337,0.00052570296,0.0000045130632,0.0034023083,0.3961023,0.5938248,0.0008627865,0.0012404383,0.0028037778],"study_design_scores_gemma":[0.0030049009,0.0011350624,0.00007203621,0.0008055368,0.00018920946,0.000043171138,0.0023895334,0.28321642,0.7068307,0.00014481386,0.0011780357,0.0009906162],"about_ca_topic_score_codex":0.00008337579,"about_ca_topic_score_gemma":0.0002482485,"teacher_disagreement_score":0.8176972,"about_ca_system_score_codex":0.00056057354,"about_ca_system_score_gemma":0.00009230614,"threshold_uncertainty_score":0.9998306},"labels":[],"label_agreement":null},{"id":"W2965536425","doi":"10.1109/tvlsi.2019.2919644","title":"The Costs of Confidentiality in Virtualized FPGAs","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Embedded system; Encryption; Confidentiality; Flexibility (engineering); Reconfigurable computing; Computer architecture; Computer security","score_opus":0.00860569658638154,"score_gpt":0.23660895222524297,"score_spread":0.22800325563886142,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2965536425","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.094124995,0.00008531222,0.89786905,0.00020349976,0.00471735,0.0007767281,0.000088079294,0.000136073,0.0019988953],"genre_scores_gemma":[0.9979843,0.00004445688,0.00010962178,0.00007552234,0.00006156163,0.00012383482,0.000008665846,0.000014403849,0.0015776424],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99719214,0.0005245864,0.00075469515,0.0005054892,0.00064083096,0.0003822377],"domain_scores_gemma":[0.997928,0.0004577642,0.00022696826,0.000956171,0.0003252297,0.000105838626],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009826825,0.00024375528,0.00042310436,0.00022918168,0.00030808433,0.00026535292,0.0006980227,0.00015820817,0.000056885438],"category_scores_gemma":[0.000018383922,0.00018544022,0.00025593836,0.00085249095,0.00008498832,0.0008107721,0.0000076853885,0.00046208664,0.00026783455],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017524959,0.008301725,0.00090845145,0.0005620918,0.0008015615,0.000028600965,0.015373408,0.08193979,0.08146344,0.7352605,0.006065076,0.067542896],"study_design_scores_gemma":[0.006171547,0.0010812003,0.0015173441,0.0010816229,0.000092442104,0.00004579231,0.005819946,0.844484,0.10633931,0.0031100782,0.02893776,0.0013189643],"about_ca_topic_score_codex":0.0011852199,"about_ca_topic_score_gemma":0.0023922876,"teacher_disagreement_score":0.9038593,"about_ca_system_score_codex":0.00025604607,"about_ca_system_score_gemma":0.00014490055,"threshold_uncertainty_score":0.75620323},"labels":[],"label_agreement":null},{"id":"W2980235527","doi":"10.1109/tvlsi.2019.2940943","title":"Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":147,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"MNIST database; Computer science; Artificial neural network; Convolutional neural network; Noise (video); Multiplication (music); Artificial intelligence; Efficient energy use; Computer engineering; Deep neural networks; Machine learning; Algorithm; Mathematics","score_opus":0.009042114404894398,"score_gpt":0.20744604993328675,"score_spread":0.19840393552839236,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2980235527","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41057488,0.00020245115,0.58609337,0.0000058257465,0.0022414615,0.0006274537,0.000037999187,0.00015919788,0.000057358266],"genre_scores_gemma":[0.999318,0.000042330124,0.00030923705,0.000016681106,0.000083178864,0.000067031106,0.0000075986104,0.00006042117,0.00009552107],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99827963,0.00010032919,0.0005722405,0.00031785268,0.00031797515,0.0004119756],"domain_scores_gemma":[0.9989727,0.00019665483,0.00014634038,0.0004735264,0.00012910797,0.00008164537],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042968403,0.00031162545,0.0003539986,0.00021294832,0.00026098138,0.00014451778,0.00023472957,0.0001838725,0.00002417062],"category_scores_gemma":[0.000009434496,0.0002359498,0.00011814367,0.00045614326,0.000067521556,0.00065683364,0.000003025173,0.00048625097,0.000014003192],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033000117,0.000046544257,0.0001356588,0.00020037818,0.000043358115,9.0699945e-7,0.0009980409,0.961917,0.03339337,0.000016260028,0.000029055822,0.003186452],"study_design_scores_gemma":[0.00056282576,0.00006895765,0.000052537987,0.00018695448,0.000046600064,0.000022616457,0.0014728082,0.9722354,0.025057897,7.412006e-7,0.000049282906,0.00024342435],"about_ca_topic_score_codex":0.00010726943,"about_ca_topic_score_gemma":0.000037642625,"teacher_disagreement_score":0.58874315,"about_ca_system_score_codex":0.00015029566,"about_ca_system_score_gemma":0.000028953726,"threshold_uncertainty_score":0.96217537},"labels":[],"label_agreement":null},{"id":"W2982698051","doi":"10.1109/tvlsi.2019.2947202","title":"Incremental Fault Analysis: Relaxing the Fault Model of Differential Fault Attacks","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Fault injection; Cryptosystem; Fault (geology); Advanced Encryption Standard; Computer science; Block cipher; Cryptography; Fault model; Encryption; Embedded system; Algorithm; Computer security; Engineering; Software; Geology; Operating system; Seismology; Electrical engineering","score_opus":0.017759558249302677,"score_gpt":0.2658511145248987,"score_spread":0.248091556275596,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982698051","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35682616,0.000026408981,0.6410013,0.00010368231,0.000986546,0.00052874215,0.0002044237,0.00009129353,0.00023149488],"genre_scores_gemma":[0.9981403,0.000030905343,0.0011313611,0.00008034335,0.000046305984,0.0001370733,0.00004797577,0.000019022025,0.00036675858],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967767,0.00031286373,0.0009649048,0.0006111982,0.00091519847,0.00041911128],"domain_scores_gemma":[0.9980431,0.000157343,0.00035610993,0.001012175,0.00032431446,0.00010694225],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00062393193,0.00032766658,0.0004952219,0.00064146233,0.0005137846,0.00033101946,0.00079388573,0.00017388327,0.00013479248],"category_scores_gemma":[0.0000050324834,0.00024607574,0.00057909364,0.0015442297,0.00007180968,0.0008097488,0.00001247322,0.00047075909,0.000050121187],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022506896,0.0021993802,0.0020335112,0.00021161466,0.0027331763,0.000004355629,0.022986492,0.8674463,0.06247419,0.028624844,0.0010938725,0.0099672],"study_design_scores_gemma":[0.0008226465,0.0001337289,0.00030165137,0.000069763526,0.00023338912,0.0000061744277,0.0035645645,0.9844722,0.009869062,0.00008877324,0.00015979417,0.00027823556],"about_ca_topic_score_codex":0.0005671262,"about_ca_topic_score_gemma":0.0017072345,"teacher_disagreement_score":0.6413141,"about_ca_system_score_codex":0.0001424277,"about_ca_system_score_gemma":0.00008258255,"threshold_uncertainty_score":0.99999917},"labels":[],"label_agreement":null},{"id":"W2984937238","doi":"10.1109/tvlsi.2019.2950129","title":"Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Encoder; Computer science; Throughput; Very-large-scale integration; CMOS; Computer hardware; Latency (audio); Forward error correction; Electronic engineering; Power consumption; Block (permutation group theory); High-definition television; Parallel computing; Embedded system; Power (physics); Decoding methods; Wireless; Engineering; Algorithm; Telecommunications","score_opus":0.019658049629703387,"score_gpt":0.2948270207983588,"score_spread":0.2751689711686554,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2984937238","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07503778,0.0000668269,0.9195768,0.00061754073,0.0015926759,0.0018349614,0.00017436345,0.000586372,0.00051264366],"genre_scores_gemma":[0.9665294,0.000020711686,0.031939745,0.00012816746,0.000029274503,0.0006195216,0.000041253166,0.000034581048,0.00065732055],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975261,0.00022711151,0.000689494,0.00068321533,0.000445193,0.0004288664],"domain_scores_gemma":[0.99725515,0.00052856887,0.00023158714,0.0014489269,0.00039950435,0.00013626818],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008041561,0.00031213436,0.00035303526,0.00032779237,0.0005057635,0.00035671232,0.0006795705,0.00018587027,0.00006505091],"category_scores_gemma":[0.000015832336,0.00029889448,0.0001486623,0.0004410575,0.0000737202,0.0006643292,0.0000187098,0.00037087876,0.000097998745],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009778598,0.010910162,0.0011954684,0.0014026914,0.0012524108,0.000036458856,0.06285617,0.0835023,0.11630497,0.3700803,0.020721871,0.33075935],"study_design_scores_gemma":[0.0026221862,0.0015831275,0.00027058274,0.00046059873,0.00011082399,0.00012718375,0.007317391,0.8916492,0.08712365,0.0006999222,0.006930524,0.0011048366],"about_ca_topic_score_codex":0.00024827555,"about_ca_topic_score_gemma":0.00056341867,"teacher_disagreement_score":0.89149165,"about_ca_system_score_codex":0.00032290656,"about_ca_system_score_gemma":0.00011613398,"threshold_uncertainty_score":0.9999463},"labels":[],"label_agreement":null},{"id":"W3000160544","doi":"10.1109/tvlsi.2019.2961602","title":"Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":75,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Korea Evaluation Institute of Industrial Technology","keywords":"STRIDE; Convolutional neural network; Kernel (algebra); Computer science; Speedup; Digital signal processing; Convolution (computer science); Algorithm; Computational complexity theory; Parallel computing; Field-programmable gate array; Mathematics; Artificial neural network; Artificial intelligence; Embedded system; Computer hardware; Discrete mathematics","score_opus":0.0222694878945663,"score_gpt":0.2494657186137322,"score_spread":0.2271962307191659,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3000160544","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003346482,0.0002538788,0.9909786,0.0023054215,0.0013231101,0.0011458448,0.00016910693,0.0004201838,0.000057380923],"genre_scores_gemma":[0.99169606,0.00005157355,0.006147469,0.000898082,0.00035998583,0.0005743826,0.00003588934,0.000029697105,0.00020683599],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99786806,0.00012001091,0.0005424081,0.0007138326,0.00032038928,0.00043532593],"domain_scores_gemma":[0.9985716,0.00033748974,0.0001764893,0.00041797248,0.00021105316,0.0002854054],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001857038,0.0002989581,0.00032022997,0.0001148052,0.0005823812,0.0002474945,0.00044764395,0.00015521231,0.00000917463],"category_scores_gemma":[0.000011687115,0.00028647785,0.00017030323,0.00063802674,0.00008253085,0.00083796744,0.00000662996,0.00039129806,0.000021973105],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021455105,0.00031156882,0.00007904003,0.00008095978,0.000104500774,0.0000057233297,0.00088365684,0.92726386,0.0029589292,0.02326371,0.0056743375,0.03915919],"study_design_scores_gemma":[0.00077764434,0.00021035098,0.00004989386,0.000034283286,0.000024164692,0.00003072263,0.00016585308,0.99169654,0.0013688622,0.00015189173,0.005210837,0.0002789491],"about_ca_topic_score_codex":0.000014428497,"about_ca_topic_score_gemma":0.000051366318,"teacher_disagreement_score":0.9883496,"about_ca_system_score_codex":0.00008898417,"about_ca_system_score_gemma":0.000043997763,"threshold_uncertainty_score":0.99995875},"labels":[],"label_agreement":null},{"id":"W3000168951","doi":"10.1109/tvlsi.2019.2962501","title":"Optimizing FPGA Logic Circuitry for Variable Voltage Supplies","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Voltage; Voltage reduction; Routing (electronic design automation); Logic synthesis; Embedded system; Logic gate; Computer hardware; Electrical engineering; Engineering; Algorithm","score_opus":0.018387919499411744,"score_gpt":0.21411091989978911,"score_spread":0.19572300040037738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3000168951","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004370152,0.0002608604,0.98661584,0.00010078873,0.0039585037,0.0011894264,0.00055635243,0.001196466,0.0017516231],"genre_scores_gemma":[0.994132,0.00007004588,0.0036335965,0.00022958833,0.0003919391,0.000587689,0.00007685628,0.00013042544,0.0007478672],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99769545,0.000060885723,0.00072705705,0.0005099268,0.00038472775,0.00062196713],"domain_scores_gemma":[0.9989073,0.00017887002,0.00009480447,0.00042032383,0.00016968325,0.00022899313],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035112465,0.00046404856,0.0005383567,0.00025378825,0.0003714949,0.00025485648,0.00032739367,0.00033383595,0.00021288556],"category_scores_gemma":[0.000013439299,0.00045136688,0.00023120451,0.00058906997,0.00004324126,0.0008102076,0.0000018785512,0.00053733966,0.00028643478],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009465798,0.00014420167,0.000010294559,0.00065363856,0.00019349057,0.000005955958,0.0026740134,0.9074841,0.079864725,0.00077473634,0.0066512944,0.0014488513],"study_design_scores_gemma":[0.0013022701,0.00027917308,0.000006153866,0.00024760838,0.00011605618,0.000019125,0.0021019431,0.85148424,0.12736858,0.000055652974,0.016333621,0.00068559265],"about_ca_topic_score_codex":0.000026860997,"about_ca_topic_score_gemma":0.000032017622,"teacher_disagreement_score":0.9897618,"about_ca_system_score_codex":0.00029001042,"about_ca_system_score_gemma":0.000066436936,"threshold_uncertainty_score":0.9997938},"labels":[],"label_agreement":null},{"id":"W3012557762","doi":"10.1109/tvlsi.2020.2975876","title":"A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Random number generation; Computer science; Electronics; Resistor; Voltage; Electronic engineering; Electrical engineering; Engineering; Algorithm","score_opus":0.01220806914549274,"score_gpt":0.22895449511002625,"score_spread":0.2167464259645335,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3012557762","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03697657,0.000020605221,0.9556893,0.0016500499,0.002232555,0.00081813993,0.00016898374,0.0010001326,0.0014436655],"genre_scores_gemma":[0.99700683,0.000006871656,0.0010485955,0.0010602691,0.0003364039,0.00019010359,0.000024809695,0.00004255223,0.00028355728],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966553,0.0003244438,0.0007482509,0.00097563886,0.0006960698,0.0006003159],"domain_scores_gemma":[0.99793804,0.00026242342,0.00023647754,0.0009041245,0.00032932154,0.00032963586],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00042784744,0.00048431367,0.0006679756,0.00038658598,0.00066976534,0.00042741242,0.0007698179,0.00032817826,0.00013564577],"category_scores_gemma":[0.000052842035,0.00043039172,0.00038390013,0.0017738024,0.0000891863,0.0007659946,0.000008431673,0.0009900904,0.00073437445],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0037894314,0.014205822,0.0015486666,0.0014871276,0.0012197107,0.00034992603,0.010292983,0.6149585,0.18495028,0.08018601,0.02915063,0.057860885],"study_design_scores_gemma":[0.002810763,0.00037771172,0.00005026963,0.00026315846,0.000040435458,0.000018173745,0.0003207895,0.91985667,0.06573358,0.00015088434,0.009832484,0.0005450785],"about_ca_topic_score_codex":0.00008079893,"about_ca_topic_score_gemma":0.000085745785,"teacher_disagreement_score":0.96003026,"about_ca_system_score_codex":0.00024987556,"about_ca_system_score_gemma":0.00021298931,"threshold_uncertainty_score":0.9998148},"labels":[],"label_agreement":null},{"id":"W3017491333","doi":"10.1109/tvlsi.2020.2965772","title":"Optimizing FPGA Logic Block Architectures for Arithmetic","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Toronto","funders":"Semiconductor Research Corporation; New Brunswick Innovation Foundation; Texas Instruments; Natural Sciences and Engineering Research Council of Canada; CMC Microsystems; National Science Foundation","keywords":"Adder; Arithmetic; Computer science; Parallel computing; Field-programmable gate array; Logic block; Lookup table; Computer hardware; Mathematics","score_opus":0.01786802317263244,"score_gpt":0.22247843816039023,"score_spread":0.20461041498775778,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3017491333","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035778046,0.00031847655,0.9577382,0.00024414493,0.0028230352,0.0011976063,0.00025855898,0.0010626429,0.00057925435],"genre_scores_gemma":[0.99400294,0.000037345304,0.0044030673,0.00023530421,0.00036146728,0.00053890434,0.000022567883,0.00011275584,0.00028567287],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978234,0.00009111257,0.00066509517,0.00047751688,0.000385329,0.00055752875],"domain_scores_gemma":[0.9989939,0.00017915243,0.00008476342,0.0003733223,0.00013544128,0.00023342166],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00026348277,0.0004511023,0.00049010554,0.00030897677,0.00030299718,0.00018796511,0.00030120925,0.00026113432,0.000059881135],"category_scores_gemma":[0.000014814975,0.0004113469,0.0002827278,0.0005136298,0.000046254358,0.00020496434,0.0000016211948,0.00057003245,0.00018469343],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000081623744,0.000087296066,0.0000041694157,0.00028853738,0.00011898461,0.000004744614,0.0020721809,0.98003405,0.013415843,0.000051380815,0.0012943394,0.0025468708],"study_design_scores_gemma":[0.0010273221,0.00033303845,0.000010763167,0.00020212658,0.000093840565,0.000029804785,0.0007938917,0.883104,0.10973449,0.00002408143,0.004127898,0.0005187359],"about_ca_topic_score_codex":0.000018446088,"about_ca_topic_score_gemma":0.00006697727,"teacher_disagreement_score":0.9582249,"about_ca_system_score_codex":0.00020026528,"about_ca_system_score_gemma":0.00004317653,"threshold_uncertainty_score":0.9998338},"labels":[],"label_agreement":null},{"id":"W3023260388","doi":"10.1109/tvlsi.2004.831478","title":"Power estimation techniques for FPGAs","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Delay calculation; Field-programmable gate array; Computer science; Routing (electronic design automation); Capacitance; Noise (video); Electronic engineering; Logic gate; Logic synthesis; Interconnection; Dynamic demand; Gate array; Minimum bounding box; CMOS; Programmable logic array; Power (physics); Algorithm; Embedded system; Engineering; Artificial intelligence; Telecommunications","score_opus":0.009093474468148337,"score_gpt":0.23481335160568928,"score_spread":0.22571987713754094,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3023260388","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0045166,0.00009725937,0.98788846,0.000066115106,0.0014269619,0.0013556753,0.00021830821,0.0024999906,0.0019306622],"genre_scores_gemma":[0.98333925,0.000047559748,0.014716208,0.000053703265,0.00009563995,0.0012123405,0.00004135522,0.000084903375,0.0004090271],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984892,0.000042802887,0.0005364986,0.0003076032,0.00027219026,0.00035172587],"domain_scores_gemma":[0.9992194,0.000066413806,0.0000706765,0.00036804687,0.00017544931,0.00009999764],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00034165048,0.0003219962,0.000317281,0.00035818468,0.00022555023,0.00014328783,0.00017052828,0.00031676344,0.000043488682],"category_scores_gemma":[0.000008051995,0.00030938556,0.00021307133,0.00029322394,0.000032642267,0.00053470006,6.518271e-7,0.0003022091,0.000073101255],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023380725,0.0012414008,0.0000088124325,0.00093646185,0.00039288943,0.000015722018,0.0044013797,0.68509215,0.20466758,0.007857641,0.012723217,0.082428955],"study_design_scores_gemma":[0.0007192402,0.00036727186,0.00000845612,0.0005815331,0.00005514439,0.00004122669,0.00045996622,0.16612172,0.82431394,0.000889099,0.0058773607,0.0005650276],"about_ca_topic_score_codex":0.0000399718,"about_ca_topic_score_gemma":0.00007076315,"teacher_disagreement_score":0.97882265,"about_ca_system_score_codex":0.0003940963,"about_ca_system_score_gemma":0.000037312046,"threshold_uncertainty_score":0.9999358},"labels":[],"label_agreement":null},{"id":"W3092189036","doi":"10.1109/tvlsi.2020.3022776","title":"A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Helmholtz Association","keywords":"Electronic circuit; Electronics; Flexibility (engineering); Computer science; Transistor; Overhead (engineering); Embedded system; Standard cell; Integrated circuit; Electronic engineering; Electrical engineering; Voltage; Engineering","score_opus":0.010847658818832614,"score_gpt":0.1987949264953618,"score_spread":0.18794726767652917,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3092189036","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04126635,0.00008783638,0.9549316,0.00024963464,0.0013648766,0.0006702915,0.00010444812,0.00052198017,0.0008029561],"genre_scores_gemma":[0.9982531,0.000047241698,0.0008069096,0.00021044989,0.000123384,0.000108554384,0.000021988128,0.00003595209,0.0003924156],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99723554,0.00020176312,0.00074885326,0.00070443604,0.00058552844,0.00052387104],"domain_scores_gemma":[0.9982229,0.00014187001,0.00023705859,0.0006878778,0.00042008905,0.00029021542],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00033169557,0.0003783855,0.00052372727,0.00027616118,0.00023893839,0.0001542402,0.0006631179,0.00020426637,0.000028416182],"category_scores_gemma":[0.00003869837,0.00037169294,0.0003405436,0.0013350045,0.0000379248,0.000760475,0.000010500414,0.00082485034,0.000124254],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023767525,0.0030600678,0.000036934693,0.001195016,0.0004557812,0.000051056744,0.01084557,0.23251355,0.7244259,0.011152158,0.0025115102,0.013514759],"study_design_scores_gemma":[0.0010767247,0.00039558669,0.0000401679,0.00024632236,0.00005075441,0.000010817365,0.00045605435,0.7251481,0.26286164,0.000026082947,0.009199672,0.00048812118],"about_ca_topic_score_codex":0.000055048942,"about_ca_topic_score_gemma":0.000072193085,"teacher_disagreement_score":0.9569868,"about_ca_system_score_codex":0.00028188768,"about_ca_system_score_gemma":0.0002244971,"threshold_uncertainty_score":0.9998735},"labels":[],"label_agreement":null},{"id":"W3094014085","doi":"10.1109/tvlsi.2020.3030906","title":"FPGA Implementation of an Improved OMP for Compressive Sensing Reconstruction","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Sparse and Compressive Sensing Techniques","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"National Natural Science Foundation of China","keywords":"Field-programmable gate array; Matching pursuit; Orthogonalization; Computer science; SIGNAL (programming language); Gate array; Compressed sensing; Algorithm; High-level synthesis; Signal reconstruction; Matrix (chemical analysis); Parallel computing; Computer hardware; Signal processing; Digital signal processing","score_opus":0.02039039240674553,"score_gpt":0.26162678787714805,"score_spread":0.24123639547040251,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3094014085","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12345509,0.00004245463,0.87334025,0.00004333222,0.0013311468,0.0008171903,0.00027380834,0.00058154494,0.00011515334],"genre_scores_gemma":[0.9943953,0.000022695198,0.0051533896,0.00005071379,0.00018188679,0.0000672854,0.00006105022,0.000052531428,0.000015125473],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99859256,0.00010735239,0.0005817886,0.00030131635,0.00017986468,0.00023711988],"domain_scores_gemma":[0.9991355,0.00007692361,0.00016284086,0.00024686067,0.0002719455,0.000105918894],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00015377927,0.00024178314,0.0003436151,0.00016626697,0.00016243476,0.000079701094,0.00010621868,0.00015377601,0.000025345109],"category_scores_gemma":[0.0000048271936,0.00024954803,0.00015589134,0.00021527337,0.00003416144,0.00044644615,0.0000010310566,0.00021304571,0.0000051063516],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018404213,0.000082828505,0.0000062935683,0.00015522545,0.00018677287,0.0000021497378,0.002473943,0.10039375,0.7170013,0.000049528462,0.0006533069,0.17881083],"study_design_scores_gemma":[0.00042385323,0.00016899734,0.000008596996,0.00011658492,0.00004092784,0.000014058936,0.0026394804,0.5064355,0.48979715,0.000023353341,0.00018398935,0.00014747323],"about_ca_topic_score_codex":0.0001524083,"about_ca_topic_score_gemma":0.00028173896,"teacher_disagreement_score":0.8709402,"about_ca_system_score_codex":0.00010163237,"about_ca_system_score_gemma":0.00003014205,"threshold_uncertainty_score":0.99999565},"labels":[],"label_agreement":null},{"id":"W3103728101","doi":"10.1109/tvlsi.2020.3033928","title":"Area-Efficient Nano-AES Implementation for Internet-of-Things Devices","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Datapath; Computer science; Encryption; Advanced Encryption Standard; Byte; Cryptosystem; Cryptography; Application-specific integrated circuit; Embedded system; Field-programmable gate array; Shift register; Computer hardware; Computer network","score_opus":0.029945249842396077,"score_gpt":0.28849232010327863,"score_spread":0.2585470702608825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3103728101","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06178371,0.00006735449,0.9345753,0.00062465994,0.0014112405,0.0011057217,0.00016894947,0.00018101145,0.000082040184],"genre_scores_gemma":[0.99104714,0.0000127618405,0.00800166,0.0004135133,0.000054669865,0.00034940723,0.00005939515,0.000019744355,0.00004170883],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99762034,0.00013830642,0.00086623605,0.00054924603,0.0004778551,0.00034803385],"domain_scores_gemma":[0.99862546,0.0001823315,0.0003385987,0.00033196766,0.00037333308,0.00014833071],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047558532,0.00025650757,0.00033881856,0.00030783852,0.00030542805,0.00028598777,0.0005020112,0.00010272629,0.00007273133],"category_scores_gemma":[0.000009310471,0.00024373434,0.00028990838,0.000729926,0.000042887972,0.00074480823,0.000006517188,0.0001780049,0.000017520546],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00092030835,0.0044142148,0.0013348599,0.0021670456,0.0014451161,0.000015262975,0.22462922,0.036283594,0.10223218,0.23721874,0.01414927,0.3751902],"study_design_scores_gemma":[0.0016654074,0.0007218224,0.000108349865,0.00015348448,0.0000740721,0.00000989394,0.009623338,0.8925051,0.088621795,0.00013324464,0.005960663,0.0004228051],"about_ca_topic_score_codex":0.00035309236,"about_ca_topic_score_gemma":0.00043829132,"teacher_disagreement_score":0.9292634,"about_ca_system_score_codex":0.00009554225,"about_ca_system_score_gemma":0.00009020208,"threshold_uncertainty_score":0.9939198},"labels":[],"label_agreement":null},{"id":"W3130406170","doi":"10.1109/tvlsi.2021.3058509","title":"An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FGPA Implementation","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"FedDev Ontario","keywords":"Operand; Elliptic curve cryptography; Field-programmable gate array; Cryptography; Computer science; Multiplier (economics); Finite field; Public-key cryptography; Key (lock); Gate array; Multiplication (music); Computer hardware; Parallel computing; Arithmetic; Embedded system; Algorithm; Mathematics; Encryption","score_opus":0.011393731774626189,"score_gpt":0.26568274510228135,"score_spread":0.25428901332765513,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3130406170","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07102909,0.00010686811,0.92506,0.0006319211,0.001957934,0.0007299738,0.0002661364,0.00017948469,0.000038620354],"genre_scores_gemma":[0.98725307,0.000016666141,0.011919178,0.00034055882,0.00008843066,0.00020047347,0.000060471473,0.000022764158,0.000098378005],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99773216,0.00023515472,0.00052575493,0.0006919457,0.0004329145,0.00038207322],"domain_scores_gemma":[0.9978386,0.0006487622,0.00014432566,0.00084369944,0.00035212428,0.0001724873],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000436974,0.00027581034,0.0002969211,0.0003382325,0.0005576254,0.00048717883,0.00037121336,0.00018316161,0.000048106438],"category_scores_gemma":[0.00002626447,0.00025360554,0.00020748097,0.0005921908,0.000041238363,0.00038409946,0.000004905179,0.00023723762,0.000013880057],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00077598094,0.005349018,0.0007314351,0.00069630315,0.00048557762,0.000072326824,0.008086715,0.7412124,0.10048854,0.03146782,0.0028366896,0.10779719],"study_design_scores_gemma":[0.002939749,0.0005518546,0.00037503502,0.00012464548,0.00006254007,0.000012724636,0.001854235,0.8118347,0.18081437,0.00017326519,0.0008716258,0.0003852377],"about_ca_topic_score_codex":0.00020370698,"about_ca_topic_score_gemma":0.00091794314,"teacher_disagreement_score":0.916224,"about_ca_system_score_codex":0.00008008845,"about_ca_system_score_gemma":0.00012040074,"threshold_uncertainty_score":0.9999916},"labels":[],"label_agreement":null},{"id":"W3131053867","doi":"10.1109/tvlsi.2021.3056243","title":"Machine-Learning-Based Self-Tunable Design of Approximate Computing","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Benchmark (surveying); Overhead (engineering); Computer engineering; Set (abstract data type); Energy consumption; Efficient energy use; Software; Reduction (mathematics); Constraint (computer-aided design); Embedded system","score_opus":0.010378637670939954,"score_gpt":0.2039752414382916,"score_spread":0.19359660376735163,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3131053867","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01531512,0.00039592996,0.9795733,0.000018584744,0.0023096716,0.0005892807,0.00008765938,0.001060667,0.0006497996],"genre_scores_gemma":[0.9925044,0.00007778765,0.0065649664,0.000026991851,0.00008172441,0.00009822102,0.000048350623,0.00010605605,0.00049150625],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973828,0.00035543836,0.0008198861,0.00041992692,0.000506451,0.0005154986],"domain_scores_gemma":[0.99865973,0.00024485774,0.00015530872,0.00049033295,0.0003158067,0.00013396615],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00069323985,0.00040841982,0.00054995855,0.00036784768,0.0003057501,0.0001419488,0.0002247568,0.0002604712,0.00012147233],"category_scores_gemma":[0.000012445081,0.00040764306,0.00021116706,0.0008192809,0.000035949557,0.00040262577,0.000001985258,0.00065110245,0.000117034666],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037074944,0.0002555777,0.00005441043,0.00039568546,0.00012310738,0.000011926296,0.00074096635,0.97803575,0.019427534,0.000042685475,0.00024235026,0.0006329094],"study_design_scores_gemma":[0.00077963993,0.000110546374,0.000011170577,0.00030230364,0.00006226372,0.00002330904,0.00043762854,0.78469664,0.21243668,0.000004180386,0.0008303061,0.00030534752],"about_ca_topic_score_codex":0.000046308935,"about_ca_topic_score_gemma":0.000039376915,"teacher_disagreement_score":0.9771893,"about_ca_system_score_codex":0.0003013134,"about_ca_system_score_gemma":0.00013431348,"threshold_uncertainty_score":0.9998375},"labels":[],"label_agreement":null},{"id":"W3164065772","doi":"10.1109/tvlsi.2021.3072866","title":"Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Low-density parity-check code; Field-programmable gate array; Computer hardware; Embedded system; Gate array; Scheduling (production processes); Parallel computing; Computer architecture; Decoding methods; Algorithm; Engineering","score_opus":0.014273802751559966,"score_gpt":0.2541533053275753,"score_spread":0.23987950257601534,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3164065772","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009580839,0.00048929563,0.9836606,0.00056756823,0.0026118285,0.00043171673,0.00003344435,0.0012205025,0.0014041967],"genre_scores_gemma":[0.94711715,0.000077492616,0.04943842,0.0002964573,0.0001332653,0.00018547791,0.000013592205,0.00004369295,0.0026944247],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99705124,0.00041159114,0.00063316984,0.0008735617,0.00051891356,0.00051154656],"domain_scores_gemma":[0.9982048,0.00026885665,0.00018865422,0.0007998647,0.00035388352,0.00018391346],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00068501814,0.00037514,0.000411318,0.00032238392,0.0005652748,0.00053567387,0.0004783014,0.0002634552,0.000040404935],"category_scores_gemma":[0.00004221313,0.0003531475,0.000198562,0.00075401727,0.00005473315,0.0007035817,0.000010294332,0.0007405487,0.00005660731],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048458693,0.004312512,0.0012593801,0.0015056566,0.0009960057,0.000568446,0.04831785,0.33369172,0.2453638,0.019542508,0.03228638,0.31167114],"study_design_scores_gemma":[0.0015057928,0.0004281678,0.0001820128,0.0011807131,0.00008989223,0.0008243474,0.0032792133,0.5154331,0.4574109,0.0017931742,0.016307212,0.0015654865],"about_ca_topic_score_codex":0.00014098003,"about_ca_topic_score_gemma":0.00063495897,"teacher_disagreement_score":0.93753636,"about_ca_system_score_codex":0.00016582455,"about_ca_system_score_gemma":0.00015422568,"threshold_uncertainty_score":0.99989206},"labels":[],"label_agreement":null},{"id":"W3196467229","doi":"10.1109/tvlsi.2021.3107404","title":"Efficient Performance Modeling for Automated CMOS Analog Circuit Synthesis","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Newfoundland and Labrador; Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Netlist; Computer science; Circuit extraction; Electronic engineering; Network topology; CMOS; Equivalent circuit; Transistor; Topology (electrical circuits); Computer engineering; Algorithm; Computer hardware; Engineering; Electrical engineering; Voltage","score_opus":0.019417589222570582,"score_gpt":0.2264605211824901,"score_spread":0.20704293195991952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3196467229","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08769491,0.000184046,0.90675294,0.000015393243,0.0014351216,0.0005794953,0.0002651937,0.002368714,0.00070419704],"genre_scores_gemma":[0.99742466,0.00008186207,0.0011509571,0.000023554847,0.00009394317,0.00083631644,0.000032136966,0.000075127755,0.0002814655],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982502,0.0000826251,0.00058508397,0.0003705731,0.00030066556,0.00041088977],"domain_scores_gemma":[0.99901336,0.00013402793,0.000055335582,0.00040657318,0.0002845942,0.0001061299],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00036688312,0.0003056928,0.00038638528,0.00027518434,0.00030840203,0.0001416604,0.00015719996,0.00025993364,0.00005068749],"category_scores_gemma":[0.000013610853,0.00030459109,0.00023315339,0.0004400757,0.0000191367,0.00017895477,9.473331e-7,0.00028112347,0.00005502458],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015521578,0.00012991382,0.0000038510075,0.00024042556,0.00008053182,0.0000034747713,0.00032258438,0.96844596,0.02553694,0.000060718165,0.00037662,0.004783454],"study_design_scores_gemma":[0.00021701586,0.000045167166,0.0000048410675,0.00036754092,0.00006300921,0.000026938465,0.00042706545,0.8409705,0.1573807,0.0000065826125,0.00021396684,0.00027664294],"about_ca_topic_score_codex":0.000021290027,"about_ca_topic_score_gemma":0.000049703744,"teacher_disagreement_score":0.9097297,"about_ca_system_score_codex":0.00029101377,"about_ca_system_score_gemma":0.00005954251,"threshold_uncertainty_score":0.99994063},"labels":[],"label_agreement":null},{"id":"W3197367315","doi":"10.1109/tvlsi.2021.3106014","title":"An Area-Efficient High-Resolution Segmented ΣΔ-DAC for Built-In Self-Test Applications","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada); McGill University","funders":"","keywords":"Delta-sigma modulation; Sigma; Notation; Algorithm; Computer science; CMOS; Mathematics; Arithmetic; Electronic engineering; Engineering; Physics","score_opus":0.011642953847819174,"score_gpt":0.22653256761409254,"score_spread":0.21488961376627336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3197367315","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017457232,0.00033088567,0.97813225,0.000019033123,0.0011578093,0.0012874911,0.0006235415,0.0006690757,0.00032267964],"genre_scores_gemma":[0.9966115,0.000072936564,0.0004796809,0.000036836173,0.00015918711,0.0018465087,0.00030021608,0.0000700891,0.00042305217],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997904,0.00013578408,0.00066120486,0.0005112856,0.00031859986,0.00046911504],"domain_scores_gemma":[0.99871093,0.00020994719,0.00008202242,0.0005297354,0.00029498924,0.0001723834],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003967027,0.00033018092,0.0003787216,0.00033082353,0.000317361,0.00013860024,0.00018974773,0.0002638041,0.000054252814],"category_scores_gemma":[0.000009171855,0.0003492381,0.0001909109,0.00066742423,0.000026664631,0.00025805374,8.8823214e-7,0.0003409734,0.00007962657],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003263999,0.0014735231,0.00002889499,0.00019990107,0.00010834547,0.0000083228715,0.00064056105,0.89755124,0.09311626,0.0030760572,0.0008515717,0.0029126694],"study_design_scores_gemma":[0.0013710054,0.00019706052,0.00009854874,0.00026386417,0.00012903725,0.000035552366,0.0019444484,0.90902805,0.08303973,0.00013226905,0.00323353,0.00052692683],"about_ca_topic_score_codex":0.000102451006,"about_ca_topic_score_gemma":0.0010601874,"teacher_disagreement_score":0.9791543,"about_ca_system_score_codex":0.0005535454,"about_ca_system_score_gemma":0.000101138896,"threshold_uncertainty_score":0.999896},"labels":[],"label_agreement":null},{"id":"W3202480774","doi":"10.1109/tvlsi.2021.3111588","title":"Design and Evaluation of a Hybrid Chaotic-Bistable Ring PUF","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Physical unclonable function; Chaotic; Field-programmable gate array; Ring oscillator; Bistability; Computer science; Support vector machine; Random number generation; Authentication (law); Statistical learning; Artificial intelligence; Algorithm; Machine learning; Embedded system; Cryptography; Electronic engineering; Engineering; CMOS; Materials science; Computer security; Optoelectronics","score_opus":0.02991141941788071,"score_gpt":0.25534285735039675,"score_spread":0.22543143793251602,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3202480774","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04287339,0.0003085838,0.95329994,0.0001314131,0.001839504,0.00056818,0.000054394575,0.00015150491,0.0007730704],"genre_scores_gemma":[0.99554265,0.000052953426,0.003511589,0.00004928986,0.00008065718,0.00017730407,0.000014954802,0.00001812728,0.0005524532],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969596,0.00066571956,0.00054074265,0.00061402796,0.00088212686,0.00033772746],"domain_scores_gemma":[0.99775946,0.00023462778,0.00017377363,0.0006634908,0.0010247941,0.00014383366],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013710934,0.00024859363,0.00038126824,0.00024083498,0.00040004295,0.0002780306,0.00026305424,0.00009114488,0.000061527964],"category_scores_gemma":[0.00003546796,0.00024092368,0.00014856164,0.00071450014,0.000052589465,0.0010391824,0.000007729272,0.00030961653,0.00004258516],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003454245,0.005687616,0.00006874888,0.000794259,0.0007961592,0.00007893927,0.009191732,0.7148527,0.12990545,0.039107185,0.002630308,0.09654147],"study_design_scores_gemma":[0.0008251384,0.00013323972,0.00004456876,0.0001973536,0.00009314868,0.000064963875,0.0004535766,0.8371658,0.1593096,0.00081824476,0.0006584379,0.00023593073],"about_ca_topic_score_codex":0.000109592984,"about_ca_topic_score_gemma":0.00011296506,"teacher_disagreement_score":0.95266926,"about_ca_system_score_codex":0.00022118364,"about_ca_system_score_gemma":0.00033285434,"threshold_uncertainty_score":0.98245823},"labels":[],"label_agreement":null},{"id":"W3204115212","doi":"10.1109/tvlsi.2021.3109560","title":"Analog Circuit Design Using Symbolic Math Toolboxes: Demonstrative Examples","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Alberta Innovates; Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs","keywords":"Computer science; Analogue electronics; Electronic engineering; Electronic circuit; Representation (politics); Parasitic extraction; Circuit design; Computer engineering; Algorithm; Engineering; Electrical engineering","score_opus":0.044292664488729004,"score_gpt":0.24585190853968122,"score_spread":0.2015592440509522,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3204115212","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030743599,0.00046871483,0.9640406,0.000009741323,0.0013831075,0.00058687216,0.00022680435,0.0011470751,0.0013935195],"genre_scores_gemma":[0.9942395,0.0001797001,0.0046340004,0.000042579417,0.00014289415,0.00020575878,0.000033511176,0.00008521482,0.00043685103],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976764,0.00031058642,0.0006834466,0.00046149985,0.00038680018,0.0004812833],"domain_scores_gemma":[0.9988163,0.00019548442,0.00009130605,0.0004914584,0.00025138192,0.00015404313],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040759216,0.00042598837,0.0005114974,0.00034312336,0.00033631668,0.0002785588,0.00019358398,0.0003426115,0.00011053955],"category_scores_gemma":[0.000011556396,0.00042402523,0.00023857476,0.0006729516,0.000057246918,0.00057007273,0.0000014435118,0.00050588103,0.00007738093],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000524366,0.0004968291,0.000052518997,0.00039459084,0.0006166887,0.0001420761,0.0048052026,0.49119216,0.4819055,0.0033579224,0.0016202084,0.015363874],"study_design_scores_gemma":[0.00045867142,0.0001245689,0.000044850218,0.0006092167,0.00014805127,0.0002626537,0.0033832963,0.6021625,0.39120635,0.00025335114,0.00065929454,0.00068719254],"about_ca_topic_score_codex":0.00010203955,"about_ca_topic_score_gemma":0.0001917537,"teacher_disagreement_score":0.9634959,"about_ca_system_score_codex":0.0004695178,"about_ca_system_score_gemma":0.0001645786,"threshold_uncertainty_score":0.9998212},"labels":[],"label_agreement":null},{"id":"W3204736704","doi":"10.1109/tvlsi.2022.3223692","title":"List-GRAND: A Practical Way to Achieve Maximum Likelihood Decoding","year":2022,"lang":"en","type":"preprint","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Decoding methods; Computer science; Reliability (semiconductor); List decoding; Grand strategy; Maximum likelihood; Algorithm; Parallel computing; Mathematics; Statistics; Concatenated error correction code","score_opus":0.0280340564968689,"score_gpt":0.3054145827928697,"score_spread":0.2773805262960008,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3204736704","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0050854636,0.00010330762,0.9674632,0.0019724474,0.017117118,0.0024902157,0.0003268222,0.0026677658,0.0027736672],"genre_scores_gemma":[0.934591,0.000078561236,0.059864882,0.0005840204,0.00037129535,0.0028505328,0.00006033159,0.00014916809,0.0014502307],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9924636,0.0012470931,0.0015060322,0.0021237326,0.0016210065,0.0010385459],"domain_scores_gemma":[0.9950048,0.00069564226,0.0006550901,0.0026033684,0.0005427597,0.0004983494],"candidate_categories":["metaepi_narrow","scholarly_communication","research_integrity"],"consensus_categories":[],"category_scores_codex":[0.0025400573,0.0009577913,0.0010621153,0.0013376924,0.001030685,0.0013806432,0.0021177598,0.0007618722,0.00018911331],"category_scores_gemma":[0.0001146433,0.0009817791,0.00072882377,0.0012596982,0.000054526266,0.00096542237,0.00013771294,0.0038020336,0.00023055529],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0036519568,0.016791247,0.00035487747,0.0037514383,0.0030306997,0.001384356,0.0994969,0.17247312,0.026537634,0.018154353,0.11680755,0.5375659],"study_design_scores_gemma":[0.002408599,0.0036813759,0.00007974039,0.0046093883,0.0005680753,0.00089949864,0.0067276047,0.86676997,0.043305542,0.0071841846,0.05782853,0.0059374617],"about_ca_topic_score_codex":0.00092540035,"about_ca_topic_score_gemma":0.002138439,"teacher_disagreement_score":0.9295055,"about_ca_system_score_codex":0.0015372963,"about_ca_system_score_gemma":0.0005280911,"threshold_uncertainty_score":0.999656},"labels":[],"label_agreement":null},{"id":"W3208657910","doi":"10.1109/tvlsi.2022.3153605","title":"High-Throughput and Energy-Efficient VLSI Architecture for Ordered Reliability Bits GRAND","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":70,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Decoding methods; Code word; Code (set theory); Latency (audio); Code rate; Throughput; Algorithm; Parallel computing; Computer engineering; Wireless; Telecommunications","score_opus":0.010317694251055023,"score_gpt":0.23361488871180314,"score_spread":0.2232971944607481,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3208657910","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039091382,0.000120071985,0.95348805,0.00065180386,0.004400669,0.0009014436,0.00027495713,0.0009343918,0.00013720317],"genre_scores_gemma":[0.98331755,0.000014960622,0.014170223,0.0002028966,0.00008622857,0.0010868568,0.000025306164,0.00004383269,0.0010521705],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9965828,0.00054648303,0.00068145787,0.0010320588,0.0006668756,0.0004903443],"domain_scores_gemma":[0.99790734,0.00043950672,0.00024627766,0.0009744642,0.00028835493,0.00014408174],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011602467,0.00038395904,0.00045798524,0.0004280249,0.0012580944,0.00026869564,0.00065693684,0.00016482543,0.000020643565],"category_scores_gemma":[0.00003391377,0.00035924872,0.00022962861,0.00085956673,0.00007732811,0.00030470963,0.000021488633,0.0006021128,0.0000043976797],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008404796,0.0030387158,0.00007124,0.00042665238,0.00021412167,0.000022152473,0.013042623,0.85048497,0.015962513,0.017001072,0.008525762,0.090369724],"study_design_scores_gemma":[0.002010392,0.0016323555,0.000057288238,0.00021084746,0.00007062007,0.00017437717,0.001171645,0.91225976,0.05312929,0.0017875177,0.026508896,0.0009869899],"about_ca_topic_score_codex":0.00061378715,"about_ca_topic_score_gemma":0.0008225232,"teacher_disagreement_score":0.94422615,"about_ca_system_score_codex":0.00037964078,"about_ca_system_score_gemma":0.00012835283,"threshold_uncertainty_score":0.999886},"labels":[],"label_agreement":null},{"id":"W3211638344","doi":"10.1109/tvlsi.2023.3301334","title":"Not All Fabrics Are Created Equal: Exploring eFPGA Parameters for IP Redaction","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Defense Advanced Research Projects Agency; Air Force Research Laboratory; New York University","keywords":"Redaction; Computer science; Art; Literature","score_opus":0.09702315885627953,"score_gpt":0.28010755576772955,"score_spread":0.18308439691145,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3211638344","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035469122,0.000024381192,0.95340765,0.000555452,0.007405886,0.0010451166,0.00035854802,0.0015548929,0.00017893089],"genre_scores_gemma":[0.99493915,0.00007917534,0.001208121,0.00022997387,0.00025968874,0.0016216489,0.00010935931,0.000057261932,0.0014956171],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99653983,0.00026867253,0.0007497955,0.00095560774,0.0007309296,0.00075517246],"domain_scores_gemma":[0.9975173,0.00055422506,0.00028254456,0.00090032193,0.0004800313,0.00026559588],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007702077,0.00043853596,0.00052632665,0.0006900514,0.0007786524,0.00055393536,0.00057869486,0.00025384314,0.000012734684],"category_scores_gemma":[0.000057337173,0.00042097108,0.00045554474,0.0017406753,0.0000514847,0.0020057564,0.000009215616,0.00053652516,0.0003753583],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002098456,0.006918008,0.00018054283,0.0020260257,0.0023320168,0.00015348368,0.024253083,0.6463229,0.076187894,0.064686716,0.048360262,0.1264806],"study_design_scores_gemma":[0.0018713496,0.0008000187,0.00030549365,0.00052670407,0.00015786385,0.000029809935,0.003403312,0.89184386,0.07547291,0.0011382311,0.023380475,0.001069962],"about_ca_topic_score_codex":0.00027726666,"about_ca_topic_score_gemma":0.00027564832,"teacher_disagreement_score":0.95947003,"about_ca_system_score_codex":0.00043432208,"about_ca_system_score_gemma":0.00009492365,"threshold_uncertainty_score":0.9998242},"labels":[],"label_agreement":null},{"id":"W3214891352","doi":"10.1109/tvlsi.2021.3114580","title":"Corrections to “An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FPGA Implementation” [Apr 21 667-676]","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Field-programmable gate array; Multiplier (economics); Finite field; Computer science; Acronym; Parallel computing; Arithmetic; Mathematics; Computer hardware; Discrete mathematics; Philosophy","score_opus":0.0116421536651384,"score_gpt":0.24929810253830556,"score_spread":0.23765594887316716,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3214891352","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17303804,0.00006666708,0.8184129,0.0001843773,0.0054452512,0.0013103029,0.00094286073,0.00046830953,0.00013132261],"genre_scores_gemma":[0.99467933,0.000019906349,0.0029372522,0.00025980445,0.00022285113,0.0008152427,0.00018666204,0.000105409636,0.000773514],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974023,0.00013183714,0.00078580604,0.00063243083,0.00047237394,0.00057525025],"domain_scores_gemma":[0.9978378,0.0005754651,0.000095193776,0.00078459224,0.00040978595,0.00029717645],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00039083365,0.0004574174,0.00045907372,0.00051175465,0.0005580423,0.00031986184,0.00023837964,0.00026882224,0.00019593262],"category_scores_gemma":[0.000047637357,0.00047087178,0.00019189625,0.00074400246,0.00003181411,0.0004511902,0.0000038133237,0.00038762076,0.00009236809],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014877059,0.00035445546,0.00007215995,0.00015141057,0.000114367715,0.00000547919,0.001415178,0.9654472,0.023807788,0.00012559007,0.003307587,0.0050500208],"study_design_scores_gemma":[0.0025007622,0.00041981044,0.00016823027,0.00016684657,0.00010904267,0.000009252711,0.0032141525,0.6733722,0.31612438,0.000009163777,0.0033675316,0.0005386463],"about_ca_topic_score_codex":0.00019461029,"about_ca_topic_score_gemma":0.002054895,"teacher_disagreement_score":0.8216413,"about_ca_system_score_codex":0.00038801026,"about_ca_system_score_gemma":0.00013465997,"threshold_uncertainty_score":0.9997743},"labels":[],"label_agreement":null},{"id":"W3216491306","doi":"10.1109/tvlsi.2021.3102088","title":"High-Dimensional Many-Objective Bayesian Optimization for LDE-Aware Analog IC Sizing","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Sizing; Bayesian optimization; Computer science; Dimension (graph theory); Mathematical optimization; Computer engineering; Electronic engineering; Engineering; Artificial intelligence; Mathematics","score_opus":0.00880592322359947,"score_gpt":0.21828826331407286,"score_spread":0.2094823400904734,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3216491306","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0033922414,0.0002284727,0.99124396,0.000057532037,0.0025418599,0.0007870815,0.0005206762,0.00093741645,0.00029073318],"genre_scores_gemma":[0.9872806,0.00007118516,0.010821857,0.00006893332,0.00020321408,0.0005449074,0.00026378906,0.00009612056,0.000649375],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980554,0.00013798557,0.0005984946,0.00046759337,0.0003411922,0.00039934856],"domain_scores_gemma":[0.9988317,0.00015662856,0.000089860834,0.00037267516,0.00042168557,0.00012748627],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00028333472,0.00036274307,0.00042982187,0.0003400471,0.0003638031,0.0001658466,0.00013376908,0.00033562313,0.00017555912],"category_scores_gemma":[0.000011369822,0.00037273634,0.00025817862,0.0005103777,0.00002917221,0.00048993283,0.0000015616695,0.000370919,0.00002801162],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005041392,0.00019044951,0.0000079227475,0.00017690478,0.00016975806,0.000013753551,0.00037376743,0.9765457,0.015837686,0.00039632447,0.0015582932,0.004679035],"study_design_scores_gemma":[0.0005765073,0.00011614507,0.000014272747,0.0003207839,0.000080322396,0.000040716877,0.0006551737,0.8265214,0.17094351,0.00007700665,0.00027657184,0.0003775674],"about_ca_topic_score_codex":0.000058812184,"about_ca_topic_score_gemma":0.0002187245,"teacher_disagreement_score":0.9838884,"about_ca_system_score_codex":0.00038114938,"about_ca_system_score_gemma":0.00007916725,"threshold_uncertainty_score":0.99987245},"labels":[],"label_agreement":null},{"id":"W4205150010","doi":"10.1109/tvlsi.2022.3140182","title":"A Receiver Front-End for VCSEL-Based Optical Links With 49 UI Turn-On Time","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Semiconductor Lasers and Optical Devices","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada; Concordia University","keywords":"Transimpedance amplifier; CMOS; Burst mode (computing); Vertical-cavity surface-emitting laser; Physics; Transceiver; Jitter; Bandwidth (computing); Amplifier; Offset (computer science); Computer science; Electrical engineering; Electronic engineering; Laser; Optoelectronics; Engineering; Optics; Operational amplifier; Telecommunications","score_opus":0.009144429560341566,"score_gpt":0.20510922715976787,"score_spread":0.1959647975994263,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4205150010","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17368492,0.00017311005,0.81482893,0.000255546,0.0039104796,0.0015643397,0.0012763565,0.00073555694,0.0035707457],"genre_scores_gemma":[0.9952184,0.000007699836,0.0008439368,0.0002134552,0.0001602449,0.0008796539,0.00012128583,0.00009243841,0.0024628914],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99808306,0.00010323064,0.00045011786,0.00043893058,0.00049014256,0.0004345196],"domain_scores_gemma":[0.9989751,0.00027446356,0.00006436147,0.0003827961,0.00012283422,0.00018042534],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003095386,0.0003501868,0.00040616663,0.00025324052,0.00040305906,0.00013086823,0.00021651818,0.00024370154,0.0008982374],"category_scores_gemma":[0.000007805764,0.00029847288,0.00021703269,0.00027746483,0.000051036128,0.00023814457,0.0000013202957,0.0008594275,0.00022335938],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00081079704,0.00075082714,0.000019595343,0.0002549397,0.0003084097,0.00002096017,0.0008153135,0.9583268,0.027852925,0.0002821522,0.008180688,0.0023765943],"study_design_scores_gemma":[0.002109387,0.0010884715,0.000036624417,0.00024773026,0.00015268633,0.000023821984,0.0011201652,0.92328244,0.05210162,0.00001101337,0.019211926,0.0006141242],"about_ca_topic_score_codex":0.000035441153,"about_ca_topic_score_gemma":0.00014282289,"teacher_disagreement_score":0.82153344,"about_ca_system_score_codex":0.0003506571,"about_ca_system_score_gemma":0.000060857386,"threshold_uncertainty_score":0.9999467},"labels":[],"label_agreement":null},{"id":"W4206400559","doi":"10.1109/tvlsi.2021.3138303","title":"A Pre-Activation, Golden IC Free, Hardware Trojan Detection Approach","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"FedDev Ontario","keywords":"Integrated circuit; Hardware Trojan; Computer science; CMOS; Capacitance; Electronic circuit; Capacitive sensing; Electronic engineering; Electrical engineering; Embedded system; Computer hardware; Engineering; Physics","score_opus":0.012259401373821933,"score_gpt":0.21442492488653375,"score_spread":0.20216552351271183,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4206400559","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014170722,0.000053663967,0.97692585,0.0002499139,0.00413834,0.001148264,0.00036329788,0.0008633189,0.002086633],"genre_scores_gemma":[0.9927491,0.000009702242,0.001133995,0.00020883592,0.0003051856,0.0017831706,0.00008284269,0.00005079428,0.0036763826],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9955864,0.0007040047,0.00076390785,0.0011028335,0.001223442,0.0006194025],"domain_scores_gemma":[0.9974258,0.00016113636,0.0003039745,0.0014952873,0.00037632976,0.00023748005],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00070758344,0.00046847286,0.00049493887,0.00062819786,0.0020565654,0.00050422194,0.00120021,0.00018899051,0.00015217754],"category_scores_gemma":[0.00002576926,0.00046997546,0.00041086195,0.0019671195,0.00006243311,0.0017877596,0.000031297193,0.0011352579,0.000093495786],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019858237,0.0201914,0.00016868058,0.0009312169,0.001551586,0.000056674235,0.03443417,0.6423742,0.09631497,0.05334967,0.037900563,0.110741004],"study_design_scores_gemma":[0.0028650076,0.0012990476,0.00046572377,0.00013680162,0.00012326549,0.0001816991,0.004261608,0.8882391,0.05003788,0.0014806323,0.049508322,0.0014009036],"about_ca_topic_score_codex":0.00060554815,"about_ca_topic_score_gemma":0.00029817494,"teacher_disagreement_score":0.9785784,"about_ca_system_score_codex":0.0008828476,"about_ca_system_score_gemma":0.00020713969,"threshold_uncertainty_score":0.9997752},"labels":[],"label_agreement":null},{"id":"W4211098742","doi":"10.1109/tvlsi.2022.3142235","title":"Analysis and Comparison of Low-Power 6-GHz <i>N</i>-Path-Filter-Based Harmonic Selection RF Receiver Front-End Architectures","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Baseband; Harmonic; Path (computing); Notation; Selection (genetic algorithm); Harmonics; Mathematics; Topology (electrical circuits); Algorithm; Computer science; Electrical engineering; Engineering; Combinatorics; Telecommunications; Physics; Arithmetic; Artificial intelligence; Quantum mechanics","score_opus":0.011334275021959439,"score_gpt":0.22552648688379515,"score_spread":0.2141922118618357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4211098742","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31614545,0.00043381783,0.67975926,0.000021188136,0.0014801968,0.00053984026,0.0005544977,0.0003490734,0.00071665325],"genre_scores_gemma":[0.9988594,0.00001838601,0.00017430053,0.00003398243,0.00004318128,0.0004468811,0.00008081584,0.000077210854,0.0002658095],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99692196,0.000447198,0.0009346719,0.00054717093,0.000701506,0.00044752282],"domain_scores_gemma":[0.9987876,0.00019289734,0.00021745375,0.00047820204,0.00017586023,0.00014798091],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004947705,0.00044695966,0.0007634125,0.0012131404,0.00043670693,0.000110784524,0.0002720214,0.00020843798,0.00073063985],"category_scores_gemma":[0.000009086655,0.00045569096,0.00037862832,0.001470272,0.00008490906,0.00020244997,7.693004e-7,0.0010101892,0.00002087588],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000100856916,0.00032698349,0.0007013239,0.00009967708,0.0006656279,0.000003904203,0.0016466102,0.8912895,0.10263935,0.000012142514,0.0006714733,0.0018425778],"study_design_scores_gemma":[0.00076102535,0.00039144908,0.0004914037,0.00012002865,0.0005019868,0.000023532411,0.0017210357,0.6446477,0.3503868,0.000014351274,0.00047479977,0.00046585148],"about_ca_topic_score_codex":0.00043680676,"about_ca_topic_score_gemma":0.001051857,"teacher_disagreement_score":0.682714,"about_ca_system_score_codex":0.0006693114,"about_ca_system_score_gemma":0.00008772647,"threshold_uncertainty_score":0.9997895},"labels":[],"label_agreement":null},{"id":"W4213306896","doi":"10.1109/tvlsi.2022.3148207","title":"An Optimized M-Term Karatsuba-Like Binary Polynomial Multiplier for Finite Field Arithmetic","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Multiplier (economics); Field-programmable gate array; Finite field; Galois theory; Computer science; Arithmetic; Polynomial basis; Binary number; Finite field arithmetic; Parallel computing; Mathematics; Computer hardware; Discrete mathematics","score_opus":0.01268377404268676,"score_gpt":0.2497380834496077,"score_spread":0.23705430940692096,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4213306896","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018078461,0.00012945817,0.9728999,0.00046209083,0.0064269705,0.0012164388,0.000293339,0.0003654946,0.0001278538],"genre_scores_gemma":[0.9840786,0.000021932163,0.0128773535,0.00047633756,0.0001653922,0.0013867731,0.00004992305,0.000040090054,0.0009036394],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969404,0.00046181798,0.00066820276,0.0008276547,0.0005586455,0.0005433245],"domain_scores_gemma":[0.99788755,0.00058279524,0.00019692066,0.00095869246,0.00016325478,0.00021080155],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00069770793,0.00036599403,0.0004319615,0.0006832892,0.0014265683,0.0004071738,0.0009198163,0.00018757937,0.00013909012],"category_scores_gemma":[0.000010204178,0.000346829,0.0004635793,0.0007997395,0.000068427245,0.0006430319,0.000011859673,0.000612505,0.000034179284],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00244271,0.0068184827,0.00014050411,0.00027591706,0.0005633657,0.00010749933,0.010751048,0.88277274,0.028033115,0.002703882,0.012101386,0.05328932],"study_design_scores_gemma":[0.0033236884,0.0018452704,0.00008379601,0.00007950204,0.000086053464,0.00007753307,0.0014548517,0.9742033,0.010425831,0.00007381341,0.0076716435,0.00067474466],"about_ca_topic_score_codex":0.00011903398,"about_ca_topic_score_gemma":0.00008395771,"teacher_disagreement_score":0.9660001,"about_ca_system_score_codex":0.000154544,"about_ca_system_score_gemma":0.000115917486,"threshold_uncertainty_score":0.9998984},"labels":[],"label_agreement":null},{"id":"W4214920551","doi":"10.1109/tvlsi.2022.3151896","title":"A Fully Pipelined FPGA Architecture for Multiscale BRISK Descriptors With a Novel Hardware-Aware Sampling Pattern","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Image and Video Retrieval Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada; University of Victoria","keywords":"Field-programmable gate array; Computer science; Stratix; Frame rate; Binary number; Sampling (signal processing); Scalability; Computer hardware; Artificial intelligence; Pattern recognition (psychology); Computer vision; Mathematics; Arithmetic","score_opus":0.02578050125467761,"score_gpt":0.26868923756160673,"score_spread":0.2429087363069291,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4214920551","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002628236,0.00009421295,0.99155074,0.00029751664,0.0015446589,0.0017430104,0.0013001744,0.0008128157,0.000028655282],"genre_scores_gemma":[0.9480054,0.0000136047765,0.048527252,0.00039251335,0.00014188423,0.001701579,0.00006934444,0.00007410719,0.0010743128],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969694,0.00017698717,0.0006524852,0.0009037377,0.00071768265,0.000579719],"domain_scores_gemma":[0.9981562,0.00023208329,0.00027879258,0.0007891197,0.0003718319,0.00017196448],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005221283,0.00043715828,0.00046960465,0.00042898318,0.0010909924,0.000342976,0.0007760246,0.00013013702,0.000028850161],"category_scores_gemma":[0.000016891438,0.0003796248,0.00029150216,0.00080646813,0.000054145836,0.0007874489,0.000015506257,0.00074117153,0.000007801688],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017981614,0.003775636,0.00023397914,0.0006472452,0.00050166243,0.000066999804,0.011512153,0.33742246,0.063183464,0.00054611504,0.00433518,0.57597697],"study_design_scores_gemma":[0.004907679,0.0031512657,0.00007871342,0.0007592189,0.00015147078,0.0005116184,0.004610348,0.7649391,0.16000465,0.00022748446,0.05885688,0.0018015478],"about_ca_topic_score_codex":0.00020869303,"about_ca_topic_score_gemma":0.00045379085,"teacher_disagreement_score":0.9453772,"about_ca_system_score_codex":0.0003727469,"about_ca_system_score_gemma":0.00014405226,"threshold_uncertainty_score":0.9998656},"labels":[],"label_agreement":null},{"id":"W4226227872","doi":"10.1109/tvlsi.2022.3155052","title":"A 4th-Order 4-Bit Continuous-Time ΔΣ ADC Based on Active–Passive Integrators With a Resistance Feedback DAC","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada; Mitacs","keywords":"Integrator; Effective number of bits; Electronic engineering; Delta-sigma modulation; Noise shaping; Operational amplifier; Digital biquad filter; Successive approximation ADC; Bandwidth (computing); Figure of merit; Amplifier; Computer science; Engineering; Electrical engineering; Capacitor; CMOS; Low-pass filter; Telecommunications","score_opus":0.0053160216506827574,"score_gpt":0.18337311306093385,"score_spread":0.17805709141025108,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4226227872","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016685916,0.000121492485,0.9710703,0.00004981533,0.0015132338,0.001122604,0.001062858,0.00071689487,0.007656922],"genre_scores_gemma":[0.9898081,0.000011501285,0.00009815329,0.00018657613,0.00011072425,0.0011515452,0.000111221,0.00014442675,0.008377777],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967905,0.00044822262,0.0006400374,0.0006688399,0.0008417441,0.0006106479],"domain_scores_gemma":[0.9984089,0.00027485457,0.000181568,0.0006185796,0.00029976788,0.0002163079],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00039577798,0.0005923345,0.0006633404,0.000552282,0.000718369,0.00016050605,0.00034814674,0.00020993383,0.00075197365],"category_scores_gemma":[0.000012848824,0.0005342914,0.00026699598,0.0010532475,0.00008672998,0.00037804406,0.0000018672594,0.0011754708,0.0002538095],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020876715,0.0012622155,0.000039922248,0.00026112373,0.000688701,0.00013022117,0.0027765578,0.94626546,0.017237166,0.0017554152,0.022731826,0.004763704],"study_design_scores_gemma":[0.011951973,0.0044642948,0.00025348132,0.0029375888,0.0009054262,0.00019663743,0.032409713,0.7440572,0.10872279,0.00021470126,0.08911423,0.0047719753],"about_ca_topic_score_codex":0.00012066139,"about_ca_topic_score_gemma":0.0005818628,"teacher_disagreement_score":0.9731222,"about_ca_system_score_codex":0.00093622616,"about_ca_system_score_gemma":0.00019278999,"threshold_uncertainty_score":0.99971086},"labels":[],"label_agreement":null},{"id":"W4241818016","doi":"10.1109/tvlsi.2016.2529040","title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Very-large-scale integration; Computer science; Scale (ratio); Computer architecture; Embedded system; Geography","score_opus":0.014511902391248502,"score_gpt":0.24253111909895483,"score_spread":0.22801921670770633,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241818016","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005239658,0.00012835398,0.9751998,0.00046098183,0.01100074,0.0030581541,0.0009849248,0.002539425,0.0013879319],"genre_scores_gemma":[0.9887494,0.00021366576,0.0037169412,0.0003954328,0.00038994502,0.0019254219,0.00006332912,0.00012363939,0.004422257],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9911046,0.0012490551,0.0026666455,0.0014613642,0.0021272702,0.0013910427],"domain_scores_gemma":[0.9941965,0.00067192107,0.001049925,0.0023271102,0.0012428607,0.00051173003],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.002812322,0.0011952864,0.0012181286,0.0012154407,0.0014480185,0.001435573,0.0015581396,0.0011866018,0.00009581802],"category_scores_gemma":[0.00002963244,0.00094947754,0.001075481,0.0017578426,0.00018083601,0.0076918965,0.0000071878326,0.0012934775,0.0012718529],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021852546,0.012950713,0.00019716045,0.004196462,0.003433924,0.00010474639,0.09252674,0.09038585,0.31514192,0.03703686,0.15198873,0.28985164],"study_design_scores_gemma":[0.0045930534,0.0017008478,0.000054955395,0.005049086,0.00025798456,0.00034055792,0.009005701,0.6348253,0.32117173,0.000261649,0.019969806,0.0027693426],"about_ca_topic_score_codex":0.00048232047,"about_ca_topic_score_gemma":0.00067662937,"teacher_disagreement_score":0.9835097,"about_ca_system_score_codex":0.0019975007,"about_ca_system_score_gemma":0.0004198507,"threshold_uncertainty_score":0.99985194},"labels":[],"label_agreement":null},{"id":"W4242401494","doi":"10.1109/tvlsi.2013.2265309","title":"Litho-Friendly Decomposition Method for Self-Aligned Triple Patterning","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Photolithography Techniques","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Multiple patterning; Robustness (evolution); Overlay; Lithography; Computer science; Decomposition; Resist; Nanotechnology; Materials science; Layer (electronics); Optoelectronics","score_opus":0.007442925275417483,"score_gpt":0.27265883161133686,"score_spread":0.2652159063359194,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242401494","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012016327,0.00009301207,0.97971034,0.000030082532,0.0027271602,0.002353978,0.00031542624,0.0020054425,0.0007482024],"genre_scores_gemma":[0.8618505,0.000049498783,0.13340472,0.00006614259,0.00013511791,0.003970683,0.00007700304,0.000110156114,0.0003362114],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99773884,0.00018250046,0.0007694397,0.00045848143,0.000338714,0.0005120051],"domain_scores_gemma":[0.99877214,0.0001950927,0.00013699854,0.0004858339,0.00026555738,0.00014436558],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00046350024,0.00041495048,0.0004337983,0.00047165196,0.00033829422,0.00021057707,0.00023778499,0.0002658975,0.00012598548],"category_scores_gemma":[0.0000056223403,0.00041047318,0.00029704,0.00042265892,0.000022121609,0.00087176624,0.0000015819804,0.00027667437,0.000063777385],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004373945,0.0028333613,0.00034134457,0.0025027911,0.0021007254,0.000015183047,0.008555854,0.19067979,0.61286616,0.0023572107,0.029684335,0.14762585],"study_design_scores_gemma":[0.0011623814,0.00037586797,0.00005886069,0.00036221163,0.00012420568,0.00003507506,0.0011655837,0.63041687,0.3563144,0.00028272145,0.009013136,0.0006887138],"about_ca_topic_score_codex":0.000112802554,"about_ca_topic_score_gemma":0.00006952461,"teacher_disagreement_score":0.84983414,"about_ca_system_score_codex":0.0003303906,"about_ca_system_score_gemma":0.000019447967,"threshold_uncertainty_score":0.9998347},"labels":[],"label_agreement":null},{"id":"W4285060517","doi":"10.1109/tvlsi.2022.3180554","title":"Memory Optimized Hardware Implementation of Open FEC Encoder","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Optical Network Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Computer science; Encoder; Overhead (engineering); Computer hardware; Encoding (memory); Error detection and correction; Parity bit; Embedded system; Power consumption; Power (physics); Parallel computing; Algorithm","score_opus":0.015657168105399074,"score_gpt":0.26601144815293815,"score_spread":0.25035428004753907,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285060517","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07377874,0.00019483535,0.9171519,0.00013921695,0.0033542637,0.0016419053,0.00076062966,0.0008732826,0.002105172],"genre_scores_gemma":[0.994962,0.00005313294,0.0030115403,0.000031492425,0.000041256666,0.0010909507,0.000067638604,0.000059325554,0.0006827148],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998039,0.00017002971,0.00068471406,0.00032439257,0.0004449257,0.00033690644],"domain_scores_gemma":[0.99910486,0.000111999136,0.00011461441,0.00049162295,0.00010982141,0.00006705824],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00048282373,0.00025734975,0.0004400455,0.00030854341,0.0003283186,0.00013070263,0.0005590242,0.00012697422,0.00095449697],"category_scores_gemma":[0.0000050971726,0.00026177874,0.0001593375,0.00058461085,0.000044866454,0.00050165504,0.000013418833,0.0005114708,0.000036869173],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000807294,0.00018580728,0.000017425964,0.00008661079,0.00015481662,0.0000045705237,0.0008457013,0.9768172,0.004372414,0.00043046463,0.004321116,0.012683135],"study_design_scores_gemma":[0.0037480243,0.0005690757,0.000089857895,0.00019333354,0.00018127903,0.000046634115,0.04536925,0.7921811,0.14938043,0.00012364454,0.007233824,0.0008835604],"about_ca_topic_score_codex":0.00024508097,"about_ca_topic_score_gemma":0.00034179463,"teacher_disagreement_score":0.9211832,"about_ca_system_score_codex":0.00039215124,"about_ca_system_score_gemma":0.000051046183,"threshold_uncertainty_score":0.99998343},"labels":[],"label_agreement":null},{"id":"W4285152215","doi":"10.1109/tvlsi.2022.3187659","title":"Ultra-Low Power SAR ADC Using Statistical Characteristics of Low-Activity Signals","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Newfoundland and Labrador; Natural Sciences and Engineering Research Council of Canada; Memorial University of Newfoundland; Canada Foundation for Innovation","keywords":"Successive approximation ADC; Comparator; Computer science; Histogram; Energy (signal processing); Analog-to-digital converter; Analog signal; Electronic engineering; Digital-to-analog converter; Artificial intelligence; Digital signal processing; Engineering; Mathematics; Computer hardware; Electrical engineering; Voltage","score_opus":0.013846940335249757,"score_gpt":0.22665029427448274,"score_spread":0.212803353939233,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285152215","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21805714,0.000059094655,0.77669567,0.0000026073408,0.0020228326,0.00039806205,0.0022694324,0.00018739278,0.0003077335],"genre_scores_gemma":[0.99936074,0.000017815413,0.000072624876,0.000028664297,0.000081017744,0.00008591819,0.00006190237,0.00007611407,0.0002151808],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974967,0.0003683514,0.00072558975,0.00036341228,0.0006129151,0.00043300196],"domain_scores_gemma":[0.99890757,0.00025064236,0.00016494672,0.0003574624,0.00015922624,0.0001601343],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00053591665,0.00034742826,0.0005849027,0.00031015326,0.00038399396,0.000071315364,0.00020254996,0.00016203948,0.00075119064],"category_scores_gemma":[0.000012809266,0.0003685977,0.00021581986,0.00042278165,0.00006855604,0.00028532036,0.0000015381639,0.00067748653,0.000044904442],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023920686,0.0010132304,0.000058246915,0.00048533437,0.0003335543,0.000049399507,0.0018843411,0.39634612,0.5938337,0.0011498319,0.00081524247,0.0037917986],"study_design_scores_gemma":[0.0019363578,0.00095965614,0.00052676635,0.0007035267,0.00036113558,0.000216046,0.005942203,0.6722864,0.31379277,0.00014647495,0.0014830285,0.0016456686],"about_ca_topic_score_codex":0.00014276576,"about_ca_topic_score_gemma":0.00002602518,"teacher_disagreement_score":0.78130364,"about_ca_system_score_codex":0.00042686632,"about_ca_system_score_gemma":0.000099712524,"threshold_uncertainty_score":0.9998766},"labels":[],"label_agreement":null},{"id":"W4285309784","doi":"10.1109/tvlsi.2022.3170596","title":"Hardware-Efficient, On-the-Fly, On-Implant Spike Sorter Dedicated to Brain-Implantable Microsystems","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Spike (software development); Brain implant; Channel (broadcasting); Computer science; CMOS; Computer hardware; Algorithm; Artificial intelligence; Pattern recognition (psychology); Electrical engineering; Engineering; Telecommunications","score_opus":0.016065468236795107,"score_gpt":0.23174697515845163,"score_spread":0.21568150692165652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285309784","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3433849,0.00007799624,0.6422109,0.00042572967,0.008902177,0.0014890417,0.0012611735,0.00086617155,0.0013819415],"genre_scores_gemma":[0.99602807,0.000006402449,0.000030644922,0.0008090143,0.00021013593,0.00051651977,0.000049391565,0.00008955624,0.002260289],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972055,0.00027680534,0.00068828213,0.0005557784,0.00062688324,0.0006467818],"domain_scores_gemma":[0.99858946,0.00044467772,0.0001154609,0.0005694504,0.000073326664,0.00020764321],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00054768135,0.0004402234,0.00043673062,0.00038463078,0.0012052329,0.00014919997,0.0004098014,0.00011615187,0.00020326854],"category_scores_gemma":[0.000012117037,0.00036881876,0.00021010062,0.0006782695,0.000027505244,0.00012775838,0.0000064252577,0.0009574217,0.00049099367],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011790592,0.00021258408,0.0000028921938,0.000057510082,0.00007179279,0.000025690999,0.0008515927,0.9231757,0.051732887,0.00013245648,0.022680493,0.00093852106],"study_design_scores_gemma":[0.001352506,0.0009379546,0.000018469347,0.0006608818,0.00007539155,0.0006897258,0.0032660107,0.5835239,0.31538907,0.000009406022,0.092962585,0.0011140662],"about_ca_topic_score_codex":0.00003927377,"about_ca_topic_score_gemma":0.000067082845,"teacher_disagreement_score":0.65264314,"about_ca_system_score_codex":0.00041450688,"about_ca_system_score_gemma":0.000026278267,"threshold_uncertainty_score":0.9998764},"labels":[],"label_agreement":null},{"id":"W4288821692","doi":"10.1109/tvlsi.2018.2889286","title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Very-large-scale integration; Computer science; Scale (ratio); Parallel computing; Computer architecture; Embedded system","score_opus":0.015491888474873051,"score_gpt":0.25037215036191374,"score_spread":0.2348802618870407,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4288821692","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018017156,0.00027166432,0.9525414,0.00022028173,0.018292077,0.0042438935,0.0006456706,0.0025810509,0.003186775],"genre_scores_gemma":[0.9820828,0.00011692621,0.0024935587,0.00029949116,0.00042545205,0.0017093571,0.000066528635,0.00020436796,0.012601521],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.98944,0.0017952377,0.002568517,0.0023136565,0.0022902652,0.0015922796],"domain_scores_gemma":[0.99362504,0.0006784503,0.0009201049,0.0031775131,0.001023184,0.00057570875],"candidate_categories":["metaepi_narrow","scholarly_communication","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0027704763,0.0013912922,0.0016280814,0.001788335,0.0011724853,0.0015564493,0.0019694576,0.0012458044,0.00019043572],"category_scores_gemma":[0.000020200629,0.0012960867,0.0009934996,0.0021835188,0.00013770977,0.0035890816,0.0000073639367,0.002047107,0.0024948402],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0026409815,0.020579336,0.00043572087,0.005168354,0.0032752007,0.00034955773,0.05535846,0.33585805,0.40692815,0.039773416,0.058744512,0.07088828],"study_design_scores_gemma":[0.0029563708,0.0018273154,0.000046691046,0.0034988918,0.00020673433,0.00037106196,0.0063376627,0.7488056,0.22487749,0.00015798105,0.008594188,0.0023199962],"about_ca_topic_score_codex":0.0008335591,"about_ca_topic_score_gemma":0.0012709792,"teacher_disagreement_score":0.9640656,"about_ca_system_score_codex":0.0016418272,"about_ca_system_score_gemma":0.00041755545,"threshold_uncertainty_score":0.9998838},"labels":[],"label_agreement":null},{"id":"W4296437373","doi":"10.1109/tvlsi.2022.3203307","title":"Design and Implementation of a Secure RISC-V Microprocessor","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Microprocessor; NIST; Side channel attack; Power analysis; Embedded system; Reduced instruction set computing; Cryptography; Random number generation; Encryption; Advanced Encryption Standard; CMOS; Key (lock); Computer hardware; Instruction set; Operating system; Computer security; Engineering; Electronic engineering","score_opus":0.014063146294325013,"score_gpt":0.2701678365108595,"score_spread":0.2561046902165345,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4296437373","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08098772,0.00012661364,0.91664934,0.00019912185,0.00084813876,0.00081591855,0.00024195884,0.000095766205,0.00003539562],"genre_scores_gemma":[0.99296147,0.000037794733,0.0062569384,0.000092909104,0.00002175841,0.00049582944,0.000025765527,0.000015242678,0.00009231332],"study_design_codex":"qualitative","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977904,0.00038650536,0.00059839914,0.00043413855,0.0005152538,0.00027527913],"domain_scores_gemma":[0.99899876,0.00011582667,0.00025430493,0.00036711042,0.00018337287,0.000080596095],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008030084,0.00019854214,0.0002492792,0.0004481506,0.0007389973,0.00016601362,0.00034197894,0.000055738496,0.00020230551],"category_scores_gemma":[0.0000018299066,0.00019710891,0.00011044039,0.000863232,0.00003962596,0.00053922954,0.000009219031,0.00027495413,0.000006238931],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010751421,0.0077878037,0.0020487562,0.0015046182,0.0016470586,0.000076246535,0.23745367,0.16298425,0.23403955,0.096284434,0.021827584,0.23327088],"study_design_scores_gemma":[0.007307225,0.0031141082,0.0009368276,0.00017576228,0.00024007836,0.00039630127,0.08953007,0.6847154,0.1950823,0.001890175,0.015030927,0.0015808122],"about_ca_topic_score_codex":0.00037345922,"about_ca_topic_score_gemma":0.00036449707,"teacher_disagreement_score":0.9119737,"about_ca_system_score_codex":0.0001115904,"about_ca_system_score_gemma":0.00011850601,"threshold_uncertainty_score":0.8037868},"labels":[],"label_agreement":null},{"id":"W4301509430","doi":"10.1109/tvlsi.2017.2760503","title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Very-large-scale integration; Computer science; Scale (ratio); Computer architecture; Parallel computing; Electronic engineering; Embedded system; Engineering; Physics","score_opus":0.024449206273598846,"score_gpt":0.2750310020746216,"score_spread":0.25058179580102274,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4301509430","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008284206,0.00023079554,0.9630087,0.00038131248,0.018233664,0.003282478,0.0007548476,0.0022376615,0.003586338],"genre_scores_gemma":[0.9845446,0.0001538055,0.0028214608,0.00021588456,0.000609687,0.001956075,0.000046918427,0.0001927938,0.0094588045],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9900053,0.001520296,0.0024517633,0.0022506714,0.0021851133,0.0015868576],"domain_scores_gemma":[0.9916645,0.0005223579,0.001386065,0.00469264,0.0010969231,0.00063748605],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0030319046,0.0013912878,0.00158441,0.0014494113,0.0035434673,0.003377814,0.0030665034,0.0012469961,0.00009299367],"category_scores_gemma":[0.000047056437,0.001297765,0.0009998389,0.0010085683,0.00026439663,0.004817395,0.000010808059,0.0020229171,0.0010339117],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0035599535,0.029383427,0.0005513747,0.005716798,0.0049521765,0.0009545953,0.07251153,0.1865016,0.3462017,0.057855934,0.10394754,0.18786336],"study_design_scores_gemma":[0.0032843845,0.0015765886,0.00011827622,0.0041868514,0.00028689197,0.00043526033,0.0048077,0.70995,0.26355463,0.00027212792,0.008891716,0.0026355628],"about_ca_topic_score_codex":0.001476363,"about_ca_topic_score_gemma":0.002914538,"teacher_disagreement_score":0.97626036,"about_ca_system_score_codex":0.0014494738,"about_ca_system_score_gemma":0.00041161917,"threshold_uncertainty_score":0.9998838},"labels":[],"label_agreement":null},{"id":"W4312386427","doi":"10.1109/tvlsi.2022.3223123","title":"Blocker-Tolerant Inductor-Less Harmonic Selection Wideband Receiver Front-End for 5G Applications","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Local oscillator; Baseband; RF front end; Wideband; Electrical engineering; Noise figure; Radio frequency; Frequency multiplier; Bandwidth (computing); CMOS; Electronic engineering; Harmonics; Amplifier; Physics; Engineering; Telecommunications","score_opus":0.018042550646208324,"score_gpt":0.2221212390074019,"score_spread":0.20407868836119358,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312386427","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025821324,0.0005564031,0.9615943,0.00008242636,0.0047520986,0.0028240606,0.001188525,0.0010103546,0.0021705027],"genre_scores_gemma":[0.9879307,0.000066860586,0.00021717395,0.00006538482,0.00028480406,0.008821754,0.00017867096,0.00015701646,0.0022775957],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9968742,0.00027911118,0.0009033644,0.0006849951,0.0006139886,0.00064431113],"domain_scores_gemma":[0.99857473,0.00019459908,0.00016835761,0.0005699461,0.00030473422,0.00018760121],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00058791746,0.00051240984,0.00052662456,0.0005957983,0.0011136773,0.00020133179,0.00040935024,0.00028724462,0.00044580744],"category_scores_gemma":[0.0000074681857,0.00054887915,0.00031866107,0.0008593474,0.000058635665,0.00052254024,5.027696e-7,0.0010812012,0.000111298315],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015128138,0.00060760404,0.00004776731,0.00024791696,0.00052755955,0.0000057574844,0.0021873466,0.7778161,0.19046827,0.0005280511,0.01326541,0.014146929],"study_design_scores_gemma":[0.0024511046,0.00052826904,0.000057605088,0.00022955974,0.00034443918,0.0002618216,0.0057037403,0.51801425,0.40939823,0.0002622795,0.06129318,0.001455521],"about_ca_topic_score_codex":0.00032630676,"about_ca_topic_score_gemma":0.0006209103,"teacher_disagreement_score":0.9621094,"about_ca_system_score_codex":0.0017200668,"about_ca_system_score_gemma":0.00016793386,"threshold_uncertainty_score":0.99969625},"labels":[],"label_agreement":null},{"id":"W4312576493","doi":"10.1109/tvlsi.2022.3214793","title":"A Robust Integrated Power Delivery Methodology for 3-D ICs","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; Fonds de recherche du Québec","keywords":"Notation; Integrated circuit; Computer science; Power (physics); Dimension (graph theory); Power domains; Electronic engineering; Topology (electrical circuits); Voltage; Mathematics; Electrical engineering; Engineering; Physics; Arithmetic","score_opus":0.047473075573310444,"score_gpt":0.24547618399402818,"score_spread":0.19800310842071772,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312576493","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034159176,0.00036148442,0.9557947,0.00009450421,0.0055661164,0.0008374035,0.0009035177,0.0014722148,0.0008108856],"genre_scores_gemma":[0.9917268,0.000062715124,0.0050054984,0.000078225945,0.000053589796,0.0014353427,0.00008314409,0.00008209966,0.0014725851],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979963,0.00024695252,0.0005829984,0.00040347714,0.00030004294,0.00047027355],"domain_scores_gemma":[0.9989086,0.0003494501,0.00008963048,0.0004040519,0.00017148271,0.0000767881],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006874317,0.00034465664,0.00046002035,0.0005028984,0.0005187779,0.00007686238,0.00032071598,0.0002774206,0.00028468782],"category_scores_gemma":[0.000020545922,0.00033244782,0.00026956163,0.0006108717,0.00006138375,0.0002495285,0.0000042920274,0.00079993263,0.000046531295],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027401408,0.00040066303,0.000018587452,0.00014415961,0.0003982215,0.000014377599,0.0016125834,0.95127004,0.016225481,0.002425487,0.0142307365,0.012985637],"study_design_scores_gemma":[0.0020303996,0.00095772406,0.000023392957,0.00014011326,0.00018449248,0.00016833181,0.031410936,0.85016024,0.05473032,0.0003844519,0.058748562,0.0010610165],"about_ca_topic_score_codex":0.00008830728,"about_ca_topic_score_gemma":0.00020503902,"teacher_disagreement_score":0.95756763,"about_ca_system_score_codex":0.000486727,"about_ca_system_score_gemma":0.000064720916,"threshold_uncertainty_score":0.99991274},"labels":[],"label_agreement":null},{"id":"W4313467232","doi":"10.1109/tvlsi.2022.3212271","title":"Enhancing Strong PUF Security With Nonmonotonic Response Quantization","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Physical unclonable function; Ring oscillator; Quantization (signal processing); Computer science; Uniqueness; Microcontroller; Hardware security module; Cryptography; Field-programmable gate array; Algorithm; Embedded system; Electronic engineering; Mathematics; CMOS; Engineering","score_opus":0.0092211807055336,"score_gpt":0.22338292708283117,"score_spread":0.21416174637729757,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4313467232","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1073617,0.000062277664,0.88784677,0.00029641067,0.0025565256,0.0007604682,0.00020625115,0.000506124,0.00040344804],"genre_scores_gemma":[0.9973409,0.000012367353,0.00073533837,0.00014331474,0.00011528082,0.00063370407,0.00004143308,0.00003965383,0.0009379739],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.995741,0.0010653068,0.0006453442,0.0009023285,0.0010531637,0.00059283455],"domain_scores_gemma":[0.9978951,0.00031850726,0.0002678767,0.0009950176,0.00031865752,0.00020482931],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.0013091083,0.00039292502,0.00043277247,0.0005076034,0.0017669924,0.00041449937,0.0007003782,0.00012404096,0.00009916922],"category_scores_gemma":[0.00001751012,0.0003681402,0.00023218476,0.001603267,0.00006227271,0.0014534639,0.000017663122,0.0009300083,0.0000907975],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.008079684,0.010908829,0.00031556442,0.00046633152,0.0009087953,0.00020877228,0.036131747,0.760688,0.07912552,0.08819953,0.0042920946,0.010675111],"study_design_scores_gemma":[0.0026734443,0.0025055495,0.00032089677,0.00028332815,0.00012268689,0.0002069444,0.006933981,0.9005798,0.063522205,0.00051064225,0.020991966,0.0013485576],"about_ca_topic_score_codex":0.00032161505,"about_ca_topic_score_gemma":0.0013218388,"teacher_disagreement_score":0.88997924,"about_ca_system_score_codex":0.00074612006,"about_ca_system_score_gemma":0.00038806984,"threshold_uncertainty_score":0.99987704},"labels":[],"label_agreement":null},{"id":"W4319998019","doi":"10.1109/tvlsi.2023.3238286","title":"A Power-Proportional, Dual-Bandwidth, and Constant-Delay Receiver Front-End for Energy-Efficient Dual-Rate Optical Links","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada; Concordia University","keywords":"Transimpedance amplifier; Bandwidth (computing); CMOS; Electronic engineering; Computer science; Amplifier; Low-power electronics; Physics; Offset (computer science); Electrical engineering; Operational amplifier; Optoelectronics; Power (physics); Engineering; Telecommunications","score_opus":0.011415387672467678,"score_gpt":0.22938122876566533,"score_spread":0.21796584109319767,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4319998019","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13455214,0.00034129558,0.85439134,0.000216553,0.0037251587,0.0007452641,0.00093281013,0.0007767655,0.0043186555],"genre_scores_gemma":[0.9968761,0.00023973567,0.0002949572,0.000085274296,0.000112009955,0.000434301,0.000093566014,0.00006637055,0.0017976906],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99780506,0.00008476743,0.00068925845,0.00048515943,0.00038987235,0.00054590736],"domain_scores_gemma":[0.9987652,0.00041075484,0.00007552094,0.00029726228,0.00019926234,0.00025201513],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00057186454,0.00036221588,0.00044251233,0.00029929038,0.00033698275,0.00018044865,0.000098471224,0.0004399697,0.00018448179],"category_scores_gemma":[0.000021493153,0.00032130533,0.00019980219,0.00034708733,0.00012539543,0.00024388137,0.0000027086749,0.00047930438,0.00017410063],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00087219564,0.0011157653,0.000038226117,0.0009805033,0.0012354939,0.00018799341,0.004154992,0.8718687,0.059754524,0.036210433,0.015837623,0.007743538],"study_design_scores_gemma":[0.0012064843,0.00022253508,0.00008451902,0.00028647875,0.0000975288,0.000065707616,0.0014248706,0.9670082,0.017788554,0.00014598777,0.011162423,0.00050674926],"about_ca_topic_score_codex":0.00003518472,"about_ca_topic_score_gemma":0.00023516211,"teacher_disagreement_score":0.86232394,"about_ca_system_score_codex":0.00019092462,"about_ca_system_score_gemma":0.000077406454,"threshold_uncertainty_score":0.9999239},"labels":[],"label_agreement":null},{"id":"W4321484263","doi":"10.1109/tvlsi.2023.3244489","title":"A Single-TSV and Single-DCDL Approach for Skew Compensation of Multi-Dies Clock Synchronization in 3-D-ICs","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Die (integrated circuit); Skew; Clock skew; Synchronization (alternating current); Topology (electrical circuits); Compensation (psychology); Electronic engineering; Engineering; Computer science; Clock signal; Electrical engineering; Jitter; Telecommunications","score_opus":0.031229794861225273,"score_gpt":0.2326991546633175,"score_spread":0.20146935980209224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321484263","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10377226,0.00024916124,0.893475,0.000024143974,0.0006790388,0.00078842125,0.00014917209,0.00071548176,0.0001473388],"genre_scores_gemma":[0.99580675,0.00012068506,0.0034052157,0.000005385183,0.000033512006,0.00028663778,0.000099971185,0.000047166224,0.00019469022],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99865466,0.00005470595,0.0005475231,0.00027691806,0.00019417719,0.00027203423],"domain_scores_gemma":[0.999385,0.0001408841,0.00009409806,0.00020632047,0.00013551193,0.00003817075],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027154863,0.0002323023,0.00035246817,0.00054436084,0.00012332911,0.000063783446,0.00010181191,0.00026908756,0.0000033425963],"category_scores_gemma":[0.000023078703,0.00022849713,0.0000733168,0.0006880924,0.00006706688,0.00029306053,0.0000020954656,0.00020574902,0.0000074156856],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010687417,0.0009064792,0.00047624984,0.0018970312,0.00018968935,0.0000029365763,0.0042730356,0.87387323,0.07653989,0.0009874173,0.0004917499,0.040255412],"study_design_scores_gemma":[0.0008502302,0.00016624272,0.00017548571,0.00027021093,0.000031864045,0.0000069286416,0.0035225532,0.9526218,0.041889045,0.000037801918,0.00019831967,0.0002295049],"about_ca_topic_score_codex":0.000044545588,"about_ca_topic_score_gemma":0.00031675014,"teacher_disagreement_score":0.8920345,"about_ca_system_score_codex":0.00020710874,"about_ca_system_score_gemma":0.000018283645,"threshold_uncertainty_score":0.9317842},"labels":[],"label_agreement":null},{"id":"W4322706956","doi":"10.1109/tvlsi.2023.3247739","title":"An Energy-Efficient Binary-Interfaced Stochastic Multiplier Using Parallel Datapaths","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; Natural Science Foundation of Anhui Province; Natural Sciences and Engineering Research Council of Canada","keywords":"Stochastic computing; Computer science; Binary number; Multiplier (economics); Parallel computing; Adder; Multiplication (music); Computer hardware; Arithmetic; Algorithm; Mathematics; Latency (audio)","score_opus":0.030707753845448955,"score_gpt":0.2900660019154152,"score_spread":0.25935824806996627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4322706956","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.077787235,0.00003250081,0.9142493,0.000066954366,0.0044867946,0.0005704961,0.000104424566,0.002625929,0.00007638906],"genre_scores_gemma":[0.989187,0.000007545294,0.009678327,0.00006704214,0.00010699528,0.000257249,0.00003700321,0.00006554108,0.00059332413],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99633414,0.0004366127,0.0007558534,0.0010496153,0.0007430588,0.0006807108],"domain_scores_gemma":[0.99748695,0.00022108092,0.00024975062,0.0015165954,0.000289873,0.0002357535],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009071883,0.00045698753,0.0004354518,0.0008957123,0.0006730759,0.0004656367,0.0011122434,0.00025895203,0.000019080171],"category_scores_gemma":[0.000020054777,0.0004366207,0.00020664395,0.0015283411,0.00006426016,0.0009552384,0.000016214084,0.0004899685,0.00017827532],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004833497,0.0004665064,0.000005564572,0.000025069912,0.00003650912,0.00001767339,0.00215981,0.95297366,0.039659645,0.00064143486,0.0004066583,0.0035591035],"study_design_scores_gemma":[0.00042739828,0.00026152632,0.000018886465,0.00029917536,0.000025883184,0.000049838378,0.0011175895,0.9784692,0.01866558,0.00003701528,0.00017625181,0.00045163953],"about_ca_topic_score_codex":0.0005368705,"about_ca_topic_score_gemma":0.00040993706,"teacher_disagreement_score":0.9113997,"about_ca_system_score_codex":0.00040278377,"about_ca_system_score_gemma":0.00013182033,"threshold_uncertainty_score":0.99980855},"labels":[],"label_agreement":null},{"id":"W4367663098","doi":"10.1109/tvlsi.2023.3268999","title":"Speed/Area-Efficient ECC Processor Implementation Over GF(2<i> <sup>m</sup> </i>) on FPGA via Novel Algorithm-Architecture Co-Design","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Elliptic curve cryptography; Computer science; Field-programmable gate array; Algorithm; Arithmetic; Parallel computing; Gate array; Elliptic curve; Embedded system; Mathematics; Public-key cryptography; Encryption; Operating system","score_opus":0.02008333845369369,"score_gpt":0.2742102791230458,"score_spread":0.2541269406693521,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4367663098","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012429187,0.00004446814,0.9821776,0.0004904277,0.0017309044,0.0016795438,0.00041352218,0.0008406657,0.00019368259],"genre_scores_gemma":[0.9922378,0.000034482717,0.0059526726,0.0003047538,0.00024038272,0.00041446072,0.00010665511,0.00006991858,0.00063884555],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9956598,0.00034297977,0.0008532356,0.0010779751,0.0012580833,0.00080788054],"domain_scores_gemma":[0.9979809,0.00036661566,0.00026128493,0.00084938353,0.00028631138,0.0002555355],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009957366,0.00056423526,0.0004768559,0.0011970999,0.0008525841,0.00054756267,0.00074626977,0.00028618713,0.00011345949],"category_scores_gemma":[0.0000096244885,0.00047834078,0.0003834572,0.0023807092,0.0000944986,0.0004438561,0.000008685464,0.0006718865,0.00040528562],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010807789,0.0011067544,0.000012884077,0.000109588356,0.00017311118,0.00002652385,0.0056144623,0.9218187,0.0066696345,0.00049310643,0.003442173,0.06042503],"study_design_scores_gemma":[0.001796629,0.0005862396,0.00014383388,0.00025837822,0.000060441518,0.00006767868,0.0016125897,0.9468759,0.045237757,0.00014607704,0.0025928384,0.00062169455],"about_ca_topic_score_codex":0.0002134878,"about_ca_topic_score_gemma":0.00008352223,"teacher_disagreement_score":0.9798086,"about_ca_system_score_codex":0.0002445572,"about_ca_system_score_gemma":0.0001501421,"threshold_uncertainty_score":0.9997668},"labels":[],"label_agreement":null},{"id":"W4385453110","doi":"10.1109/tvlsi.2023.3296057","title":"A Resource-Efficient and High-Accuracy CORDIC-Based Digital Implementation of the Hodgkin–Huxley Neuron","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"CORDIC; Field-programmable gate array; Computer science; Multiplication (music); Throughput; Computer hardware; Gate array; Mathematics","score_opus":0.01260447477533292,"score_gpt":0.24695094515054863,"score_spread":0.23434647037521572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385453110","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6304323,0.000017066306,0.3676711,0.000045511675,0.0009945892,0.00036266493,0.00017588874,0.0002479106,0.00005295896],"genre_scores_gemma":[0.9996634,0.000008747122,0.000024542165,0.0000271814,0.00005562739,0.000054314085,0.00002503729,0.000034107456,0.00010703629],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99874574,0.000083445855,0.00041943387,0.00023196709,0.00027754327,0.00024185285],"domain_scores_gemma":[0.9992946,0.00022945125,0.00010258225,0.00025845133,0.00005522575,0.000059737355],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017155,0.00019091516,0.00019944139,0.00017188772,0.00024853184,0.00008208267,0.000118929005,0.000067823035,0.000014074594],"category_scores_gemma":[0.000010907862,0.00015430756,0.0001044158,0.00052647607,0.000039982013,0.00019521663,0.0000026677235,0.00024382077,0.000017627743],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037647576,0.0000444801,0.00007138036,0.00010895818,0.00002206739,0.0000026144169,0.0005362848,0.9529819,0.031286735,0.00004441412,0.00019206926,0.014671442],"study_design_scores_gemma":[0.0010391243,0.00016886755,0.0017455699,0.00028959525,0.00004200898,0.000015861082,0.0031670318,0.75543773,0.23638488,0.000012654399,0.001405916,0.0002907725],"about_ca_topic_score_codex":0.000028625724,"about_ca_topic_score_gemma":0.000046569818,"teacher_disagreement_score":0.3692311,"about_ca_system_score_codex":0.00007293751,"about_ca_system_score_gemma":0.000020017053,"threshold_uncertainty_score":0.62924796},"labels":[],"label_agreement":null},{"id":"W4385521720","doi":"10.1109/tvlsi.2023.3288732","title":"An Analytic <i>RLC</i> Model for Coupled Interconnects Which Uses a Numerical Inverse Laplace Transform","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Inverse Laplace transform; Laplace transform; Computation; Algorithm; Inverse; Partial element equivalent circuit; Very-large-scale integration; Computer science; Mathematics; Electronic engineering; Mathematical analysis; Voltage; Equivalent circuit; Engineering; Electrical engineering","score_opus":0.017347589981006828,"score_gpt":0.25339390587679517,"score_spread":0.23604631589578834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385521720","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38670576,0.00002877301,0.6103599,0.00007683348,0.0010278346,0.0007325115,0.00018745908,0.000771903,0.00010903673],"genre_scores_gemma":[0.998018,0.00006766022,0.00041510785,0.000048337803,0.000082088,0.00041944123,0.00014374637,0.00007956686,0.000725999],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978492,0.00011633483,0.0006294761,0.0004963956,0.0003603679,0.00054817536],"domain_scores_gemma":[0.9986976,0.00026711513,0.000053657564,0.00051200547,0.000247026,0.00022263445],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00047194705,0.00037503912,0.0004814032,0.0003899242,0.00028748775,0.00013796518,0.00024938886,0.00026382247,0.00007027797],"category_scores_gemma":[0.000019483738,0.0003565102,0.00021673896,0.001056585,0.00003061967,0.0005904427,0.000001129852,0.00043148687,0.00008857322],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028104096,0.0002674476,0.000008087791,0.00025416663,0.00007986369,0.0000021265298,0.0026303218,0.9414216,0.05208417,0.000050539722,0.0019083142,0.0010123053],"study_design_scores_gemma":[0.0009953302,0.0005005878,0.000010939268,0.00021603757,0.00009188665,0.000009306959,0.0011224918,0.96864885,0.027686356,0.0000769563,0.00027408684,0.00036714756],"about_ca_topic_score_codex":0.00010261674,"about_ca_topic_score_gemma":0.0039595277,"teacher_disagreement_score":0.6113123,"about_ca_system_score_codex":0.00023637232,"about_ca_system_score_gemma":0.000089762245,"threshold_uncertainty_score":0.99988866},"labels":[],"label_agreement":null},{"id":"W4385732037","doi":"10.1109/tvlsi.2023.3299508","title":"Novel Formulations of M-Term Overlap-Free Karatsuba Binary Polynomial Multipliers and Their Hardware Implementations","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Field-programmable gate array; Binary number; Polynomial; Computer science; Arithmetic; Operand; Term (time); Parallel computing; Mathematics; Computer hardware","score_opus":0.018861159446916718,"score_gpt":0.2561570545987421,"score_spread":0.2372958951518254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385732037","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12239261,0.00005833037,0.8737875,0.00033733333,0.001456067,0.0006048169,0.0009288948,0.00028954132,0.00014486794],"genre_scores_gemma":[0.9960024,0.000055999983,0.003312641,0.000044617907,0.000063492975,0.00018041438,0.00005893556,0.000024219758,0.00025732204],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980232,0.00010981644,0.00063766,0.0004920183,0.0003503459,0.00038692943],"domain_scores_gemma":[0.9984233,0.00030337385,0.0001936659,0.00074629183,0.00018841239,0.00014498488],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035958912,0.0002849278,0.0003274589,0.00082763884,0.0006594242,0.00020469929,0.00050317415,0.0001551486,0.000020341482],"category_scores_gemma":[0.000011700668,0.00024354743,0.00026261614,0.0012746038,0.00012287156,0.0007126883,0.00001551309,0.00025710024,0.000027139014],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006143491,0.0050600674,0.004858226,0.0011482214,0.0019571546,0.00004445397,0.06894549,0.102892324,0.65682006,0.054371916,0.020259904,0.08302786],"study_design_scores_gemma":[0.008619332,0.00112793,0.029860025,0.0007946046,0.00022501651,0.00015987472,0.019847251,0.8399052,0.09405922,0.0009126647,0.0028417162,0.0016471478],"about_ca_topic_score_codex":0.00018820113,"about_ca_topic_score_gemma":0.00046464612,"teacher_disagreement_score":0.8736097,"about_ca_system_score_codex":0.000075041506,"about_ca_system_score_gemma":0.00008190867,"threshold_uncertainty_score":0.99315757},"labels":[],"label_agreement":null},{"id":"W4389331438","doi":"10.1109/tvlsi.2023.3337205","title":"An Open-Loop VCO-ADC Based on a Linearized Current Control Technique","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Total harmonic distortion; Voltage-controlled oscillator; Topology (electrical circuits); Mathematics; Electrical engineering; Voltage; Engineering","score_opus":0.020765627176141103,"score_gpt":0.2672275578233629,"score_spread":0.24646193064722177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389331438","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022008775,0.00007313761,0.9900164,0.000020632615,0.0026686797,0.0019036318,0.0005609187,0.0015859517,0.000969764],"genre_scores_gemma":[0.9969786,0.000042252606,0.00005989497,0.000093023846,0.00018358247,0.0017494749,0.00013627304,0.000106825806,0.00065009843],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974672,0.00037185315,0.00066088187,0.0005142805,0.00047146934,0.000514315],"domain_scores_gemma":[0.998637,0.00021375083,0.000089939516,0.00063969655,0.0001786542,0.00024093447],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000958076,0.0004286345,0.00054244505,0.0006140616,0.0003421235,0.00031376432,0.00046183288,0.00029661824,0.0001236457],"category_scores_gemma":[0.000012520469,0.00039850187,0.00020331793,0.0008409094,0.000039546143,0.00045186805,0.0000010811232,0.00072778785,0.00058227184],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030996636,0.0008922588,0.000014074071,0.00022536183,0.00013723668,0.000029401575,0.00035018372,0.8727896,0.10554085,0.0009429809,0.005279457,0.013488596],"study_design_scores_gemma":[0.0023165846,0.0005198969,0.000020867841,0.00054770533,0.00008650768,0.000011189726,0.00034490685,0.9545359,0.03631179,0.000071995135,0.0046872506,0.000545395],"about_ca_topic_score_codex":0.00010524926,"about_ca_topic_score_gemma":0.00016619446,"teacher_disagreement_score":0.9947777,"about_ca_system_score_codex":0.0002772799,"about_ca_system_score_gemma":0.00010440609,"threshold_uncertainty_score":0.9998467},"labels":[],"label_agreement":null},{"id":"W4390691092","doi":"10.1109/tvlsi.2023.3348809","title":"Design of a Stochastic Computing Architecture for the Phansalkar Algorithm","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; Natural Sciences and Engineering Research Council of Canada","keywords":"Stochastic computing; Computer science; Algorithm; Key (lock); Architecture; Stochastic process; Binary number; Mathematics; Arithmetic; Computation","score_opus":0.02181472295618142,"score_gpt":0.27455614856555155,"score_spread":0.25274142560937013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390691092","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00013504433,0.00047532577,0.9914793,0.00027090465,0.004935513,0.0015312396,0.00008343795,0.0010606936,0.000028535975],"genre_scores_gemma":[0.90675884,0.000008269789,0.09229043,0.000059306156,0.00016156318,0.00032803323,0.0000032935598,0.000042437456,0.00034784648],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977904,0.0002714773,0.0005782171,0.0005486438,0.0004510676,0.00036017408],"domain_scores_gemma":[0.9971468,0.0017523344,0.00014775363,0.0006360773,0.00025085817,0.000066200104],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001252988,0.00028958992,0.00032066507,0.0003836996,0.00039130147,0.00033620186,0.0007343711,0.00015473361,0.0000042973224],"category_scores_gemma":[0.000022719063,0.0002094089,0.00025258042,0.00075207977,0.000062616054,0.00032954683,0.0000053339927,0.00050927495,0.000017643993],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051398823,0.00024166628,3.1692295e-7,0.00024003055,0.00020795126,0.000006704605,0.009027112,0.64670485,0.0101232035,0.0016282317,0.00093488244,0.33083364],"study_design_scores_gemma":[0.00019089767,0.00027826874,7.577366e-7,0.00063916744,0.000054239074,0.00007899047,0.0004449316,0.9733298,0.024079302,0.00039062486,0.00030685303,0.0002061976],"about_ca_topic_score_codex":0.00008972326,"about_ca_topic_score_gemma":0.00005814166,"teacher_disagreement_score":0.9066238,"about_ca_system_score_codex":0.00015098815,"about_ca_system_score_gemma":0.00014449756,"threshold_uncertainty_score":0.85394466},"labels":[],"label_agreement":null},{"id":"W4393078684","doi":"10.1109/tvlsi.2024.3360370","title":"Analyzing the Vulnerabilities of External SDRAM on System-on-Chip Field Programmable Gate Array Devices","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université Laval","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Gate array; Computer science; System on a chip; Field-programmable gate array; Embedded system; Chip; Macrocell array; Computer hardware; Very-large-scale integration; Logic gate; Logic synthesis; Telecommunications; Logic family","score_opus":0.012985566216989186,"score_gpt":0.24576605839146526,"score_spread":0.23278049217447608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393078684","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024578577,0.00032958004,0.9655986,0.00040962402,0.0051247217,0.00069720263,0.000097514494,0.0005346249,0.0026295672],"genre_scores_gemma":[0.9975781,0.000022709955,0.00038744105,0.00009658609,0.00033672087,0.00034463927,0.000006385506,0.000026429758,0.0012010202],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99701166,0.00044612063,0.00070584466,0.00070104405,0.00067905855,0.0004562683],"domain_scores_gemma":[0.9977244,0.0008391455,0.00016376702,0.0009097405,0.00023236267,0.00013056966],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008622877,0.00035798058,0.0004540081,0.0003749998,0.00065773877,0.00080405193,0.0006835141,0.00016420988,0.000033995675],"category_scores_gemma":[0.000018513621,0.0002483161,0.00042068417,0.00096935034,0.00007908533,0.0008202724,0.000005667844,0.00078039314,0.00017261948],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009153335,0.004695303,0.0001588196,0.005036591,0.0013179774,0.00009405927,0.017914174,0.22880192,0.022329079,0.5486082,0.0043258346,0.16580272],"study_design_scores_gemma":[0.0009645995,0.0027185474,0.000116121955,0.0071697813,0.00025535395,0.00010376164,0.0068184244,0.7768778,0.18740505,0.0017605363,0.014663608,0.0011463771],"about_ca_topic_score_codex":0.00043259648,"about_ca_topic_score_gemma":0.00037170798,"teacher_disagreement_score":0.9729995,"about_ca_system_score_codex":0.00023878326,"about_ca_system_score_gemma":0.00013661502,"threshold_uncertainty_score":0.9999969},"labels":[],"label_agreement":null},{"id":"W4396782963","doi":"10.1109/tvlsi.2024.3395546","title":"A 24–40-GHz Broadband Beamforming TRX Front-End IC With Unified Phase and Gain Control for Multiband Phased Array Systems","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Microwave Engineering and Waveguides","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"National Science Fund for Distinguished Young Scholars; National Key Research and Development Program of China","keywords":"Beamforming; Phased array; Broadband; Automatic gain control; Phase shift module; Phase (matter); Computer science; Electronic engineering; Engineering; Telecommunications; Physics; Bandwidth (computing); Antenna (radio); Microwave; Amplifier","score_opus":0.010233622556517368,"score_gpt":0.22777152754546567,"score_spread":0.21753790498894832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4396782963","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033541106,0.003075795,0.9555428,0.000027999095,0.0037138655,0.0015039807,0.0015032154,0.00081991684,0.00027133257],"genre_scores_gemma":[0.9962506,0.00008549957,0.0006814298,0.00001274392,0.00029886095,0.00062978285,0.0000892897,0.00013476466,0.001816975],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99793756,0.000076628276,0.00067445554,0.0005063423,0.00028857618,0.0005164129],"domain_scores_gemma":[0.9989737,0.00030632436,0.00006416929,0.0003286111,0.00012141217,0.00020573387],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00049234205,0.00050773815,0.00059108797,0.00044679138,0.00026803376,0.0004889309,0.00012224555,0.0002498243,0.000024326133],"category_scores_gemma":[0.000009119306,0.0004250582,0.0001724264,0.00025971053,0.000052714622,0.0004684658,3.7769357e-7,0.0004355801,0.000020399382],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005504293,0.00027431257,0.0000035528806,0.0021977688,0.0007941099,0.000018349458,0.0026956983,0.50392026,0.48312393,0.00013049533,0.0015672265,0.0047238776],"study_design_scores_gemma":[0.004829385,0.0003915322,0.0000014587276,0.0016164337,0.00024012069,0.00011452627,0.0014758746,0.8793799,0.09567854,0.000004439306,0.015701296,0.00056647026],"about_ca_topic_score_codex":0.00012408073,"about_ca_topic_score_gemma":0.00021754102,"teacher_disagreement_score":0.96270955,"about_ca_system_score_codex":0.00024524343,"about_ca_system_score_gemma":0.000056981655,"threshold_uncertainty_score":0.9998201},"labels":[],"label_agreement":null},{"id":"W4396817466","doi":"10.1109/tvlsi.2024.3394871","title":"A High Speed and Area Efficient Processor for Elliptic Curve Scalar Point Multiplication for GF(2<i> <sup>m</sup> </i>)","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Scalar multiplication; Elliptic curve point multiplication; Elliptic curve; Scalar (mathematics); Elliptic curve cryptography; Arithmetic; Elliptic Curve Digital Signature Algorithm; Multiplication (music); Point (geometry); Mathematics; Parallel computing; Computer science; Physics; Combinatorics; Pure mathematics; Geometry; Operating system; Public-key cryptography","score_opus":0.012689246435146942,"score_gpt":0.23926761444291889,"score_spread":0.22657836800777195,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4396817466","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04049569,0.00064597215,0.9528012,0.0009092603,0.001669326,0.0026293865,0.00036081934,0.00045973234,0.000028593422],"genre_scores_gemma":[0.98849636,0.00005563973,0.009522291,0.00008078358,0.00016895798,0.0011894896,0.00004108373,0.000042909793,0.00040245705],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974531,0.00011366965,0.0006468667,0.00092652097,0.00039402704,0.0004657942],"domain_scores_gemma":[0.9982439,0.00056116853,0.00012170771,0.00053281424,0.00036834768,0.00017203117],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007761783,0.00036045857,0.000380904,0.00053667737,0.000529526,0.000728276,0.00036374523,0.00022164613,0.000008028699],"category_scores_gemma":[0.000024819748,0.0002980736,0.00033468957,0.00078562775,0.00008224505,0.00046921402,0.000004666958,0.0002768471,0.000034539553],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00085946004,0.0038862135,0.00005244946,0.0052749985,0.0009600388,0.00002134555,0.020658785,0.7829938,0.02572873,0.0707406,0.0055806893,0.0832429],"study_design_scores_gemma":[0.0010283018,0.00034181794,0.000025897312,0.0005404884,0.00009899161,0.000043623728,0.00064842845,0.97604173,0.017372794,0.00050843525,0.002996485,0.00035301605],"about_ca_topic_score_codex":0.000066495595,"about_ca_topic_score_gemma":0.000053956082,"teacher_disagreement_score":0.94800067,"about_ca_system_score_codex":0.00013280196,"about_ca_system_score_gemma":0.00008745242,"threshold_uncertainty_score":0.99994713},"labels":[],"label_agreement":null},{"id":"W4401357318","doi":"10.1109/tvlsi.2024.3435419","title":"Thresholding Decision-Directed Descent (T3D): A Tuning Solution for DDR5 DRAM DFEs","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Dram; Thresholding; Computer science; Embedded system; Artificial intelligence; Computer hardware; Image (mathematics)","score_opus":0.02272751414639476,"score_gpt":0.2663103058874945,"score_spread":0.24358279174109973,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401357318","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015525368,0.0022994443,0.9686047,0.000020897556,0.010438739,0.00096846477,0.00024990636,0.0015346204,0.00035786713],"genre_scores_gemma":[0.9956704,0.00022889418,0.0023171704,0.000034423654,0.00032113367,0.00054812455,0.000052241474,0.00011121743,0.00071641954],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978584,0.000060521565,0.00068268704,0.0004981699,0.0003976697,0.0005025646],"domain_scores_gemma":[0.9989929,0.00031067798,0.00006081444,0.00035240236,0.00015536041,0.00012784495],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004289661,0.00037636718,0.00035782153,0.00038780714,0.00038739474,0.0003730886,0.0001968492,0.00023682135,0.00010250057],"category_scores_gemma":[0.000011841803,0.00035454592,0.00025030447,0.0005118086,0.000031535183,0.00076445215,0.0000013414506,0.00041895433,0.000088210276],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016270693,0.00037654085,0.000024773955,0.0012604987,0.0006809185,0.00002275117,0.0037844928,0.44638953,0.29699668,0.00130708,0.010342731,0.2386513],"study_design_scores_gemma":[0.00045918525,0.00009288103,0.000005360894,0.0014742357,0.000100512596,0.000027906377,0.0010102005,0.9515904,0.027953671,0.00014292245,0.016727768,0.00041495232],"about_ca_topic_score_codex":0.000030872616,"about_ca_topic_score_gemma":0.0001296353,"teacher_disagreement_score":0.980145,"about_ca_system_score_codex":0.000596099,"about_ca_system_score_gemma":0.00004812469,"threshold_uncertainty_score":0.9998906},"labels":[],"label_agreement":null},{"id":"W4405022184","doi":"10.1109/tvlsi.2024.3505835","title":"An Embedded Architecture for DDR5 DFE Calibration Based on Channel Stimulus Inversion","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Electrical Measurement Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Architecture; Stimulus (psychology); Inversion (geology); Computer science; Psychology; Geology; Cognitive psychology; Geography; Archaeology","score_opus":0.014520817166410776,"score_gpt":0.25444179383846716,"score_spread":0.2399209766720564,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405022184","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0029974799,0.0001203813,0.98962384,0.00013313205,0.0024396877,0.0014542439,0.0003223751,0.0026919772,0.00021689123],"genre_scores_gemma":[0.9960844,0.000017500943,0.0023161524,0.00013479953,0.00023234119,0.000791199,0.00012971157,0.00011507277,0.00017883121],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980134,0.0001320601,0.0004700354,0.00049953506,0.0004771048,0.000407859],"domain_scores_gemma":[0.9990583,0.00019686944,0.00004553998,0.00041382734,0.0001228087,0.00016267491],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003253666,0.0003873759,0.00031063252,0.0006137011,0.00023053613,0.0002037243,0.00018003352,0.00030565305,0.000030564468],"category_scores_gemma":[0.000014507155,0.00035263924,0.00020408761,0.00059754826,0.000024590763,0.00054078817,5.447498e-7,0.00055909913,0.00002796887],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000145572,0.0001767768,4.967168e-7,0.0002776885,0.000041314164,0.0000034636253,0.0003545207,0.9143459,0.071669705,0.00011420021,0.0018020201,0.011068315],"study_design_scores_gemma":[0.00035300682,0.0004954109,0.000001171123,0.00040818384,0.000039544393,0.000003276272,0.000118031625,0.76993555,0.22691897,0.00014640111,0.0012978333,0.00028261004],"about_ca_topic_score_codex":0.000017137803,"about_ca_topic_score_gemma":0.00011331197,"teacher_disagreement_score":0.99308693,"about_ca_system_score_codex":0.0005198213,"about_ca_system_score_gemma":0.000051945965,"threshold_uncertainty_score":0.99989253},"labels":[],"label_agreement":null},{"id":"W4407315468","doi":"10.1109/tvlsi.2025.3530785","title":"Strassen Multisystolic Array Hardware Architectures","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Strassen algorithm; Computer science; Computer hardware; Physics","score_opus":0.01046963389340058,"score_gpt":0.24687174947558505,"score_spread":0.23640211558218446,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4407315468","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009010795,0.00018374629,0.9714018,0.00044825333,0.012232334,0.0008846977,0.00009104966,0.00064556446,0.005101742],"genre_scores_gemma":[0.98830044,0.000015701418,0.0010921708,0.00032274655,0.0002721707,0.0003571529,0.000010947917,0.000029009778,0.009599666],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9965534,0.0005289083,0.00092710013,0.00085166225,0.00055534753,0.0005835684],"domain_scores_gemma":[0.9979511,0.00026306164,0.00022067875,0.0010437046,0.00035437127,0.00016707943],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006554694,0.00044733856,0.00055350736,0.0007099768,0.0007005922,0.00069949246,0.00084049033,0.00032330357,0.000051496412],"category_scores_gemma":[0.000015823443,0.00038577252,0.0003893874,0.0009833043,0.00005620495,0.00047302316,0.0000050898557,0.0006804124,0.00019137526],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051063614,0.0032386933,0.0005396813,0.0011975844,0.0017646742,0.000111237365,0.018819872,0.6846668,0.053261124,0.069411576,0.04549623,0.12098187],"study_design_scores_gemma":[0.0022128145,0.00041305233,0.00039523712,0.0020705129,0.000091881564,0.00023011703,0.0034651936,0.8792476,0.05906247,0.00044142763,0.051136862,0.001232813],"about_ca_topic_score_codex":0.00046243376,"about_ca_topic_score_gemma":0.0016803595,"teacher_disagreement_score":0.97928965,"about_ca_system_score_codex":0.00030957433,"about_ca_system_score_gemma":0.00015170347,"threshold_uncertainty_score":0.9998594},"labels":[],"label_agreement":null},{"id":"W4407693971","doi":"10.1109/tvlsi.2025.3541539","title":"A Time-Domain Frequency Analyzer Based on Goertzel Algorithm","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Algorithms and Applications","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Spectrum analyzer; Frequency domain; Computer science; Algorithm; Time domain; Telecommunications; Computer vision","score_opus":0.004722221673798713,"score_gpt":0.22192298604637986,"score_spread":0.21720076437258115,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4407693971","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017805345,0.000102277416,0.9880564,0.00016402878,0.0015035159,0.00069855776,0.0006289624,0.0007154005,0.0063502993],"genre_scores_gemma":[0.97538376,0.000045123117,0.016619164,0.00027535367,0.00020693793,0.0011540714,0.00014030328,0.000100534664,0.0060747457],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99814373,0.000085753956,0.0005831484,0.00045424956,0.00033205902,0.00040104467],"domain_scores_gemma":[0.99889684,0.00014666351,0.00006699625,0.0006162581,0.00014509221,0.00012812321],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00022538738,0.00038088442,0.0003810992,0.0004919255,0.00035957314,0.000107105574,0.00022692521,0.00023225967,0.00016046921],"category_scores_gemma":[0.000004631329,0.0003623859,0.00023772311,0.00092440564,0.0000562963,0.00026060798,9.718424e-7,0.0004954506,0.00048651118],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031524964,0.00070705207,0.0000073357437,0.000114731105,0.00019421948,0.000008815647,0.00027112017,0.93393946,0.011078594,0.001292828,0.0042379093,0.048116423],"study_design_scores_gemma":[0.00072183384,0.0000695784,0.000025180085,0.00029776266,0.000051877214,0.00000407559,0.0003948828,0.9783121,0.010649415,0.00023299879,0.0088816425,0.00035868486],"about_ca_topic_score_codex":0.000052928684,"about_ca_topic_score_gemma":0.000099261604,"teacher_disagreement_score":0.97360325,"about_ca_system_score_codex":0.00039008132,"about_ca_system_score_gemma":0.000064140324,"threshold_uncertainty_score":0.9998828},"labels":[],"label_agreement":null},{"id":"W4408305062","doi":"10.1109/tvlsi.2025.3545604","title":"Thermal Simulator for Advanced Packaging and Chiplet-Based Systems","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"3D IC and TSV technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Semiconductor Research Corporation","keywords":"Computer science; Thermal; Simulation; Reliability engineering; Engineering; Thermodynamics; Physics","score_opus":0.007075688862741104,"score_gpt":0.22445527314653746,"score_spread":0.21737958428379636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408305062","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12366631,0.00075478514,0.8699975,0.00007640402,0.00287861,0.00093389634,0.00019354718,0.0010456907,0.00045325115],"genre_scores_gemma":[0.9981974,0.000033242315,0.00034205662,0.000035731588,0.00005219877,0.00060591806,0.000017776187,0.000043651733,0.0006720525],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869823,0.000045878165,0.0004394451,0.00031198296,0.00016495178,0.0003394929],"domain_scores_gemma":[0.99921554,0.00021484966,0.00005677968,0.00035232597,0.00010253647,0.000057979432],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00021147518,0.00028878334,0.00036155287,0.000338511,0.0002706916,0.00014345939,0.00014711022,0.000243859,0.0000070817578],"category_scores_gemma":[0.000012305293,0.0002610136,0.00012598949,0.0003037628,0.000048475027,0.0002504909,0.0000011818067,0.00028569723,0.00001214633],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007545359,0.00008586341,0.000066977096,0.0006491448,0.0001292707,0.0000015986186,0.00018732034,0.968611,0.019734066,0.00086209836,0.00035489633,0.009242285],"study_design_scores_gemma":[0.0012771073,0.00008175304,0.000049942122,0.0006282939,0.00005787056,0.0000023592886,0.0018590397,0.93163604,0.06081324,0.000021467844,0.0032823214,0.00029055346],"about_ca_topic_score_codex":0.000025454538,"about_ca_topic_score_gemma":0.000058731726,"teacher_disagreement_score":0.8745311,"about_ca_system_score_codex":0.00016244048,"about_ca_system_score_gemma":0.000036851496,"threshold_uncertainty_score":0.9999842},"labels":[],"label_agreement":null},{"id":"W4410614342","doi":"10.1109/tvlsi.2025.3566949","title":"<i>S</i> <sup>3</sup>A-NPU: A High-Performance Hardware Accelerator for Spiking Self-Supervised Learning With Dynamic Adaptive Memory Optimization","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"Institute for Information and Communications Technology Promotion; National Research Foundation of Korea","keywords":"Computer science; Computer hardware; Computer architecture; Artificial intelligence","score_opus":0.007721111867427429,"score_gpt":0.20980369269899632,"score_spread":0.20208258083156888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410614342","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22538972,0.00009334109,0.7713212,0.000019127889,0.00093522784,0.00095608603,0.000059879363,0.00096689333,0.00025855654],"genre_scores_gemma":[0.990109,0.000068776644,0.008292097,0.000062201485,0.000102593,0.00046141775,0.00005859384,0.00009107549,0.00075420673],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980853,0.000109181245,0.00056207617,0.0005001069,0.00027028003,0.0004730288],"domain_scores_gemma":[0.99903595,0.00018715377,0.000108177795,0.0003035413,0.0002728153,0.000092362934],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00024623697,0.00043955594,0.0004521494,0.00034818132,0.0007389524,0.00012401765,0.00019913506,0.00021006083,0.00001790429],"category_scores_gemma":[0.000007734502,0.00041164417,0.00013039986,0.00065963785,0.00002933578,0.00087800913,0.00000266355,0.0006422891,0.000012391267],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002042637,0.0000730401,0.0000112311145,0.00032889645,0.00011635923,0.0000024339065,0.0007561288,0.9904626,0.0035140028,0.000024696754,0.00003067879,0.004475685],"study_design_scores_gemma":[0.0013262545,0.000253158,0.000009287135,0.0008709603,0.00009834337,0.000012456219,0.0020427732,0.93742085,0.05732484,0.0000026861467,0.000250055,0.0003883408],"about_ca_topic_score_codex":0.000009922557,"about_ca_topic_score_gemma":0.000034896926,"teacher_disagreement_score":0.7647193,"about_ca_system_score_codex":0.00041184813,"about_ca_system_score_gemma":0.000069295114,"threshold_uncertainty_score":0.9998335},"labels":[],"label_agreement":null},{"id":"W4410985900","doi":"10.1109/tvlsi.2025.3573226","title":"A Compact High-Speed Capacitive Data Transfer Link With Common Mode Transient Rejection for Isolated Sensor Interfaces","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Sensor Technology and Measurement Systems","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec en Outaouais; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Capacitive sensing; Transient (computer programming); Link (geometry); Transfer (computing); Mode (computer interface); Computer science; Materials science; Electrical engineering; Engineering; Computer network; Operating system","score_opus":0.03192919855461118,"score_gpt":0.2742352683292984,"score_spread":0.24230606977468722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410985900","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.075226925,0.000092198636,0.91584843,0.0015711078,0.0033150013,0.0021865047,0.00072247395,0.0007879667,0.00024936887],"genre_scores_gemma":[0.99745584,0.000024439041,0.00077447883,0.0001699257,0.00006907391,0.00016745203,0.00010947039,0.00003548455,0.0011938182],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99662846,0.0004028938,0.0008645088,0.00107853,0.00048967305,0.0005359036],"domain_scores_gemma":[0.9974465,0.00026477632,0.00015565798,0.0015098978,0.0005110922,0.00011207884],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00068820827,0.00048768608,0.000688698,0.0006889713,0.00062401325,0.00028114897,0.0009847197,0.0004401306,0.000008382538],"category_scores_gemma":[0.000012323494,0.00040391897,0.00016552454,0.0009660704,0.00012255953,0.0011345791,0.0000021557246,0.0006594593,0.00002286445],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0074797757,0.0049997107,0.00020878902,0.0015255465,0.004109759,0.00005219736,0.019537238,0.22491874,0.6810877,0.014234907,0.009208419,0.032637253],"study_design_scores_gemma":[0.003215541,0.0009057235,0.00006570029,0.0012062312,0.0002130969,0.0000675244,0.0020999464,0.69297403,0.29640198,0.000058734942,0.0022567182,0.0005347858],"about_ca_topic_score_codex":0.0009678311,"about_ca_topic_score_gemma":0.0034297106,"teacher_disagreement_score":0.92222893,"about_ca_system_score_codex":0.00033388892,"about_ca_system_score_gemma":0.00014077981,"threshold_uncertainty_score":0.9998413},"labels":[],"label_agreement":null},{"id":"W4411724976","doi":"10.1109/tvlsi.2025.3580753","title":"Dual-Thread Deflate/Inflate Accelerator With Multicheckpoint Control With High Throughput and Compression Ratio for Bandwidth-Efficient Systems","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"Shenzhen Science and Technology Innovation Program","keywords":"Throughput; Computer science; Bandwidth (computing); Operating system; Computer network; Wireless","score_opus":0.008256993223399478,"score_gpt":0.21168477984559345,"score_spread":0.20342778662219396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411724976","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06766089,0.00062453287,0.9268324,0.000022510918,0.001577554,0.0022501065,0.0003084228,0.00041640367,0.0003072094],"genre_scores_gemma":[0.9977568,0.000044722445,0.0001680008,0.000044267465,0.000107327774,0.0010102926,0.00004187473,0.000071904586,0.0007548186],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978177,0.00015539066,0.0006786946,0.00052922114,0.00035068503,0.00046830554],"domain_scores_gemma":[0.9986712,0.00029393574,0.00013449165,0.00038650326,0.0003577906,0.000156104],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00038401087,0.0004904514,0.0006711261,0.00029767008,0.00048597337,0.0003181371,0.00012448584,0.00026539827,0.0000127208705],"category_scores_gemma":[0.0000055685314,0.00035953074,0.00011410111,0.0003476399,0.00008320294,0.00030975766,0.0000011704468,0.00037845524,0.000016365206],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006194962,0.0002220692,0.000044370587,0.00057081704,0.0005038311,0.000012051896,0.0007366313,0.9683921,0.023080334,0.004316246,0.0005666308,0.00093542744],"study_design_scores_gemma":[0.0070493426,0.0006152274,0.00012670203,0.0020230624,0.00046501574,0.000066400076,0.002041753,0.93814945,0.04755767,0.000041899988,0.001136856,0.0007266434],"about_ca_topic_score_codex":0.00019112181,"about_ca_topic_score_gemma":0.00030707967,"teacher_disagreement_score":0.9300959,"about_ca_system_score_codex":0.00025511102,"about_ca_system_score_gemma":0.00009485135,"threshold_uncertainty_score":0.9998857},"labels":[],"label_agreement":null},{"id":"W4413966887","doi":"10.1109/tvlsi.2025.3604714","title":"A 35.2-kHz, 75.4-dB Bulk-Driven OTA Using Degenerative Current Tram Structure","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Analytical Chemistry and Sensors","field":"Chemical Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"Natural Sciences and Engineering Research Council of Canada; National Science Foundation","keywords":"Current (fluid); Materials science; Engineering; Electrical engineering","score_opus":0.016593512914341187,"score_gpt":0.27092886828596097,"score_spread":0.2543353553716198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413966887","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16030411,0.00022743344,0.8359141,0.000092763585,0.0018483128,0.00036390187,0.00045859744,0.0002268053,0.00056399655],"genre_scores_gemma":[0.9958051,0.000027828177,0.0004128864,0.00006074476,0.00026894925,0.000037768525,0.00006613944,0.000040906612,0.003279705],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99764425,0.000111281086,0.00073580083,0.0006062839,0.00041694098,0.00048543152],"domain_scores_gemma":[0.9988642,0.00013457227,0.000121716446,0.00045815637,0.00022274221,0.00019865684],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00012657252,0.00046005787,0.0005393985,0.00021551746,0.00036216225,0.00013962352,0.00026080178,0.0003939929,0.0002664939],"category_scores_gemma":[0.000029349547,0.00041409573,0.00033740242,0.00061846897,0.000080165904,0.00025589272,0.0000034043733,0.0009734618,0.00003879917],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016317553,0.0004956199,0.000037294933,0.00042344743,0.00036676897,0.000010936122,0.0010453614,0.52465343,0.4678635,0.0014548813,0.0007257805,0.002759775],"study_design_scores_gemma":[0.00052120717,0.000026297863,0.0000043147584,0.00048510713,0.00014164418,0.000012739363,0.00063527975,0.66287106,0.33344266,0.000029380697,0.001511382,0.00031896395],"about_ca_topic_score_codex":0.000074700016,"about_ca_topic_score_gemma":0.000109337794,"teacher_disagreement_score":0.8355012,"about_ca_system_score_codex":0.00047561267,"about_ca_system_score_gemma":0.000093592804,"threshold_uncertainty_score":0.9998311},"labels":[],"label_agreement":null},{"id":"W4415971133","doi":"10.1109/tvlsi.2025.3628118","title":"EVMx: An FPGA-Based Accelerator for Smart Contract Processing","year":2025,"lang":"","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Blockchain Technology Applications and Security","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"HEC Montréal; École de Technologie Supérieure","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Reduced instruction set computing; Reduction (mathematics); Field (mathematics); Architecture; Microarchitecture; Power (physics); Virtual machine","score_opus":0.0175815047717527,"score_gpt":0.2783974894316793,"score_spread":0.2608159846599266,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415971133","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020264857,0.0007802505,0.96673155,0.0018754768,0.0047471444,0.0037537988,0.0006062862,0.00088659563,0.00035403145],"genre_scores_gemma":[0.98988944,0.00004710553,0.004551164,0.0008490795,0.00017676615,0.003100532,0.000056399615,0.000061630664,0.0012678502],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9944329,0.0004644296,0.0016690624,0.0017931462,0.0006062501,0.0010342123],"domain_scores_gemma":[0.9954098,0.00039806557,0.00057890447,0.0019085002,0.0014032158,0.00030155148],"candidate_categories":["metaepi_narrow","sts","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.001596005,0.0008154363,0.0009651865,0.0010945494,0.0024814864,0.001065634,0.0015643865,0.00119307,0.000060842525],"category_scores_gemma":[0.00003182401,0.0008228992,0.0005120232,0.0021488466,0.0002923803,0.0013864884,0.000007819944,0.0012506178,0.000061214996],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017361465,0.01929349,0.0002983458,0.003465666,0.00094583194,0.000024121258,0.00658926,0.042786025,0.023976037,0.06886179,0.0042111236,0.82781214],"study_design_scores_gemma":[0.0022806313,0.0005352328,0.000069254136,0.0009537425,0.0001913393,0.000013181803,0.00089618185,0.90667576,0.07803951,0.00048146758,0.009157287,0.0007064172],"about_ca_topic_score_codex":0.00023978057,"about_ca_topic_score_gemma":0.0014071093,"teacher_disagreement_score":0.96962464,"about_ca_system_score_codex":0.00056271104,"about_ca_system_score_gemma":0.001223273,"threshold_uncertainty_score":0.99997133},"labels":[],"label_agreement":null},{"id":"W7110929149","doi":"10.1109/tvlsi.2025.3639548","title":"A RISC-V Accelerator for Sequence Decoding in Mobile DNA Sequencers","year":2025,"lang":"","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"DNA and Biological Computing","field":"Biochemistry, Genetics and Molecular Biology","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Decoding methods; Bottleneck; Speedup; Throughput; Viterbi decoder; DNA sequencer; Hardware acceleration; Key (lock)","score_opus":0.026130747513166748,"score_gpt":0.30570581006235964,"score_spread":0.2795750625491929,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7110929149","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3758857,0.0010023854,0.61571276,0.00013810243,0.0038373687,0.0019953144,0.00056894927,0.000057797202,0.0008016008],"genre_scores_gemma":[0.99409056,0.0005038151,0.00052311475,0.0003552661,0.00026799727,0.0010292347,0.00013162236,0.000037437214,0.0030609295],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9959875,0.00042900193,0.0012483967,0.0012353156,0.00026117844,0.00083860836],"domain_scores_gemma":[0.9983681,0.00019905392,0.00029342645,0.00058595743,0.00038295222,0.00017050676],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00096828106,0.0005970104,0.00067423965,0.00037310593,0.00060651026,0.0002495035,0.0005018163,0.0008940312,0.000053045675],"category_scores_gemma":[0.00005601076,0.0004948871,0.00050488504,0.0007481192,0.00016265926,0.000053128177,0.0000103286175,0.0005827967,0.00003126813],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010051226,0.0011041183,0.00051628274,0.0005948892,0.0003376521,0.000013884228,0.0005166156,0.0322752,0.91537684,0.00024160162,0.00091951434,0.047098253],"study_design_scores_gemma":[0.0033299245,0.0018206756,0.0000661918,0.0019896433,0.00018600938,0.00003087346,0.0055981805,0.16046108,0.7804001,0.00009942969,0.04474443,0.0012734627],"about_ca_topic_score_codex":0.00010686517,"about_ca_topic_score_gemma":0.0007148091,"teacher_disagreement_score":0.6182049,"about_ca_system_score_codex":0.00048981764,"about_ca_system_score_gemma":0.00046482444,"threshold_uncertainty_score":0.99975026},"labels":[],"label_agreement":null}]}