{"meta":{"query_hash":"346bf52eb07e","filters":{"venue":"Integration"},"cohort_total":24,"direct_labels_cover":0,"predictions_cover":24,"exported":24,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/346bf52eb07e","api":"https://metacan.xera.ac/api/v1/cohort?venue=Integration"},"results":[{"id":"W1782999710","doi":"10.1016/j.vlsi.2015.09.005","title":"Design of a hybrid non-volatile SRAM cell for concurrent SEU detection and correction","year":2015,"lang":"en","type":"article","venue":"Integration","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Static random-access memory; Memory cell; Soft error; Transistor; Computer science; Electronic engineering; Error detection and correction; Transmission (telecommunications); Scheme (mathematics); Embedded system; Computer hardware; Electrical engineering; Engineering; Voltage; Algorithm","score_opus":0.012242383767874978,"score_gpt":0.2236374935778681,"score_spread":0.21139510980999313,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1782999710","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45351657,0.003919803,0.5191594,0.00060549314,0.00079086085,0.00042430309,0.0008143578,0.0042036707,0.01656569],"genre_scores_gemma":[0.89533705,0.00030100963,0.09697242,0.00022293192,0.000076681536,0.00013553197,0.00022335775,0.00006886608,0.0066621318],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998481,0.000009899212,0.000011510258,0.00004567198,0.00006415916,0.000020619887],"domain_scores_gemma":[0.9997272,0.000029428576,0.00004474067,0.000032025648,0.0001423511,0.000024313436],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010012384,0.00032680167,0.00045930812,0.0003289921,0.0004304625,0.00068072556,0.0021489656,0.00056498154,0.0020121732],"category_scores_gemma":[0.00018960565,0.00026824514,0.00024983732,0.00029992787,0.00011919758,0.0005042802,0.00039543456,0.00022364355,0.0006818352],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049050205,0.00019026358,0.0028666176,0.00047781217,0.0003308299,0.0008465648,0.00014751361,0.024423841,0.82821,0.0039850962,0.004753406,0.13327754],"study_design_scores_gemma":[0.00014178843,0.0023044734,0.004575065,0.00005385086,0.00035841446,0.0028676984,0.00010828439,0.3729054,0.587538,0.0012037304,0.027849464,0.000093853014],"about_ca_topic_score_codex":0.0009538516,"about_ca_topic_score_gemma":0.0036482653,"teacher_disagreement_score":0.0021489656,"about_ca_system_score_codex":0.00043365217,"about_ca_system_score_gemma":0.000659548,"threshold_uncertainty_score":0.0067313313},"labels":[],"label_agreement":null},{"id":"W1981274326","doi":"10.1016/j.vlsi.2004.01.004","title":"New approach to design for reusability of arithmetic cores in systems-on-chip","year":2004,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Taiwan Semiconductor Manufacturing Company","keywords":"Reusability; Macrocell; Computer architecture; Computer science; Embedded system; System on a chip; Implementation; Architecture; Chip; CMOS; Multiplier (economics); Parallel computing; Computer hardware; Electronic engineering; Engineering; Software; Telecommunications; Software engineering; Programming language","score_opus":0.036303582566615714,"score_gpt":0.24696723210792543,"score_spread":0.21066364954130973,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1981274326","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010081884,0.00031402998,0.9848861,0.00016800128,0.00009058686,0.00007629255,0.000022144544,0.000756905,0.003604025],"genre_scores_gemma":[0.20228958,0.0004903746,0.78899276,0.0003574178,0.0001414206,0.00034240898,0.00012088826,0.00037229212,0.0068928394],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99904686,0.00014541202,0.00007312249,0.00015164849,0.00047993858,0.00010300915],"domain_scores_gemma":[0.9991122,0.00019268895,0.000068677065,0.00028429416,0.00030753572,0.000034535795],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008129796,0.0010005016,0.00063960213,0.0009965309,0.0006898502,0.0014414247,0.002241765,0.00079599686,0.0031262569],"category_scores_gemma":[0.0014570875,0.00057678623,0.00073679356,0.00061019295,0.0007486095,0.0021335992,0.0010588671,0.0017951679,0.0007260667],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028473555,0.0004127277,0.0012315043,0.000639379,0.00023964656,0.00035903847,0.00070164516,0.07435887,0.19241783,0.28566933,0.008967415,0.43471786],"study_design_scores_gemma":[0.0001533801,0.0005415928,0.00058622245,0.00008392995,0.0003510211,0.0006993925,0.000109759334,0.67219436,0.1451399,0.11717626,0.06287656,0.000087726265],"about_ca_topic_score_codex":0.001057887,"about_ca_topic_score_gemma":0.0032180317,"teacher_disagreement_score":0.0031262569,"about_ca_system_score_codex":0.00080394343,"about_ca_system_score_gemma":0.0009505542,"threshold_uncertainty_score":0.01045841},"labels":[],"label_agreement":null},{"id":"W1994265724","doi":"10.1016/j.vlsi.2010.08.002","title":"Debugging reversible circuits","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"Deutsche Forschungsgemeinschaft","keywords":"Debugging; Toffoli gate; Computer science; Reversible computing; Boolean satisfiability problem; Computer engineering; Logic gate; CMOS; Algorithmic program debugging; Computation; Electronic circuit; Algorithm; Electronic engineering; Quantum computer; Programming language; Engineering; Quantum; Electrical engineering; Quantum gate","score_opus":0.008933203390488462,"score_gpt":0.23146806597523079,"score_spread":0.2225348625847423,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994265724","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21807021,0.0011968836,0.71957994,0.0020442784,0.0004828619,0.0001487713,0.00044593337,0.014081503,0.04394963],"genre_scores_gemma":[0.8798597,0.00030475715,0.109559916,0.0002462826,0.000054086202,0.000047399222,0.00030759707,0.0011042096,0.008515981],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99828327,0.0005714288,0.000055693694,0.00035174566,0.00058524153,0.00015262046],"domain_scores_gemma":[0.9961947,0.002047911,0.00017390998,0.001043472,0.00044237557,0.00009767484],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001150615,0.00084667257,0.0006455816,0.00079922297,0.000901616,0.0014100388,0.001859508,0.0013488792,0.012503415],"category_scores_gemma":[0.009232576,0.0006250279,0.00043968804,0.00085667864,0.0014066075,0.0049008224,0.0015281287,0.0017926729,0.0011088274],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006219073,0.00028732675,0.0041714516,0.00047844698,0.0001183773,0.0004776979,0.0006854992,0.060778655,0.055514604,0.5025881,0.014282675,0.35999528],"study_design_scores_gemma":[0.00012820096,0.00030048378,0.0013528542,0.00012949204,0.00015313459,0.00045318788,0.0002764534,0.3948377,0.19048066,0.37362343,0.038178977,0.000085457286],"about_ca_topic_score_codex":0.0009969648,"about_ca_topic_score_gemma":0.0016824396,"teacher_disagreement_score":0.012503415,"about_ca_system_score_codex":0.0012618472,"about_ca_system_score_gemma":0.00088583736,"threshold_uncertainty_score":0.041828096},"labels":[],"label_agreement":null},{"id":"W2004015368","doi":"10.1016/j.vlsi.2010.05.001","title":"Scaling of analog LDPC decoders in sub-100 nm CMOS processes","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; University of Alberta","funders":"","keywords":"Decoding methods; CMOS; Scaling; Transistor; Electronic engineering; Computer science; Leakage (economics); Low-density parity-check code; Sizing; Implementation; Error detection and correction; Analog computer; Computer engineering; Voltage; Algorithm; Electrical engineering; Engineering; Mathematics","score_opus":0.013730571300221178,"score_gpt":0.2799674373427768,"score_spread":0.2662368660425556,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2004015368","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89795905,0.0037185994,0.06635781,0.0005684063,0.00018642303,0.0000875073,0.00044434154,0.0018545935,0.028823258],"genre_scores_gemma":[0.97894317,0.00069065986,0.015747825,0.00008285014,0.000026540338,0.000020661024,0.00012150676,0.000054871427,0.0043119816],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997485,0.000022901922,0.000011350147,0.00004428587,0.00014771476,0.000025260993],"domain_scores_gemma":[0.9994561,0.00021715112,0.00006661761,0.00005906251,0.0001692638,0.000031781354],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015628204,0.0003496115,0.0001825653,0.00042420553,0.00022319409,0.0006951351,0.00039859212,0.00037469916,0.002957976],"category_scores_gemma":[0.001269084,0.00013952321,0.000097437376,0.0004968089,0.00019685309,0.00076126197,0.00024168724,0.00026241966,0.0005322519],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005888486,0.00028840927,0.004092777,0.00040818527,0.00006431004,0.0003490751,0.00037488277,0.053167433,0.79537916,0.013640067,0.0022510027,0.12939583],"study_design_scores_gemma":[0.000082587474,0.0007920881,0.009250448,0.000089355584,0.00011975336,0.0004832462,0.00018256898,0.28036252,0.6837073,0.0047477493,0.020137839,0.00004454622],"about_ca_topic_score_codex":0.0017626305,"about_ca_topic_score_gemma":0.0036229468,"teacher_disagreement_score":0.002957976,"about_ca_system_score_codex":0.00089945237,"about_ca_system_score_gemma":0.00042316027,"threshold_uncertainty_score":0.009895384},"labels":[],"label_agreement":null},{"id":"W2004379154","doi":"10.1016/j.vlsi.2006.02.002","title":"Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip","year":2006,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Reconfigurability; Embedded system; Scalability; Overhead (engineering); Computer science; Flexibility (engineering); System on a chip; Computer architecture; Testability; Engineering; Reliability engineering; Operating system","score_opus":0.04214418407946698,"score_gpt":0.2998784366247405,"score_spread":0.25773425254527355,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2004379154","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1441665,0.00092680845,0.8385032,0.00035868076,0.00027485273,0.00032682836,0.00022687478,0.009153956,0.0060622296],"genre_scores_gemma":[0.887007,0.00012349777,0.10954201,0.0002705106,0.00006214236,0.00016541278,0.00021548892,0.00010013847,0.0025137612],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993438,0.00010624746,0.000053224667,0.00016340689,0.0001975887,0.00013563091],"domain_scores_gemma":[0.99896073,0.00021996265,0.00020415752,0.0002500756,0.00028812472,0.000077086865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005462697,0.0005610612,0.0005108451,0.000977955,0.00052526954,0.0010957918,0.0031368851,0.00068742386,0.0029530046],"category_scores_gemma":[0.0011383888,0.00033598582,0.00034344487,0.0004982808,0.00038859047,0.0008946016,0.00060876133,0.00052416226,0.0005069132],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013183852,0.00043534336,0.005952621,0.0005193679,0.00039473313,0.00116009,0.0005195507,0.031132335,0.49732932,0.030930016,0.013074181,0.41723403],"study_design_scores_gemma":[0.00040554715,0.002087389,0.005686064,0.00006907641,0.00048486888,0.0026000591,0.00010374673,0.40370607,0.546165,0.005620186,0.032898437,0.00017354287],"about_ca_topic_score_codex":0.0010923429,"about_ca_topic_score_gemma":0.0015116488,"teacher_disagreement_score":0.0031368851,"about_ca_system_score_codex":0.0007000824,"about_ca_system_score_gemma":0.000872139,"threshold_uncertainty_score":0.009878755},"labels":[],"label_agreement":null},{"id":"W2025476395","doi":"10.1016/j.vlsi.2010.11.003","title":"A pre-placement individual net length estimation model and an application for modern circuits","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Benchmark (surveying); Interconnection; Electronic circuit; A priori and a posteriori; Estimation; Computer science; Integrated circuit; IBM; Net (polyhedron); Cluster analysis; Computer engineering; Electronic engineering; Reliability engineering; Engineering; Mathematics; Systems engineering; Machine learning; Telecommunications; Electrical engineering","score_opus":0.01818199883747231,"score_gpt":0.2712351910471546,"score_spread":0.2530531922096823,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2025476395","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0043974984,0.00006856498,0.9947627,0.000044632805,0.000014659292,0.000011073924,0.000034274104,0.00030085357,0.0003657198],"genre_scores_gemma":[0.39376822,0.00058089005,0.5914029,0.0001457982,0.00017009892,0.00020730346,0.0005663085,0.00029978965,0.012858579],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995389,0.00009444166,0.000022138282,0.0001583961,0.00014979117,0.00003634438],"domain_scores_gemma":[0.99854434,0.00060189376,0.00020599,0.00026279522,0.0003565667,0.000028535931],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009775474,0.00092375866,0.0008375627,0.00060760404,0.00048238988,0.00078235776,0.0013686592,0.0012598063,0.0025766997],"category_scores_gemma":[0.0031522093,0.00072104763,0.0007978236,0.00088709255,0.00052603515,0.0015799452,0.0005613292,0.0014658106,0.0013498623],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008980623,0.000049406597,0.00071005424,0.000044004442,0.000031014602,0.00006718758,0.00004802449,0.88534755,0.0065399385,0.0069451635,0.0008223748,0.099305436],"study_design_scores_gemma":[0.0000025032589,0.000035158362,0.00021624372,0.000003809188,0.000013348671,0.000032877822,0.000002819583,0.9964051,0.0013524576,0.001521493,0.0004073371,0.000006855976],"about_ca_topic_score_codex":0.0035046556,"about_ca_topic_score_gemma":0.0073778387,"teacher_disagreement_score":0.0035046556,"about_ca_system_score_codex":0.0007491694,"about_ca_system_score_gemma":0.0009252795,"threshold_uncertainty_score":0.008619964},"labels":[],"label_agreement":null},{"id":"W2053832537","doi":"10.1016/j.vlsi.2011.11.017","title":"Analysis and architecture design of scalable fractional motion estimation for H.264 encoding","year":2011,"lang":"en","type":"article","venue":"Integration","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Encoder; Field-programmable gate array; Motion estimation; Scalability; Block (permutation group theory); Encoding (memory); Parallel computing; Scaling; Computer hardware; Video quality; Virtex; Algorithm; Artificial intelligence","score_opus":0.05117184384831181,"score_gpt":0.267842425836396,"score_spread":0.2166705819880842,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2053832537","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.098954044,0.0015842976,0.8898662,0.00023169583,0.00005506324,0.00007374139,0.000102081154,0.000737472,0.00839553],"genre_scores_gemma":[0.84654266,0.0008152389,0.14803462,0.00007013708,0.000042075124,0.00005707577,0.00021148904,0.000074383934,0.00415229],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99985564,0.00002578683,0.000007723672,0.000021052541,0.000063824715,0.000025957721],"domain_scores_gemma":[0.99985135,0.00004057889,0.000017598572,0.000017003944,0.00006820577,0.000005273276],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020719347,0.00039541023,0.00022945966,0.00034223407,0.0002756531,0.0004789604,0.00050280854,0.00026794046,0.0021138438],"category_scores_gemma":[0.00046197805,0.00021073452,0.0002398286,0.0002445511,0.00014767137,0.00055243314,0.00013989235,0.00026907862,0.00033746686],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003195309,0.00009079301,0.0024783302,0.0003162555,0.00012421915,0.000284296,0.00019878702,0.3155591,0.3673173,0.031963713,0.0044425046,0.27690518],"study_design_scores_gemma":[0.00001436555,0.0001737112,0.0010636506,0.000019988824,0.000054749402,0.00013594372,0.00003807445,0.9464976,0.044888303,0.0028714966,0.004229417,0.000012672802],"about_ca_topic_score_codex":0.0052782986,"about_ca_topic_score_gemma":0.0109879635,"teacher_disagreement_score":0.0052782986,"about_ca_system_score_codex":0.0006012485,"about_ca_system_score_gemma":0.00081038696,"threshold_uncertainty_score":0.010495126},"labels":[],"label_agreement":null},{"id":"W2069005831","doi":"10.1016/j.vlsi.2007.07.003","title":"A scalable LDPC decoder ASIC architecture with bit-serial message exchange","year":2007,"lang":"en","type":"article","venue":"Integration","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Low-density parity-check code; Computer science; Soft-decision decoder; Code word; Decoding methods; Parity bit; Pipeline (software); Application-specific integrated circuit; Parallel computing; Scalability; CMOS; Computer hardware; Algorithm; Electronic engineering; Engineering","score_opus":0.012781627108877659,"score_gpt":0.25941890582610605,"score_spread":0.2466372787172284,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2069005831","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12559776,0.001326092,0.8132842,0.00059059466,0.0003559329,0.00046592983,0.000588758,0.013759706,0.04403093],"genre_scores_gemma":[0.57801795,0.00049434335,0.39668676,0.00039715276,0.00012981486,0.00025737585,0.0006745463,0.00022786215,0.023114309],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997154,0.00004839067,0.000013592812,0.00004513049,0.00014730093,0.000030226132],"domain_scores_gemma":[0.9997174,0.000039774575,0.000021300966,0.00008327553,0.000113008944,0.000025209738],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025033925,0.0005322899,0.000529589,0.0005930281,0.00056446006,0.00088117196,0.0012245931,0.0005664606,0.0052105663],"category_scores_gemma":[0.00039114506,0.000253209,0.000205976,0.00078330364,0.000253167,0.00090334774,0.0005055476,0.0005529557,0.0018489197],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008862918,0.00037305985,0.0012915814,0.00057944003,0.00015716917,0.00065662136,0.00019962761,0.039713234,0.5169897,0.06940511,0.025368994,0.34437913],"study_design_scores_gemma":[0.0002682053,0.0010116748,0.0010206703,0.00011350973,0.00023430615,0.0010330582,0.00006079529,0.51541615,0.40285537,0.01226189,0.06562849,0.00009585645],"about_ca_topic_score_codex":0.0014794525,"about_ca_topic_score_gemma":0.0041307164,"teacher_disagreement_score":0.0052105663,"about_ca_system_score_codex":0.0006374032,"about_ca_system_score_gemma":0.00088907045,"threshold_uncertainty_score":0.01743114},"labels":[],"label_agreement":null},{"id":"W2077587664","doi":"10.1016/j.vlsi.2007.03.001","title":"Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique for SOC application","year":2007,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Threshold voltage; Leakage power; Standby power; Static timing analysis; CMOS; Electronic engineering; Power (physics); Multiplier (economics); Low-power electronics; Power consumption; Power analysis; Computer science; Dual (grammatical number); Path (computing); Power optimization; Voltage; Engineering; Electrical engineering; Transistor; Physics","score_opus":0.07817558374840947,"score_gpt":0.32496583428649195,"score_spread":0.24679025053808248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077587664","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05057112,0.00040272673,0.9422137,0.00013171797,0.000058707705,0.00006373615,0.00010173417,0.0015772328,0.004879232],"genre_scores_gemma":[0.59425163,0.0002857496,0.3995802,0.00020770245,0.000032847525,0.00009510858,0.0002383064,0.00028043336,0.00502786],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99980634,0.000046646932,0.000010705807,0.000030464227,0.00007890704,0.000026988779],"domain_scores_gemma":[0.99984217,0.00004196615,0.000027618515,0.000028686574,0.000053544332,0.0000060176912],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024598412,0.0005735852,0.00031948794,0.00058436743,0.00029182457,0.0003550319,0.0009045993,0.00024549468,0.0031572178],"category_scores_gemma":[0.00045390165,0.00026010684,0.0005784282,0.0005384784,0.00017608977,0.00045247973,0.000368571,0.0003762182,0.00032201348],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020278653,0.00018921586,0.0021838865,0.00038386896,0.00021899327,0.00023096155,0.00012857521,0.35508686,0.15670538,0.02857608,0.0049580093,0.4511354],"study_design_scores_gemma":[0.000028912487,0.0002378627,0.0005311477,0.000017549559,0.000094352305,0.00017722939,0.000023385348,0.95279884,0.03629447,0.005491717,0.0042917896,0.000012669246],"about_ca_topic_score_codex":0.0013792082,"about_ca_topic_score_gemma":0.0054427376,"teacher_disagreement_score":0.0031572178,"about_ca_system_score_codex":0.00039943124,"about_ca_system_score_gemma":0.0012934684,"threshold_uncertainty_score":0.010562003},"labels":[],"label_agreement":null},{"id":"W2087825164","doi":"10.1016/j.vlsi.2005.08.002","title":"Automatic generation of defect injectable VHDL fault models for ASIC standard cell libraries","year":2005,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Application-specific integrated circuit; VHDL; Computer science; Fault injection; Embedded system; Software; Fault (geology); Task (project management); Computer architecture; Standard cell; Testability; Reliability engineering; Integrated circuit; Computer engineering; Engineering; Field-programmable gate array; Systems engineering; Programming language; Operating system","score_opus":0.04153739921647402,"score_gpt":0.2508200225653761,"score_spread":0.20928262334890207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087825164","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12243518,0.00015016293,0.8599548,0.00013012062,0.000040309642,0.00014421526,0.0011867322,0.012680921,0.0032775446],"genre_scores_gemma":[0.8260858,0.00015366254,0.16888161,0.00008421474,0.00001405434,0.00019109283,0.0016592563,0.00083406316,0.002096139],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996387,0.00006857898,0.000019748166,0.000049890747,0.00018021245,0.00004284141],"domain_scores_gemma":[0.99891293,0.0004392706,0.00020158934,0.0001695577,0.00025254628,0.000024081328],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034735393,0.00089355925,0.00039510333,0.0009917505,0.0002444716,0.00076202553,0.0013306044,0.00056639395,0.0024478864],"category_scores_gemma":[0.0015611226,0.0004786067,0.00056730973,0.00038978906,0.00029444968,0.00075708475,0.00032203743,0.00051607325,0.000513082],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003165106,0.00017304145,0.0022909308,0.0003190052,0.00008414424,0.00034324903,0.00020029179,0.80411774,0.07596642,0.0117859,0.0037433405,0.10065939],"study_design_scores_gemma":[0.000028465749,0.00007439894,0.00014702583,0.00001110355,0.000030499095,0.000068123496,0.000014428243,0.94184357,0.05396057,0.0022043951,0.0016080467,0.000009335522],"about_ca_topic_score_codex":0.0025695625,"about_ca_topic_score_gemma":0.0053505977,"teacher_disagreement_score":0.0025695625,"about_ca_system_score_codex":0.0010847745,"about_ca_system_score_gemma":0.0009878573,"threshold_uncertainty_score":0.008188963},"labels":[],"label_agreement":null},{"id":"W2117347937","doi":"10.1016/j.vlsi.2011.03.005","title":"Power efficient multi-stage CMOS rectifier design for UHF RFID tags","year":2011,"lang":"fr","type":"article","venue":"Integration","topic":"Energy Harvesting in Wireless Networks","field":"Engineering","cited_by":49,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Rectifier (neural networks); Ultra high frequency; CMOS; Bottleneck; Electronic engineering; Power (physics); Electrical engineering; Precision rectifier; Engineering; Electrical efficiency; Computer science; Embedded system; Power factor; Voltage","score_opus":0.09181980778613692,"score_gpt":0.27400072449553015,"score_spread":0.18218091670939324,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117347937","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0686571,0.0018080164,0.91224885,0.0004095486,0.00020753527,0.00008539548,0.00014483157,0.0009464519,0.015492269],"genre_scores_gemma":[0.833662,0.00083473424,0.14317954,0.00024255934,0.00013426975,0.00007563898,0.00017249954,0.00014764647,0.02155107],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997539,0.00002946944,0.000016803757,0.00007408221,0.00009447738,0.000031284995],"domain_scores_gemma":[0.99983835,0.000030890853,0.000038983653,0.000024463001,0.000060938397,0.00000636733],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021826454,0.00027550204,0.00036778828,0.00014420127,0.000247464,0.00070029154,0.0015019473,0.0006605894,0.0035669263],"category_scores_gemma":[0.00027870055,0.00031371575,0.0003925749,0.00027144328,0.00013016233,0.00089751,0.0002934618,0.0003910329,0.0016444802],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024028703,0.00007529916,0.0003637799,0.0003075118,0.00008779939,0.00013930892,0.00012757277,0.008432781,0.8931721,0.011435419,0.0026281478,0.08298994],"study_design_scores_gemma":[0.000087996006,0.00083197065,0.0013417053,0.00005788397,0.00013429578,0.001507997,0.000070977214,0.15196277,0.80047286,0.0034145066,0.040064108,0.000052949203],"about_ca_topic_score_codex":0.00020499341,"about_ca_topic_score_gemma":0.0006626112,"teacher_disagreement_score":0.0035669263,"about_ca_system_score_codex":0.00046371683,"about_ca_system_score_gemma":0.00025845526,"threshold_uncertainty_score":0.011932552},"labels":[],"label_agreement":null},{"id":"W2136411783","doi":"10.1016/j.vlsi.2010.05.003","title":"All digital skew tolerant synchronous interfacing methods for high-performance point-to-point communications in deep sub-micron SoCs","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Concordia University","funders":"","keywords":"Interfacing; Skew; Computer science; Field-programmable gate array; Point (geometry); Embedded system; Clock skew; CMOS; Computer hardware; Electronic engineering; Clock signal; Engineering; Jitter; Mathematics; Telecommunications","score_opus":0.014216497908273297,"score_gpt":0.2857006558591448,"score_spread":0.2714841579508715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136411783","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09226262,0.00071353995,0.89869386,0.00009883124,0.000112266134,0.000055844066,0.000047727033,0.0014831057,0.0065322337],"genre_scores_gemma":[0.7761436,0.00035674416,0.21572182,0.00014725482,0.00007060763,0.000061322746,0.000071870716,0.00013382193,0.0072930465],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99981767,0.000036347792,0.0000171171,0.000030629548,0.00007554219,0.00002261369],"domain_scores_gemma":[0.99962914,0.000088950044,0.00006689286,0.000111081055,0.00008609815,0.0000177554],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022990839,0.00039852428,0.00019481592,0.000446439,0.00040953603,0.0005227425,0.0007282815,0.00021371285,0.0036316237],"category_scores_gemma":[0.00063792587,0.00015426039,0.0001321508,0.00045609215,0.00022456599,0.00072287983,0.0005104615,0.0003131193,0.00041504746],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051059946,0.00014530602,0.0014577586,0.0002582883,0.000058522066,0.000175371,0.00043765863,0.02770082,0.23427616,0.043551374,0.0034053405,0.6880228],"study_design_scores_gemma":[0.00015926632,0.001234604,0.0016929366,0.00006342709,0.00015306212,0.00094870594,0.0003443328,0.5436789,0.38882843,0.031004818,0.031836055,0.000055518387],"about_ca_topic_score_codex":0.00033149726,"about_ca_topic_score_gemma":0.0018536875,"teacher_disagreement_score":0.0036316237,"about_ca_system_score_codex":0.00030392635,"about_ca_system_score_gemma":0.00038845712,"threshold_uncertainty_score":0.012148976},"labels":[],"label_agreement":null},{"id":"W2803986768","doi":"10.1016/j.vlsi.2018.05.005","title":"Ultra-low latency communication channels for FPGA-based HPC cluster","year":2018,"lang":"en","type":"article","venue":"Integration","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Coprocessor; Latency (audio); Embedded system; Scalability; Virtex; Low latency (capital markets); Computer network; Operating system","score_opus":0.02256487746584107,"score_gpt":0.2686323368522757,"score_spread":0.24606745938643465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2803986768","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7625858,0.0026418827,0.17903636,0.0008816977,0.00071415235,0.0001543324,0.0006178358,0.005076153,0.04829167],"genre_scores_gemma":[0.9780385,0.00018725873,0.014325137,0.000055028035,0.00005281326,0.000038793194,0.0002144184,0.000049216764,0.0070388713],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985135,0.000022412374,0.0000056931644,0.000021509313,0.000051461448,0.000047520447],"domain_scores_gemma":[0.99980885,0.00004138497,0.00002126171,0.000032726155,0.00006524829,0.000030626703],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014259914,0.00020662669,0.00015443905,0.00030049487,0.0006975114,0.0005634701,0.0007448008,0.00022369283,0.00880742],"category_scores_gemma":[0.00032347316,0.000114303395,0.00007612099,0.0003595796,0.00016693889,0.0007280622,0.00043061268,0.00032292597,0.0008079296],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0033331297,0.00045721154,0.011170868,0.0009787689,0.00011218811,0.0012183996,0.00066253607,0.08234846,0.51249903,0.04862887,0.044488203,0.2941023],"study_design_scores_gemma":[0.00018105892,0.0019058388,0.0102458075,0.00009542954,0.00010994258,0.0007592907,0.000678295,0.53171617,0.36551392,0.011968034,0.07673074,0.00009556251],"about_ca_topic_score_codex":0.0012133283,"about_ca_topic_score_gemma":0.0033252097,"teacher_disagreement_score":0.00880742,"about_ca_system_score_codex":0.0005712106,"about_ca_system_score_gemma":0.0006792966,"threshold_uncertainty_score":0.029463768},"labels":[],"label_agreement":null},{"id":"W2912177847","doi":"10.1016/j.vlsi.2019.01.004","title":"Kernel-based template attacks of cryptographic circuits using static power","year":2019,"lang":"en","type":"article","venue":"Integration","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Side channel attack; Computer science; Power analysis; Parametric statistics; Electronic circuit; Dynamic demand; Cryptography; Probabilistic logic; Electronic engineering; Static analysis; Power (physics); Algorithm; Engineering; Electrical engineering; Mathematics","score_opus":0.024988110511591066,"score_gpt":0.2961857292463071,"score_spread":0.27119761873471604,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2912177847","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25988013,0.00047541043,0.7036509,0.00042704487,0.00016802386,0.0001305012,0.0000859063,0.0053531695,0.029828865],"genre_scores_gemma":[0.97123003,0.00009263846,0.024075389,0.000082529616,0.00002614658,0.000029005812,0.00004319756,0.00020235335,0.004218609],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987066,0.00021261528,0.00006143558,0.00017735739,0.0006166386,0.00022543035],"domain_scores_gemma":[0.998481,0.00035732205,0.00015383092,0.000814413,0.00014638905,0.00004711059],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00065584545,0.0006469261,0.0005736612,0.0006015544,0.00043638388,0.0017861334,0.0012735776,0.0008334769,0.0057297577],"category_scores_gemma":[0.002603319,0.00038691692,0.0006126606,0.00070318027,0.0010854448,0.003585096,0.0017494513,0.0011872879,0.0012796243],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018421143,0.0005010617,0.0033427887,0.0003373961,0.00019459451,0.0005670687,0.00041260748,0.06653191,0.20033029,0.47233722,0.005314814,0.2482881],"study_design_scores_gemma":[0.00011332266,0.0005786559,0.0010399673,0.000054728807,0.00014257562,0.0006451702,0.000060028495,0.6182602,0.24122126,0.1286274,0.009198016,0.00005860294],"about_ca_topic_score_codex":0.00022760409,"about_ca_topic_score_gemma":0.00033986574,"teacher_disagreement_score":0.0057297577,"about_ca_system_score_codex":0.00089831377,"about_ca_system_score_gemma":0.000615339,"threshold_uncertainty_score":0.01916796},"labels":[],"label_agreement":null},{"id":"W3006829731","doi":"10.1016/j.vlsi.2020.02.003","title":"FPGA implementation of a chaotic oscillator with odd/even symmetry and its application","year":2020,"lang":"en","type":"article","venue":"Integration","topic":"Chaos-based Image/Signal Encryption","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Field-programmable gate array; Encryption; Attractor; Chaotic; Robustness (evolution); Computer science; Computer hardware; Embedded system; Mathematics","score_opus":0.014648182668180134,"score_gpt":0.2633778109707163,"score_spread":0.24872962830253614,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3006829731","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.64615667,0.0013630087,0.29357663,0.00031326842,0.0003050032,0.00013378248,0.00021780973,0.0019349364,0.055998813],"genre_scores_gemma":[0.9607853,0.00015509325,0.033719465,0.000025350362,0.000013732031,0.000021467311,0.000066835695,0.000025239251,0.0051875347],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999547,0.000007638917,0.000002387849,0.0000070965802,0.000018169236,0.000010027416],"domain_scores_gemma":[0.9999602,0.000010047428,0.000005664764,0.0000068385384,0.0000130121625,0.00000418327],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005943613,0.00020191677,0.00012466716,0.00019373339,0.00016128631,0.0002374507,0.00027642527,0.00017604226,0.0030345197],"category_scores_gemma":[0.00012485667,0.000099162186,0.00009320111,0.00016162977,0.00008978869,0.00016789301,0.000098728444,0.00011521527,0.0003200251],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007634947,0.00019374983,0.0026575378,0.000377742,0.000089316156,0.0010280742,0.00021130702,0.027920421,0.71679324,0.02115674,0.0031455029,0.22566296],"study_design_scores_gemma":[0.00027311995,0.0015411902,0.008027133,0.0000775582,0.00014369575,0.0023482668,0.000092754046,0.31503984,0.6289157,0.0027531604,0.040727053,0.000060470225],"about_ca_topic_score_codex":0.00071079296,"about_ca_topic_score_gemma":0.00089139,"teacher_disagreement_score":0.0030345197,"about_ca_system_score_codex":0.00016593497,"about_ca_system_score_gemma":0.00019608242,"threshold_uncertainty_score":0.0101515055},"labels":[],"label_agreement":null},{"id":"W3164534858","doi":"10.1016/j.vlsi.2021.04.009","title":"Realizations of fractional-order PID loop-shaping controller for mechatronic applications","year":2021,"lang":"en","type":"article","venue":"Integration","topic":"Advanced Control Systems Design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"European Social Fund; European Commission","keywords":"PID controller; Control theory (sociology); Mechatronics; Loop (graph theory); Control engineering; Order (exchange); Controller (irrigation); Engineering; Computer science; Mathematics; Control (management); Temperature control; Artificial intelligence; Economics","score_opus":0.01908689790587442,"score_gpt":0.26203131654733036,"score_spread":0.24294441864145594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3164534858","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06039127,0.000772541,0.90007675,0.00017445876,0.00028040443,0.000058929694,0.00010547647,0.0009517184,0.03718844],"genre_scores_gemma":[0.885927,0.00026011985,0.10821401,0.000056625715,0.000033261756,0.000050397008,0.00011068996,0.000051019626,0.005296891],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99984396,0.000020749958,0.000008123452,0.000028400615,0.00007592132,0.000022823691],"domain_scores_gemma":[0.9998776,0.000030689425,0.000014263553,0.000029589626,0.000039476297,0.000008371894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020720079,0.00040931356,0.00031569475,0.0003755662,0.00058294303,0.0009561558,0.00051538163,0.0008448295,0.003226532],"category_scores_gemma":[0.00059857866,0.00016748354,0.0004567857,0.0002834212,0.00030287926,0.0003972148,0.00026887783,0.00058142986,0.00044162368],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005524794,0.00019472405,0.0008004761,0.00041916958,0.0000885317,0.0006946137,0.00040439633,0.35287526,0.1410742,0.30950585,0.002961286,0.19042897],"study_design_scores_gemma":[0.00003884623,0.00015226952,0.00049434777,0.000027803828,0.00003655985,0.00022815046,0.000042057905,0.92262053,0.03334258,0.031652737,0.0113300355,0.000034075743],"about_ca_topic_score_codex":0.0012297116,"about_ca_topic_score_gemma":0.0011088415,"teacher_disagreement_score":0.003226532,"about_ca_system_score_codex":0.0005241695,"about_ca_system_score_gemma":0.00046334212,"threshold_uncertainty_score":0.010793805},"labels":[],"label_agreement":null},{"id":"W4283008914","doi":"10.1016/j.vlsi.2022.06.002","title":"Synthesis of resonance-based common-gate fully differential band-pass filters","year":2022,"lang":"en","type":"article","venue":"Integration","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Resonance (particle physics); Network synthesis filters; Differential (mechanical device); Band-pass filter; RLC circuit; Electronic engineering; Mathematics; Computer science; Topology (electrical circuits); Engineering; Physics; Electrical engineering; Capacitor","score_opus":0.011448136190809274,"score_gpt":0.2021258052570904,"score_spread":0.1906776690662811,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4283008914","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3332076,0.00076940074,0.62331074,0.00021284647,0.00020685658,0.00012254175,0.00030107878,0.0016135939,0.040255327],"genre_scores_gemma":[0.90427965,0.00020769279,0.087723844,0.000082046034,0.00002591229,0.00004361527,0.00016021683,0.00008968197,0.007387486],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985313,0.000013702015,0.0000065102604,0.000041383923,0.000056291577,0.0000288927],"domain_scores_gemma":[0.9998777,0.000034249137,0.00002630544,0.00001675236,0.00003668258,0.000008268475],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001180335,0.00037862037,0.00028686173,0.00016185756,0.00024774915,0.00058100023,0.00071107683,0.00048736462,0.0021298656],"category_scores_gemma":[0.00023755983,0.00018648786,0.00027216758,0.00014204165,0.0001914722,0.0003175218,0.0002083234,0.00022599069,0.000532535],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002136554,0.000084196625,0.00022178012,0.00019916316,0.00005804884,0.00014166838,0.00013700809,0.02054034,0.90274006,0.02290052,0.0008953692,0.051868327],"study_design_scores_gemma":[0.000086226566,0.000737683,0.0011643496,0.000038737915,0.00009649461,0.00041437207,0.00004992334,0.20962982,0.76164246,0.0036305182,0.022470985,0.00003841392],"about_ca_topic_score_codex":0.00078940927,"about_ca_topic_score_gemma":0.0022358638,"teacher_disagreement_score":0.0021298656,"about_ca_system_score_codex":0.00057372433,"about_ca_system_score_gemma":0.00035952558,"threshold_uncertainty_score":0.0071250796},"labels":[],"label_agreement":null},{"id":"W4318040435","doi":"10.1016/j.vlsi.2023.01.016","title":"Compact agile Tchebycheff transform variant for temporal compression of neural signals on brain-implantable microsystems","year":2023,"lang":"en","type":"article","venue":"Integration","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Computer science; SIGNAL (programming language); Energy (signal processing); Algorithm; Artificial intelligence; Mathematics","score_opus":0.03196893707919279,"score_gpt":0.26612961191544776,"score_spread":0.23416067483625497,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4318040435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38085303,0.0026396438,0.5805531,0.0007098243,0.00022522896,0.00009844677,0.00024063344,0.00066063,0.03401948],"genre_scores_gemma":[0.9307525,0.0005706151,0.061088018,0.0001413134,0.000055191547,0.000042655924,0.0001199412,0.000064213855,0.0071655107],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99991,0.000011194608,0.0000034932245,0.000011782327,0.000050137365,0.000013359839],"domain_scores_gemma":[0.999892,0.000032311164,0.000015494981,0.000018744708,0.000032593416,0.000008856535],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012306168,0.00028386063,0.0001646605,0.00018729332,0.00016434302,0.00040787668,0.00043149368,0.00028565954,0.003096978],"category_scores_gemma":[0.00023745635,0.0000827223,0.000097386015,0.0003298746,0.00018911113,0.00042218133,0.00025718808,0.0004136399,0.00055719295],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005052192,0.00007386698,0.00055444153,0.00012639216,0.000028028508,0.00032093786,0.000101565456,0.008160959,0.8287208,0.057179764,0.0023015474,0.101926446],"study_design_scores_gemma":[0.00004667023,0.00063609827,0.0016144668,0.000040732208,0.00003294699,0.0016065553,0.00007309261,0.27753928,0.69034755,0.008002986,0.020021066,0.000038568378],"about_ca_topic_score_codex":0.00033283044,"about_ca_topic_score_gemma":0.00091549254,"teacher_disagreement_score":0.003096978,"about_ca_system_score_codex":0.00034838798,"about_ca_system_score_gemma":0.00021480396,"threshold_uncertainty_score":0.01036036},"labels":[],"label_agreement":null},{"id":"W4403561333","doi":"10.1016/j.vlsi.2024.102300","title":"VLFF — A very low-power flip-flop with only two clock transistors","year":2024,"lang":"en","type":"article","venue":"Integration","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Flip-flop; Transistor; Power (physics); Flip; Electrical engineering; Computer science; Engineering; Physics; CMOS; Voltage","score_opus":0.005390633069475298,"score_gpt":0.19781183031761004,"score_spread":0.19242119724813475,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4403561333","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6543564,0.0044040154,0.3238325,0.0004652255,0.00030239415,0.00016527157,0.000598509,0.0019277214,0.013947912],"genre_scores_gemma":[0.94544464,0.000583087,0.04762574,0.00018363207,0.000041216055,0.000049939823,0.000375615,0.000045592005,0.0056504975],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998779,0.000014079674,0.000007341956,0.000027575392,0.000046216264,0.000026781052],"domain_scores_gemma":[0.9998722,0.00003516676,0.000024382449,0.000016174417,0.000044110886,0.000007876176],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013395427,0.0001956566,0.00016061426,0.00032963915,0.00019796418,0.0003222082,0.00059096835,0.0003136293,0.0016047851],"category_scores_gemma":[0.0002963462,0.00007832234,0.0001811861,0.00023753697,0.00020484549,0.0005485051,0.00017923019,0.00022185764,0.00026756877],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048667804,0.00010203695,0.0065014414,0.00079368,0.00009990585,0.00077960803,0.00010630694,0.020506604,0.6321901,0.008920696,0.004811306,0.32470158],"study_design_scores_gemma":[0.00013515289,0.0030865567,0.010408107,0.00015707269,0.00019075563,0.004282718,0.00010512637,0.10001018,0.78077793,0.0030879818,0.097672634,0.00008585575],"about_ca_topic_score_codex":0.0007805344,"about_ca_topic_score_gemma":0.0019244846,"teacher_disagreement_score":0.0016047851,"about_ca_system_score_codex":0.00031460167,"about_ca_system_score_gemma":0.00037563388,"threshold_uncertainty_score":0.0053685904},"labels":[],"label_agreement":null},{"id":"W4405104377","doi":"10.1016/j.vlsi.2024.102309","title":"Eh-DRVP: Combining placement and global routing data in a hyper-image-based DRV predictor","year":2024,"lang":"en","type":"article","venue":"Integration","topic":"Image and Video Quality Assessment","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Conselho Nacional de Desenvolvimento Científico e Tecnológico; Natural Sciences and Engineering Research Council of Canada; Coordenação de Aperfeiçoamento de Pessoal de Nível Superior","keywords":"Routing (electronic design automation); Image (mathematics); Computer science; Artificial intelligence; Embedded system","score_opus":0.05036545527623341,"score_gpt":0.35199019844930246,"score_spread":0.30162474317306903,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405104377","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.058442548,0.0004926866,0.9254282,0.00025190986,0.0001640028,0.00013024193,0.00030751346,0.01006858,0.0047143386],"genre_scores_gemma":[0.5878512,0.00028702916,0.4019601,0.00021516792,0.00007614044,0.000087763554,0.000761664,0.00043960445,0.008321285],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996542,0.000044939494,0.000020291585,0.000073015886,0.00014998298,0.000057539248],"domain_scores_gemma":[0.9993987,0.00015080959,0.000053537122,0.00013562103,0.00020105574,0.000060317874],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056868675,0.00067481666,0.00059512194,0.0008297109,0.00033052024,0.001192664,0.0016408031,0.00043461082,0.0054952963],"category_scores_gemma":[0.0015657464,0.00033192136,0.00022254682,0.0007787614,0.00026227155,0.0012275712,0.0012631573,0.0007700238,0.001130913],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074132474,0.00032788716,0.0064043314,0.00015655762,0.00009879042,0.00017117691,0.00011897186,0.20595625,0.051844247,0.0048535913,0.011136607,0.71819025],"study_design_scores_gemma":[0.00003397822,0.0001887194,0.0007840111,0.000014452552,0.000028655679,0.00006136418,0.000042999305,0.97074705,0.023353243,0.0018186219,0.0029057683,0.000021201551],"about_ca_topic_score_codex":0.005446466,"about_ca_topic_score_gemma":0.012546262,"teacher_disagreement_score":0.0054952963,"about_ca_system_score_codex":0.0005926882,"about_ca_system_score_gemma":0.0015874299,"threshold_uncertainty_score":0.018383622},"labels":[],"label_agreement":null},{"id":"W4406822203","doi":"10.1016/j.vlsi.2025.102348","title":"Third-order resonance networks and their application to chaos generation","year":2025,"lang":"en","type":"article","venue":"Integration","topic":"stochastic dynamics and bifurcation","field":"Physics and Astronomy","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"CHAOS (operating system); Resonance (particle physics); Order (exchange); Computer science; Physics; Engineering; Mathematics; Quantum mechanics; Economics","score_opus":0.00498902290753999,"score_gpt":0.23418890380512924,"score_spread":0.22919988089758925,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406822203","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1135534,0.0020896131,0.86413157,0.00075018173,0.00015183547,0.000040974843,0.00009313259,0.00019244904,0.018996874],"genre_scores_gemma":[0.91961694,0.0022192735,0.069623224,0.00012614884,0.00020255827,0.00008195129,0.000060673032,0.00009641821,0.0079727275],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998252,0.00007668593,0.000008491407,0.000030367946,0.000039445895,0.000019936253],"domain_scores_gemma":[0.9967152,0.002479026,0.00032221517,0.000139323,0.00020582123,0.0001384013],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010217207,0.0004362163,0.00057182997,0.001466249,0.0005543642,0.0012983833,0.000732115,0.0012212528,0.0021668514],"category_scores_gemma":[0.0059080264,0.00041493628,0.00064969144,0.001016019,0.0014740132,0.0016624858,0.0009237573,0.0010902616,0.00020322767],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030112951,0.000037018093,0.00085070956,0.000053218784,0.000028899005,0.00011315809,0.00017172223,0.21677612,0.0023814912,0.7653734,0.00053019926,0.01365401],"study_design_scores_gemma":[0.000002972468,0.000006858165,0.0001678921,0.000007956073,0.0000057593516,0.000039215352,0.000013888784,0.83167106,0.00027146447,0.16723366,0.0005694692,0.000009713481],"about_ca_topic_score_codex":0.001818111,"about_ca_topic_score_gemma":0.0016080788,"teacher_disagreement_score":0.0021668514,"about_ca_system_score_codex":0.00093346584,"about_ca_system_score_gemma":0.00039313984,"threshold_uncertainty_score":0.007248819},"labels":[],"label_agreement":null},{"id":"W4415817525","doi":"10.1016/j.vlsi.2025.102593","title":"Micro-display backplane power reduction techniques: Column segmentation and row charge sharing","year":2025,"lang":"en","type":"article","venue":"Integration","topic":"Green IT and Sustainability","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Backplane; Column (typography); Video Graphics Array; Charge sharing; Reduction (mathematics); Power (physics); Segmentation; Block (permutation group theory); Power consumption","score_opus":0.004248408377159522,"score_gpt":0.23040146561048422,"score_spread":0.22615305723332468,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415817525","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59462464,0.003661935,0.3711511,0.00093095325,0.0003988701,0.00026743294,0.000511457,0.0072952467,0.021158371],"genre_scores_gemma":[0.9112679,0.00055001304,0.07453353,0.0003415548,0.000067865,0.00006631453,0.00025408698,0.0002528727,0.012665831],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983215,0.000008319399,0.000008506249,0.00004889536,0.000070970746,0.00003121592],"domain_scores_gemma":[0.99976903,0.000031762575,0.000040614992,0.000045871908,0.00009831403,0.000014421811],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006974535,0.00047668742,0.00027934593,0.00038011657,0.0003113235,0.00062847574,0.0014335943,0.00032523795,0.004521112],"category_scores_gemma":[0.00025960512,0.00023925421,0.00032548144,0.0005462263,0.00017180221,0.0010704497,0.00035173824,0.00034750762,0.0010735139],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002673494,0.00018392678,0.0012985049,0.00032136173,0.000063797204,0.00020995244,0.00023698746,0.004013099,0.82021374,0.002599345,0.004920024,0.16567194],"study_design_scores_gemma":[0.000034181176,0.0005233796,0.004415546,0.000026846385,0.000061506995,0.0008522429,0.0001051273,0.047509603,0.924795,0.0007428295,0.020894287,0.000039483693],"about_ca_topic_score_codex":0.0018518833,"about_ca_topic_score_gemma":0.0032031243,"teacher_disagreement_score":0.004521112,"about_ca_system_score_codex":0.00057870644,"about_ca_system_score_gemma":0.0003504765,"threshold_uncertainty_score":0.015124619},"labels":[],"label_agreement":null},{"id":"W4416724757","doi":"10.1016/j.vlsi.2025.102607","title":"Higher-order filters based on the Mittag-Leffler function","year":2025,"lang":"en","type":"article","venue":"Integration","topic":"Advanced Control Systems Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Transfer function; Impulse response; Filter (signal processing); Cascade; Finite impulse response; Network synthesis filters; Digital filter; Function (biology); Laplace transform; Operator (biology)","score_opus":0.008804257337045816,"score_gpt":0.20822862906780823,"score_spread":0.1994243717307624,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416724757","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009736875,0.00051315624,0.98371756,0.000109866734,0.00009178895,0.00001883562,0.000015425423,0.00043051585,0.005365872],"genre_scores_gemma":[0.4721902,0.001387629,0.49839234,0.0003478939,0.0002780331,0.00013316162,0.0001393591,0.0003142862,0.02681712],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9994473,0.00017772744,0.000033096287,0.000077528675,0.00020504586,0.000059262507],"domain_scores_gemma":[0.9995017,0.00021258961,0.000051503044,0.00008474759,0.00012255482,0.000026842275],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008191371,0.0008773366,0.0008161861,0.0009765122,0.00040698916,0.0017438194,0.00069651305,0.0013873462,0.0042978656],"category_scores_gemma":[0.0016993127,0.00027734524,0.00069020956,0.00076495577,0.0006737675,0.0017667052,0.0004553849,0.0014058307,0.0023723533],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038948358,0.00016805933,0.0005430089,0.00022428595,0.00009871486,0.00013853244,0.00029199084,0.059382416,0.11889622,0.60905915,0.002582408,0.20822562],"study_design_scores_gemma":[0.00006340361,0.00025775132,0.00067160773,0.000055252058,0.00008005724,0.00028551754,0.000028988507,0.8007161,0.07544523,0.09967113,0.022619156,0.00010581997],"about_ca_topic_score_codex":0.0008985534,"about_ca_topic_score_gemma":0.0011435486,"teacher_disagreement_score":0.0042978656,"about_ca_system_score_codex":0.0008254054,"about_ca_system_score_gemma":0.000445837,"threshold_uncertainty_score":0.014377773},"labels":[],"label_agreement":null},{"id":"W585024330","doi":"10.1016/j.vlsi.2015.06.002","title":"g-boosted flat gain UWB low noise amplifier with active inductor-based input matching network","year":2015,"lang":"en","type":"article","venue":"Integration","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Common gate; Noise figure; Inductor; Low-noise amplifier; CMOS; Electrical engineering; Amplifier; Return loss; Electronic engineering; Wideband; Active noise control; Noise (video); Power gain; Effective input noise temperature; Ultra-wideband; Engineering; Computer science; Antenna (radio); Channel (broadcasting); Voltage","score_opus":0.02298004597985205,"score_gpt":0.22425274660761996,"score_spread":0.20127270062776792,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W585024330","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3369955,0.001414032,0.5980712,0.0012084977,0.00036536643,0.00027788855,0.0003576288,0.005505335,0.05580455],"genre_scores_gemma":[0.9497523,0.00018353904,0.04019073,0.0003118334,0.00006263412,0.000042590902,0.00009651631,0.000086487125,0.0092735],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997296,0.000038640163,0.000010830614,0.00008570618,0.00009194967,0.00004324432],"domain_scores_gemma":[0.99982613,0.000026403612,0.000037590533,0.000026489668,0.00006509404,0.000018427314],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002178726,0.00048414822,0.00043553984,0.00030789478,0.00033690527,0.0009308604,0.0021123195,0.0008753092,0.002525087],"category_scores_gemma":[0.00031099925,0.00025991394,0.00033993687,0.00044190665,0.0003139611,0.000785395,0.00054609764,0.000359368,0.001672587],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047826764,0.00014097671,0.0010817196,0.00019814825,0.00010052598,0.00030896426,0.00020812191,0.0048265927,0.94637024,0.008445373,0.0023046623,0.03553638],"study_design_scores_gemma":[0.00016858838,0.0014871857,0.0035087427,0.00008137682,0.00032357624,0.0017794642,0.00012107349,0.1445817,0.8171224,0.0036048158,0.027135499,0.00008548762],"about_ca_topic_score_codex":0.0007312814,"about_ca_topic_score_gemma":0.0015142175,"teacher_disagreement_score":0.002525087,"about_ca_system_score_codex":0.00075380487,"about_ca_system_score_gemma":0.00034483083,"threshold_uncertainty_score":0.0084472895},"labels":[],"label_agreement":null}]}