{"meta":{"query_hash":"346bf52eb07e","filters":{"venue":"Integration"},"cohort_total":24,"direct_labels_cover":0,"predictions_cover":24,"exported":24,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/346bf52eb07e","api":"https://metacan.xera.ac/api/v1/cohort?venue=Integration"},"results":[{"id":"W1782999710","doi":"10.1016/j.vlsi.2015.09.005","title":"Design of a hybrid non-volatile SRAM cell for concurrent SEU detection and correction","year":2015,"lang":"en","type":"article","venue":"Integration","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Static random-access memory; Memory cell; Soft error; Transistor; Computer science; Electronic engineering; Error detection and correction; Transmission (telecommunications); Scheme (mathematics); Embedded system; Computer hardware; Electrical engineering; Engineering; Voltage; Algorithm","score_opus":0.012242383767874978,"score_gpt":0.2236374935778681,"score_spread":0.21139510980999313,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1782999710","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15311357,0.0001448643,0.8446969,0.000004420876,0.0013711572,0.0004048482,0.0000029996772,0.00008028918,0.00018098077],"genre_scores_gemma":[0.99833786,0.000010864711,0.001412997,0.000004984648,0.00006455899,0.00008439182,0.000015180597,0.000016859356,0.000052298492],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99956983,0.000024465822,0.00014790687,0.000087553795,0.000077058576,0.00009318594],"domain_scores_gemma":[0.99961644,0.00013019783,0.00004958893,0.00006656244,0.00010328939,0.000033923217],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019354888,0.000082160856,0.00009186742,0.00007447543,0.000022025977,0.00001703792,0.000025381429,0.000039379694,0.0000017765643],"category_scores_gemma":[0.000095861484,0.000083144776,0.00001898567,0.00007627756,0.00001132422,0.00014409504,0.0000025588986,0.000081537684,0.0000030490583],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028105327,0.000016028658,0.000009887741,0.00003346399,0.000009719676,9.539379e-8,0.00037267784,0.8291276,0.058412608,0.000016878419,0.0028780564,0.10909489],"study_design_scores_gemma":[0.00025615518,0.0002318163,0.000023632865,0.0000093563385,0.000011023093,0.0000033369627,0.000030232002,0.6949906,0.3037871,0.0001250163,0.00047732465,0.00005440184],"about_ca_topic_score_codex":0.000015714408,"about_ca_topic_score_gemma":0.000019088435,"teacher_disagreement_score":0.84522426,"about_ca_system_score_codex":0.00016146008,"about_ca_system_score_gemma":0.000031382762,"threshold_uncertainty_score":0.33905455},"labels":[],"label_agreement":null},{"id":"W1981274326","doi":"10.1016/j.vlsi.2004.01.004","title":"New approach to design for reusability of arithmetic cores in systems-on-chip","year":2004,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Taiwan Semiconductor Manufacturing Company","keywords":"Reusability; Macrocell; Computer architecture; Computer science; Embedded system; System on a chip; Implementation; Architecture; Chip; CMOS; Multiplier (economics); Parallel computing; Computer hardware; Electronic engineering; Engineering; Software; Telecommunications; Software engineering; Programming language","score_opus":0.036303582566615714,"score_gpt":0.24696723210792543,"score_spread":0.21066364954130973,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1981274326","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11027671,0.00004471064,0.8872942,0.000030682582,0.00029140108,0.00096842786,0.000005209487,0.00008734381,0.0010013195],"genre_scores_gemma":[0.9128298,0.0000031208208,0.08687017,0.000011026896,0.000054421493,0.00015155193,0.000009039556,0.000020229201,0.000050635033],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999215,0.000026294234,0.00030307804,0.00016629051,0.00013389708,0.00015540837],"domain_scores_gemma":[0.9995258,0.00009778091,0.000028820525,0.0002461906,0.00005037884,0.00005104839],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036287322,0.00012525602,0.00018744568,0.00018022532,0.000015691026,0.000024204459,0.00012108241,0.00008196268,0.0000030057142],"category_scores_gemma":[0.0001500654,0.00010969244,0.00003333486,0.00027345732,0.000011588434,0.00012372666,0.0000053490353,0.000098277094,0.000025714058],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000067102636,0.000058869842,0.000113676164,0.00013076863,0.000010057166,2.6422498e-7,0.0010640555,0.9765498,0.0096309995,0.006479171,0.0012365567,0.0046586473],"study_design_scores_gemma":[0.002976804,0.0011470845,0.0077937623,0.0008219656,0.000042919666,0.000009838925,0.00069368357,0.6315565,0.3444492,0.008894,0.00083840144,0.00077585765],"about_ca_topic_score_codex":0.00018662479,"about_ca_topic_score_gemma":0.000033700377,"teacher_disagreement_score":0.8025531,"about_ca_system_score_codex":0.00025828747,"about_ca_system_score_gemma":0.000053206106,"threshold_uncertainty_score":0.44731277},"labels":[],"label_agreement":null},{"id":"W1994265724","doi":"10.1016/j.vlsi.2010.08.002","title":"Debugging reversible circuits","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"Deutsche Forschungsgemeinschaft","keywords":"Debugging; Toffoli gate; Computer science; Reversible computing; Boolean satisfiability problem; Computer engineering; Logic gate; CMOS; Algorithmic program debugging; Computation; Electronic circuit; Algorithm; Electronic engineering; Quantum computer; Programming language; Engineering; Quantum; Electrical engineering; Quantum gate","score_opus":0.008933203390488462,"score_gpt":0.23146806597523079,"score_spread":0.2225348625847423,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994265724","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15428193,0.000014730012,0.8400084,0.001223241,0.0011575511,0.000048373095,3.6807518e-7,0.00027650458,0.0029889042],"genre_scores_gemma":[0.93644154,5.1202454e-7,0.062954545,0.00021552405,0.00015454367,0.0000020913014,0.0000017416683,0.0000037098732,0.00022579933],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994699,0.000016194459,0.00008929664,0.00018190403,0.000116450195,0.00012629387],"domain_scores_gemma":[0.9995706,0.000039876537,0.000036274996,0.00026182385,0.000050910967,0.000040479987],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015278069,0.000065774984,0.000053642827,0.000070086455,0.000112919886,0.00013476027,0.00030815005,0.00004118624,0.000013285028],"category_scores_gemma":[0.0000563095,0.000053856045,0.000032254193,0.00020219428,0.00001416427,0.00021026404,0.000054040018,0.00025298656,0.000056044886],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.9349047e-7,0.000014895181,0.000106065076,0.0000020298917,0.0000031215327,0.0000048015227,0.0009780194,0.00016270799,0.05222284,0.045748107,0.00084405264,0.8999131],"study_design_scores_gemma":[0.00010116998,0.000032995893,0.002114528,0.000019034002,0.0000020207112,0.000047638383,0.000010562883,0.9550098,0.019362336,0.014802547,0.008358959,0.00013837482],"about_ca_topic_score_codex":0.00002934179,"about_ca_topic_score_gemma":0.00003887713,"teacher_disagreement_score":0.9548471,"about_ca_system_score_codex":0.000011536962,"about_ca_system_score_gemma":0.00005859575,"threshold_uncertainty_score":0.21961857},"labels":[],"label_agreement":null},{"id":"W2004015368","doi":"10.1016/j.vlsi.2010.05.001","title":"Scaling of analog LDPC decoders in sub-100 nm CMOS processes","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; University of Alberta","funders":"","keywords":"Decoding methods; CMOS; Scaling; Transistor; Electronic engineering; Computer science; Leakage (economics); Low-density parity-check code; Sizing; Implementation; Error detection and correction; Analog computer; Computer engineering; Voltage; Algorithm; Electrical engineering; Engineering; Mathematics","score_opus":0.013730571300221178,"score_gpt":0.2799674373427768,"score_spread":0.2662368660425556,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2004015368","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5268275,0.000014243656,0.47177958,0.00015093441,0.0002162107,0.00009211532,4.3336237e-7,0.0001692757,0.0007496688],"genre_scores_gemma":[0.93774736,0.0000076268398,0.062137842,0.00004872483,0.000022319042,0.000016974891,0.0000024884944,0.0000057549864,0.000010923001],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99923766,0.00003110633,0.0002380001,0.00021282627,0.00015621934,0.0001241873],"domain_scores_gemma":[0.99922466,0.0001411984,0.00011652463,0.00027786862,0.00021539851,0.00002431853],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037762467,0.00008464386,0.000107954234,0.00021352243,0.000029930721,0.00005297523,0.0003899425,0.00007956257,0.000005529214],"category_scores_gemma":[0.00074716104,0.00007638607,0.000025946554,0.0006136354,0.000032423974,0.00045560583,0.00004753019,0.00024123004,0.0000061239493],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015588144,0.000186052,0.023550754,0.00008385793,0.000007625724,0.000008166095,0.0066070696,0.00019445947,0.5510015,0.014808451,0.0005824666,0.402954],"study_design_scores_gemma":[0.00009880928,0.00006788588,0.0043727867,0.000108324275,0.0000026354,0.00000998141,0.00010167312,0.07820231,0.90817297,0.008547868,0.00016304027,0.00015170836],"about_ca_topic_score_codex":0.00040113833,"about_ca_topic_score_gemma":0.00585428,"teacher_disagreement_score":0.41091982,"about_ca_system_score_codex":0.000027566444,"about_ca_system_score_gemma":0.00011437792,"threshold_uncertainty_score":0.32668257},"labels":[],"label_agreement":null},{"id":"W2004379154","doi":"10.1016/j.vlsi.2006.02.002","title":"Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip","year":2006,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Reconfigurability; Embedded system; Scalability; Overhead (engineering); Computer science; Flexibility (engineering); System on a chip; Computer architecture; Testability; Engineering; Reliability engineering; Operating system","score_opus":0.04214418407946698,"score_gpt":0.2998784366247405,"score_spread":0.25773425254527355,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2004379154","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03196843,0.000019450103,0.9668745,0.00012100283,0.00006257037,0.00028535913,0.0000035870871,0.00005673846,0.00060839835],"genre_scores_gemma":[0.9921052,0.0000024157894,0.0077412566,0.0000362756,0.000028461067,0.000037603437,0.0000063003527,0.000003823871,0.000038682203],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99949443,0.000022128437,0.00016739595,0.00016047285,0.00006866407,0.00008691891],"domain_scores_gemma":[0.99946713,0.00022911605,0.000104130384,0.00008337178,0.00009983819,0.00001640296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024258214,0.00006211368,0.00008022119,0.00007171346,0.00008910248,0.0001523363,0.00009278681,0.000025033061,0.0000011329771],"category_scores_gemma":[0.00003404007,0.000053649102,0.000011549727,0.00009142104,0.000008325504,0.00037026254,0.000009409305,0.000025684101,6.154276e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012570163,0.000026659374,0.0011860769,0.000103257735,0.00000582638,7.6608666e-7,0.00029549634,0.00016086444,0.124249645,0.6367226,0.00029917966,0.23694837],"study_design_scores_gemma":[0.00048575102,0.00037820934,0.0026901702,0.000143514,0.000011992467,0.000016505755,0.00028508887,0.209341,0.7271474,0.059351344,0.000014329547,0.0001347227],"about_ca_topic_score_codex":0.00033887665,"about_ca_topic_score_gemma":0.0000476128,"teacher_disagreement_score":0.9601368,"about_ca_system_score_codex":0.000019873663,"about_ca_system_score_gemma":0.000024391475,"threshold_uncertainty_score":0.21877469},"labels":[],"label_agreement":null},{"id":"W2025476395","doi":"10.1016/j.vlsi.2010.11.003","title":"A pre-placement individual net length estimation model and an application for modern circuits","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Benchmark (surveying); Interconnection; Electronic circuit; A priori and a posteriori; Estimation; Computer science; Integrated circuit; IBM; Net (polyhedron); Cluster analysis; Computer engineering; Electronic engineering; Reliability engineering; Engineering; Mathematics; Systems engineering; Machine learning; Telecommunications; Electrical engineering","score_opus":0.01818199883747231,"score_gpt":0.2712351910471546,"score_spread":0.2530531922096823,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2025476395","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23104078,0.000014143685,0.76790696,0.000013938136,0.000042102496,0.00047506392,0.000029469567,0.0002923385,0.00018517787],"genre_scores_gemma":[0.96273524,0.000005700877,0.03635219,0.00001982516,0.000059379032,0.00047327954,0.00031388414,0.000019074856,0.000021403437],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99956024,0.0000056184026,0.00013138793,0.00012918314,0.000083373154,0.00009017312],"domain_scores_gemma":[0.9997488,0.000014720805,0.000025996664,0.00013103467,0.000043450156,0.00003597578],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015085973,0.00009182985,0.00006735692,0.00006250985,0.000046020366,0.000056025066,0.000056229463,0.000103229024,0.0000019414858],"category_scores_gemma":[0.000013969877,0.00008970252,0.000013602036,0.0000355062,0.000011025383,0.0003325052,0.000005027584,0.0001069702,0.0000011409652],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000047690714,0.000022039681,0.000029723875,0.00002216207,0.0000075723206,2.5896384e-8,0.0016624515,0.050410904,0.28506723,0.0050846366,0.00020943911,0.65747905],"study_design_scores_gemma":[0.00012140386,0.000052799485,0.00026088854,0.0000059615622,0.000013741787,0.0000013163117,0.000016295513,0.94391525,0.037988625,0.017465064,0.000062426516,0.00009621403],"about_ca_topic_score_codex":0.000008361205,"about_ca_topic_score_gemma":0.00009140364,"teacher_disagreement_score":0.8935044,"about_ca_system_score_codex":0.00002665332,"about_ca_system_score_gemma":0.000015170347,"threshold_uncertainty_score":0.36579624},"labels":[],"label_agreement":null},{"id":"W2053832537","doi":"10.1016/j.vlsi.2011.11.017","title":"Analysis and architecture design of scalable fractional motion estimation for H.264 encoding","year":2011,"lang":"en","type":"article","venue":"Integration","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Encoder; Field-programmable gate array; Motion estimation; Scalability; Block (permutation group theory); Encoding (memory); Parallel computing; Scaling; Computer hardware; Video quality; Virtex; Algorithm; Artificial intelligence","score_opus":0.05117184384831181,"score_gpt":0.267842425836396,"score_spread":0.2166705819880842,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2053832537","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0069833193,0.00002852068,0.9924795,0.0001253725,0.00006188994,0.000113344,0.0000013032062,0.000117819196,0.000088928755],"genre_scores_gemma":[0.6294321,0.0000041817825,0.37050277,0.00000807259,0.000004428933,0.000020728558,0.0000029252487,0.0000013674326,0.00002343133],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99949366,0.000030460957,0.00014472287,0.00016410582,0.00009922895,0.00006783182],"domain_scores_gemma":[0.9995095,0.00010390037,0.000113045295,0.00015836064,0.00010054568,0.000014620569],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020330775,0.00006040522,0.000096209995,0.0002891507,0.00007832596,0.000035640864,0.00014148174,0.00005713039,0.000005869317],"category_scores_gemma":[0.00015155815,0.000048600483,0.00004061557,0.00035795398,0.000024012985,0.00028693123,0.000029770492,0.0000577861,8.526266e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022972179,0.00004244608,0.0010144338,0.00001191104,0.00005687428,2.0641666e-7,0.000929634,0.011436833,0.01465005,0.03144668,0.000081711754,0.94030625],"study_design_scores_gemma":[0.000079764526,0.00007948794,0.0029145016,0.000019594381,0.00003495887,0.0000018611723,0.000044815733,0.8181752,0.13288663,0.045691464,0.000015285577,0.000056451285],"about_ca_topic_score_codex":0.000036941427,"about_ca_topic_score_gemma":0.000005717502,"teacher_disagreement_score":0.9402498,"about_ca_system_score_codex":0.000014503854,"about_ca_system_score_gemma":0.000013046496,"threshold_uncertainty_score":0.19818702},"labels":[],"label_agreement":null},{"id":"W2069005831","doi":"10.1016/j.vlsi.2007.07.003","title":"A scalable LDPC decoder ASIC architecture with bit-serial message exchange","year":2007,"lang":"en","type":"article","venue":"Integration","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Low-density parity-check code; Computer science; Soft-decision decoder; Code word; Decoding methods; Parity bit; Pipeline (software); Application-specific integrated circuit; Parallel computing; Scalability; CMOS; Computer hardware; Algorithm; Electronic engineering; Engineering","score_opus":0.012781627108877659,"score_gpt":0.25941890582610605,"score_spread":0.2466372787172284,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2069005831","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06911885,0.000034314126,0.92068416,0.00041435304,0.00040644075,0.00023826332,7.601987e-7,0.0007930063,0.008309836],"genre_scores_gemma":[0.74598485,0.0000027947692,0.2530241,0.00027359225,0.00016582069,0.000026347263,0.00000519631,0.000017012706,0.00050025916],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987931,0.000054754964,0.0001942876,0.00036305675,0.00029818923,0.00029655843],"domain_scores_gemma":[0.99911916,0.0000987737,0.000105200146,0.0004701104,0.00013688247,0.00006989913],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00062640273,0.00016826035,0.00013510972,0.00021501933,0.00010896524,0.0001632,0.00044036366,0.00010369208,0.00003809227],"category_scores_gemma":[0.00008223855,0.00012565487,0.000042069754,0.00053321646,0.000037128146,0.00042044424,0.00008404816,0.00026500833,0.000028387303],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019388567,0.00018597607,0.0023693112,0.000030771258,0.00003365156,0.000098051285,0.009447294,0.0001364745,0.04159966,0.021783194,0.0049276,0.9191941],"study_design_scores_gemma":[0.0015681059,0.0019280617,0.012481684,0.0005012495,0.000045110228,0.00047950147,0.00040532474,0.045529783,0.8773005,0.033619277,0.024569908,0.0015715227],"about_ca_topic_score_codex":0.00021822873,"about_ca_topic_score_gemma":0.0030396737,"teacher_disagreement_score":0.9176226,"about_ca_system_score_codex":0.000095298914,"about_ca_system_score_gemma":0.000057445697,"threshold_uncertainty_score":0.5124057},"labels":[],"label_agreement":null},{"id":"W2077587664","doi":"10.1016/j.vlsi.2007.03.001","title":"Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique for SOC application","year":2007,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Threshold voltage; Leakage power; Standby power; Static timing analysis; CMOS; Electronic engineering; Power (physics); Multiplier (economics); Low-power electronics; Power consumption; Power analysis; Computer science; Dual (grammatical number); Path (computing); Power optimization; Voltage; Engineering; Electrical engineering; Transistor; Physics","score_opus":0.07817558374840947,"score_gpt":0.32496583428649195,"score_spread":0.24679025053808248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077587664","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036623403,0.00003475858,0.9613802,0.00004492775,0.00020372959,0.0012339304,0.00004581315,0.00033670882,0.00009653984],"genre_scores_gemma":[0.54649746,0.0000048964625,0.452896,0.000058893904,0.000031199288,0.00019614668,0.0002542362,0.00004996802,0.0000111968],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981404,0.00008229431,0.0007127831,0.00036471983,0.00027367778,0.00042612845],"domain_scores_gemma":[0.99859226,0.0004327827,0.00020864926,0.0003821719,0.00030126303,0.000082854865],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001766337,0.00030355467,0.00038832668,0.0008751993,0.00014026173,0.000069853864,0.00013204743,0.0002464037,0.000053168536],"category_scores_gemma":[0.00014738545,0.00030589793,0.00014313526,0.0011924402,0.00004800961,0.00041004727,0.000011881405,0.00021235169,0.000007991327],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045687568,0.000030961943,0.00013652755,0.00006650727,0.00011691582,0.000001808525,0.00042684068,0.83533144,0.16074185,0.00040073396,0.000088007924,0.0026127389],"study_design_scores_gemma":[0.00031298323,0.00007308003,0.00021724166,0.000037009133,0.0002866352,0.00000271783,0.0002239407,0.83179104,0.1663602,0.00036020784,0.000052726213,0.00028224732],"about_ca_topic_score_codex":0.000050830087,"about_ca_topic_score_gemma":0.00007203793,"teacher_disagreement_score":0.50987405,"about_ca_system_score_codex":0.0004793226,"about_ca_system_score_gemma":0.000070303075,"threshold_uncertainty_score":0.9999393},"labels":[],"label_agreement":null},{"id":"W2087825164","doi":"10.1016/j.vlsi.2005.08.002","title":"Automatic generation of defect injectable VHDL fault models for ASIC standard cell libraries","year":2005,"lang":"en","type":"article","venue":"Integration","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Application-specific integrated circuit; VHDL; Computer science; Fault injection; Embedded system; Software; Fault (geology); Task (project management); Computer architecture; Standard cell; Testability; Reliability engineering; Integrated circuit; Computer engineering; Engineering; Field-programmable gate array; Systems engineering; Programming language; Operating system","score_opus":0.04153739921647402,"score_gpt":0.2508200225653761,"score_spread":0.20928262334890207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087825164","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1234638,0.00014255043,0.87438416,0.00014475496,0.00010355741,0.00018220638,0.0000065393524,0.00013063627,0.0014417705],"genre_scores_gemma":[0.9047119,0.000003462132,0.094921574,0.00008035519,0.00011725988,0.000027155736,0.000020317128,0.0000070593474,0.0001109228],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999198,0.000035528323,0.00026397256,0.00019123402,0.00016885072,0.00014241376],"domain_scores_gemma":[0.99938977,0.00009660885,0.00012898979,0.00019709287,0.00015829853,0.000029222922],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022290353,0.00009520426,0.00013435874,0.00009245078,0.00010867924,0.00017143654,0.00020214058,0.000051296727,0.0000059183253],"category_scores_gemma":[0.00008011425,0.00008280608,0.00007517692,0.00019312736,0.000016273145,0.0015203153,0.000023946952,0.000057971174,0.000004487401],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.1267793e-7,0.00005416527,0.000067142784,0.00005140242,0.000010955187,3.5538332e-7,0.0024661445,0.03162721,0.048519332,0.08871663,0.0022279117,0.8262578],"study_design_scores_gemma":[0.00015762358,0.000109956,0.0000126635105,0.000026963457,0.0000073563833,0.0000015988602,0.000036350728,0.8437123,0.14673752,0.008980458,0.0001394345,0.00007781669],"about_ca_topic_score_codex":0.000023845312,"about_ca_topic_score_gemma":0.000053754975,"teacher_disagreement_score":0.82618004,"about_ca_system_score_codex":0.00004803169,"about_ca_system_score_gemma":0.00012080514,"threshold_uncertainty_score":0.3376734},"labels":[],"label_agreement":null},{"id":"W2117347937","doi":"10.1016/j.vlsi.2011.03.005","title":"Power efficient multi-stage CMOS rectifier design for UHF RFID tags","year":2011,"lang":"fr","type":"article","venue":"Integration","topic":"Energy Harvesting in Wireless Networks","field":"Engineering","cited_by":49,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Rectifier (neural networks); Ultra high frequency; CMOS; Bottleneck; Electronic engineering; Power (physics); Electrical engineering; Precision rectifier; Engineering; Electrical efficiency; Computer science; Embedded system; Power factor; Voltage","score_opus":0.09181980778613692,"score_gpt":0.27400072449553015,"score_spread":0.18218091670939324,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117347937","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019696161,0.0013450473,0.96656436,0.00013014434,0.007205786,0.0007173757,0.000031129217,0.00035368855,0.003956288],"genre_scores_gemma":[0.6165586,0.00005647749,0.36188123,0.00006404617,0.00038753712,0.0002608267,0.00004180275,0.0001441165,0.020605372],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99829936,0.00013478927,0.00047731618,0.00039842402,0.00016847343,0.0005216197],"domain_scores_gemma":[0.9987751,0.0003299196,0.00012935132,0.00039361732,0.00024514663,0.00012686016],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005806856,0.0003537603,0.00025842563,0.000121776895,0.00013265734,0.00008582599,0.0001979194,0.00043386206,0.0006245562],"category_scores_gemma":[0.00040435742,0.00036753956,0.00014154047,0.00025301683,0.000085406224,0.0002097043,0.000026416375,0.00041627669,0.00015739427],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008745499,0.00025517718,0.00008866229,0.00011060774,0.000103839855,0.0000152793,0.005973053,0.9208955,0.00906816,0.023234969,0.0073774573,0.032789808],"study_design_scores_gemma":[0.0005469256,0.0002010572,0.0005158935,0.00041863817,0.000051560186,0.00000851005,0.00029340718,0.91462946,0.068134636,0.00028064195,0.014465049,0.00045421178],"about_ca_topic_score_codex":0.00044640517,"about_ca_topic_score_gemma":0.00027022674,"teacher_disagreement_score":0.60468316,"about_ca_system_score_codex":0.00034690223,"about_ca_system_score_gemma":0.000058795435,"threshold_uncertainty_score":0.99987763},"labels":[],"label_agreement":null},{"id":"W2136411783","doi":"10.1016/j.vlsi.2010.05.003","title":"All digital skew tolerant synchronous interfacing methods for high-performance point-to-point communications in deep sub-micron SoCs","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Concordia University","funders":"","keywords":"Interfacing; Skew; Computer science; Field-programmable gate array; Point (geometry); Embedded system; Clock skew; CMOS; Computer hardware; Electronic engineering; Clock signal; Engineering; Jitter; Mathematics; Telecommunications","score_opus":0.014216497908273297,"score_gpt":0.2857006558591448,"score_spread":0.2714841579508715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136411783","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57694346,0.00008286006,0.42061526,0.00032848623,0.00075095124,0.00058148743,0.000014021351,0.00024462552,0.00043883212],"genre_scores_gemma":[0.866504,0.000050391573,0.1327581,0.000104375424,0.00008924248,0.0002907495,0.000110703644,0.000069694535,0.000022738672],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984881,0.000043453438,0.00061438757,0.0002907882,0.000120458215,0.00044275855],"domain_scores_gemma":[0.99862516,0.00024491636,0.00007698432,0.00081928074,0.00013166659,0.000101977486],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00060658786,0.00030933853,0.00031822946,0.0003390175,0.000107552594,0.00020214939,0.0005260479,0.00018909019,0.00002288646],"category_scores_gemma":[0.000140738,0.00029868088,0.00006966627,0.00031524713,0.000063437205,0.0008957303,0.000118602315,0.00067069713,0.0001254294],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052951586,0.00009444323,0.00029893138,0.00010299639,0.000046986297,9.58618e-7,0.0037914175,0.008709678,0.5276913,0.0014857762,0.0004043018,0.45732027],"study_design_scores_gemma":[0.00060035236,0.00017563534,0.0013968459,0.00016338888,0.00002264596,0.000017311277,0.00017528849,0.55816454,0.43534338,0.00090017624,0.0025623473,0.0004780891],"about_ca_topic_score_codex":0.000069360496,"about_ca_topic_score_gemma":0.00072874076,"teacher_disagreement_score":0.54945487,"about_ca_system_score_codex":0.00033744454,"about_ca_system_score_gemma":0.000044058488,"threshold_uncertainty_score":0.99994653},"labels":[],"label_agreement":null},{"id":"W2803986768","doi":"10.1016/j.vlsi.2018.05.005","title":"Ultra-low latency communication channels for FPGA-based HPC cluster","year":2018,"lang":"en","type":"article","venue":"Integration","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Coprocessor; Latency (audio); Embedded system; Scalability; Virtex; Low latency (capital markets); Computer network; Operating system","score_opus":0.02256487746584107,"score_gpt":0.2686323368522757,"score_spread":0.24606745938643465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2803986768","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005985406,0.0000332463,0.98692244,0.0022240477,0.0017955543,0.00038872985,0.000002287636,0.00014003634,0.002508234],"genre_scores_gemma":[0.9873884,0.0000033452088,0.010340827,0.00096823805,0.00042871916,0.000118514894,0.00002777096,0.000008783394,0.00071542745],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99913037,0.000105485604,0.00026300666,0.00022019829,0.00012070806,0.00016023843],"domain_scores_gemma":[0.9987694,0.00013348037,0.0001202435,0.0004995433,0.00044106014,0.000036279896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046319072,0.00010198964,0.00010701827,0.00008632953,0.0002249979,0.00022627058,0.0004038854,0.000089534245,0.00002202172],"category_scores_gemma":[0.000064807275,0.000083737104,0.00007393694,0.00018212892,0.000036981546,0.00043533187,0.000018830116,0.00008069648,0.000083229206],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025736573,0.00046986286,0.0002160618,0.00011406935,0.000091352464,0.000001489327,0.017352777,0.0051875543,0.023120109,0.5454285,0.1591256,0.24863525],"study_design_scores_gemma":[0.00040191473,0.00025380467,0.00004863688,0.000114949005,0.0000037147024,0.0000041703347,0.000071155504,0.94438434,0.037375662,0.0049801255,0.012217235,0.0001443193],"about_ca_topic_score_codex":0.00007702119,"about_ca_topic_score_gemma":0.00022321062,"teacher_disagreement_score":0.981403,"about_ca_system_score_codex":0.000056662444,"about_ca_system_score_gemma":0.000033191413,"threshold_uncertainty_score":0.34147},"labels":[],"label_agreement":null},{"id":"W2912177847","doi":"10.1016/j.vlsi.2019.01.004","title":"Kernel-based template attacks of cryptographic circuits using static power","year":2019,"lang":"en","type":"article","venue":"Integration","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Side channel attack; Computer science; Power analysis; Parametric statistics; Electronic circuit; Dynamic demand; Cryptography; Probabilistic logic; Electronic engineering; Static analysis; Power (physics); Algorithm; Engineering; Electrical engineering; Mathematics","score_opus":0.024988110511591066,"score_gpt":0.2961857292463071,"score_spread":0.27119761873471604,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2912177847","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5125027,0.000012321262,0.48681295,0.00005928492,0.00016275194,0.00015602306,0.0000052584764,0.00003209047,0.00025663458],"genre_scores_gemma":[0.9828161,0.0000018361744,0.017001754,0.00013802748,0.000007522164,0.000006628137,0.000013939699,0.000007107644,0.0000070574906],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989143,0.00006555629,0.000332522,0.00024265925,0.00027272283,0.00017226538],"domain_scores_gemma":[0.9991042,0.000080687096,0.00017769549,0.0003967903,0.00019817012,0.000042440406],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025324296,0.00011478795,0.00014671916,0.00033246365,0.00006872212,0.00008889659,0.00026307735,0.000048821887,0.00015294203],"category_scores_gemma":[0.000018599618,0.000104486564,0.00009722535,0.0007427827,0.00004001292,0.00041642212,0.000030403318,0.00009764671,0.000017866823],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039435778,0.0007305342,0.10910092,0.00021865654,0.00016763901,0.000016483578,0.011074433,0.0039897216,0.24533339,0.5792295,0.00080701447,0.049292326],"study_design_scores_gemma":[0.002699711,0.0008988912,0.07680478,0.00042037296,0.000047314315,0.000026382359,0.0012072414,0.8416291,0.03770905,0.036124203,0.0015399959,0.00089294213],"about_ca_topic_score_codex":0.00014830308,"about_ca_topic_score_gemma":0.000053766205,"teacher_disagreement_score":0.8376394,"about_ca_system_score_codex":0.000027458933,"about_ca_system_score_gemma":0.00009016307,"threshold_uncertainty_score":0.42608383},"labels":[],"label_agreement":null},{"id":"W3006829731","doi":"10.1016/j.vlsi.2020.02.003","title":"FPGA implementation of a chaotic oscillator with odd/even symmetry and its application","year":2020,"lang":"en","type":"article","venue":"Integration","topic":"Chaos-based Image/Signal Encryption","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Field-programmable gate array; Encryption; Attractor; Chaotic; Robustness (evolution); Computer science; Computer hardware; Embedded system; Mathematics","score_opus":0.014648182668180134,"score_gpt":0.2633778109707163,"score_spread":0.24872962830253614,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3006829731","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23726091,0.000050430328,0.7600503,0.0021281983,0.000029432918,0.0003317108,0.000004991245,0.000070610295,0.00007343387],"genre_scores_gemma":[0.9918654,0.000008031967,0.0076666684,0.00035195722,0.000045499946,0.000032718766,0.00001660042,0.0000071147483,0.0000059961044],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999159,0.000039409508,0.00020744737,0.00026471095,0.00023336675,0.00009608595],"domain_scores_gemma":[0.9994461,0.00003466769,0.00016110636,0.00013715054,0.00015702094,0.000063962405],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001231842,0.00009698636,0.00010813613,0.00007561163,0.00004227634,0.000047545884,0.00014001771,0.00003296051,0.000009693669],"category_scores_gemma":[0.000029476068,0.00008237693,0.000020082685,0.00040872465,0.000017727381,0.0005658224,0.000037315247,0.00007123931,0.000016920147],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005777661,0.000047312813,0.000993066,0.0001057454,0.000028426979,0.0000022498045,0.0038185243,0.00015927471,0.540993,0.05736793,0.0002849055,0.3961418],"study_design_scores_gemma":[0.0010946902,0.0008319611,0.017445734,0.000057008823,0.000032430944,0.000014392552,0.00063861307,0.28466716,0.6926741,0.0017652842,0.00049773935,0.00028088337],"about_ca_topic_score_codex":0.00006352012,"about_ca_topic_score_gemma":0.000041494626,"teacher_disagreement_score":0.7546045,"about_ca_system_score_codex":0.00004540795,"about_ca_system_score_gemma":0.00006117,"threshold_uncertainty_score":0.33592337},"labels":[],"label_agreement":null},{"id":"W3164534858","doi":"10.1016/j.vlsi.2021.04.009","title":"Realizations of fractional-order PID loop-shaping controller for mechatronic applications","year":2021,"lang":"en","type":"article","venue":"Integration","topic":"Advanced Control Systems Design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"European Social Fund; European Commission","keywords":"PID controller; Control theory (sociology); Mechatronics; Loop (graph theory); Control engineering; Order (exchange); Controller (irrigation); Engineering; Computer science; Mathematics; Control (management); Temperature control; Artificial intelligence; Economics","score_opus":0.01908689790587442,"score_gpt":0.26203131654733036,"score_spread":0.24294441864145594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3164534858","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000100488134,0.00086953264,0.996572,0.00012421343,0.00016472656,0.0005644749,0.00003925673,0.00013703002,0.0014282602],"genre_scores_gemma":[0.9817031,0.00006599838,0.015890097,0.000052593346,0.00019135712,0.0012587167,0.00020965874,0.00003748493,0.0005909843],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993219,0.000022373364,0.00030518146,0.00013289446,0.00010140471,0.000116289426],"domain_scores_gemma":[0.9991148,0.00016910893,0.000071626375,0.00016122118,0.00045592777,0.000027307411],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008985978,0.00009371815,0.00016553428,0.00006620546,0.000060057424,0.000017808326,0.000050578063,0.000075276635,0.00004164424],"category_scores_gemma":[0.00012271371,0.00009860065,0.00006647935,0.00021104403,0.000011232247,0.00016062551,0.000004421505,0.00007462628,0.000012148281],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020016887,0.000049725306,0.000022841921,0.00009581792,0.000165104,3.6278155e-7,0.00013791447,0.33498332,0.34356582,0.27098545,0.0013004851,0.04867312],"study_design_scores_gemma":[0.001077325,0.000026332538,0.00005831555,0.000065778935,0.00006630664,0.000007711577,0.00029693622,0.8990957,0.028677577,0.024201803,0.046225626,0.00020058648],"about_ca_topic_score_codex":0.0000078645335,"about_ca_topic_score_gemma":0.00007171303,"teacher_disagreement_score":0.9816026,"about_ca_system_score_codex":0.00010884441,"about_ca_system_score_gemma":0.000052148116,"threshold_uncertainty_score":0.4020818},"labels":[],"label_agreement":null},{"id":"W4283008914","doi":"10.1016/j.vlsi.2022.06.002","title":"Synthesis of resonance-based common-gate fully differential band-pass filters","year":2022,"lang":"en","type":"article","venue":"Integration","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Resonance (particle physics); Network synthesis filters; Differential (mechanical device); Band-pass filter; RLC circuit; Electronic engineering; Mathematics; Computer science; Topology (electrical circuits); Engineering; Physics; Electrical engineering; Capacitor","score_opus":0.011448136190809274,"score_gpt":0.2021258052570904,"score_spread":0.1906776690662811,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4283008914","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9100345,0.0006192788,0.05968459,0.0002743726,0.002143463,0.0006162785,0.00050176476,0.00074733427,0.025378436],"genre_scores_gemma":[0.99935555,0.000011560594,0.000109704066,0.00003584728,0.00004382873,0.00026012113,0.00007051486,0.00004171424,0.00007117032],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987925,0.0001396311,0.00036844265,0.00017506813,0.0003185556,0.00020576893],"domain_scores_gemma":[0.9993618,0.00016431636,0.0000736855,0.00030209936,0.00005471139,0.000043371958],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015574906,0.00018191479,0.0002468386,0.00019079687,0.00009686265,0.000027530308,0.0002502891,0.0000635556,0.00074174994],"category_scores_gemma":[0.000059272366,0.00018015956,0.00011303382,0.0003023806,0.00004509489,0.000105076135,0.0000030362703,0.00031673146,0.0000131951265],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009853892,0.00010893825,0.0004688698,0.00006789989,0.00009471538,0.000024251984,0.00054467696,0.121075235,0.7760924,0.0024851179,0.010285078,0.08865426],"study_design_scores_gemma":[0.0002710285,0.00011322263,0.0012181927,0.000069794994,0.00004244722,0.00000755538,0.00018651898,0.1194523,0.87618893,0.00054395956,0.0016593098,0.0002467659],"about_ca_topic_score_codex":0.00016558055,"about_ca_topic_score_gemma":0.000057290235,"teacher_disagreement_score":0.10009648,"about_ca_system_score_codex":0.0003279986,"about_ca_system_score_gemma":0.00004926531,"threshold_uncertainty_score":0.8121641},"labels":[],"label_agreement":null},{"id":"W4318040435","doi":"10.1016/j.vlsi.2023.01.016","title":"Compact agile Tchebycheff transform variant for temporal compression of neural signals on brain-implantable microsystems","year":2023,"lang":"en","type":"article","venue":"Integration","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Computer science; SIGNAL (programming language); Energy (signal processing); Algorithm; Artificial intelligence; Mathematics","score_opus":0.03196893707919279,"score_gpt":0.26612961191544776,"score_spread":0.23416067483625497,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4318040435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24926068,0.00025100683,0.73920554,0.00016986865,0.0010980683,0.001415426,0.0005036083,0.0007986567,0.0072971545],"genre_scores_gemma":[0.99904996,0.000010517198,0.000017205235,0.000047935286,0.00008661066,0.00003246314,0.0003313508,0.000031487136,0.00039246192],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991185,0.000038479895,0.000326415,0.00014542218,0.00014688469,0.00022431518],"domain_scores_gemma":[0.9993938,0.0003187286,0.00005423274,0.00012328227,0.00005489696,0.000055057928],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002603377,0.00015962518,0.00026920257,0.00014465881,0.00006605437,0.000030829066,0.000098500896,0.00010032854,0.000028634267],"category_scores_gemma":[0.000026850079,0.00013258339,0.000112613154,0.00019676457,0.000016842398,0.00011912941,0.000002317716,0.0001221586,0.000036317168],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007411645,0.000046648005,0.00005914512,0.00024029525,0.00005883573,0.0000064687792,0.00090772496,0.042754553,0.796203,0.0023221446,0.14548615,0.011840908],"study_design_scores_gemma":[0.001037581,0.0004769971,0.00039282235,0.0004207174,0.000037019643,0.000026126121,0.00041411916,0.51966006,0.46653327,0.0021679127,0.008491505,0.00034189012],"about_ca_topic_score_codex":0.00013204475,"about_ca_topic_score_gemma":0.00004335237,"teacher_disagreement_score":0.7497893,"about_ca_system_score_codex":0.00005059288,"about_ca_system_score_gemma":0.000011248648,"threshold_uncertainty_score":0.54065937},"labels":[],"label_agreement":null},{"id":"W4403561333","doi":"10.1016/j.vlsi.2024.102300","title":"VLFF — A very low-power flip-flop with only two clock transistors","year":2024,"lang":"en","type":"article","venue":"Integration","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Flip-flop; Transistor; Power (physics); Flip; Electrical engineering; Computer science; Engineering; Physics; CMOS; Voltage","score_opus":0.005390633069475298,"score_gpt":0.19781183031761004,"score_spread":0.19242119724813475,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4403561333","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14632656,0.00095178833,0.8313173,0.000026551419,0.00077521097,0.00014205753,0.0000108764225,0.00069908955,0.019750563],"genre_scores_gemma":[0.99877423,0.000024545945,0.00007531086,0.000065136555,0.00013229961,0.000018678618,0.000026390311,0.00004158943,0.00084182754],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993537,0.000017916074,0.00015108175,0.00016809622,0.00014693176,0.00016225148],"domain_scores_gemma":[0.99973553,0.000035138448,0.000008646488,0.000118794815,0.000049519756,0.000052383653],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000076146396,0.00015516113,0.00012080004,0.000114443734,0.000035008976,0.000078320736,0.00006096326,0.00006758279,0.000107310625],"category_scores_gemma":[0.000006615091,0.000121812984,0.00006590729,0.00022403766,0.000024269017,0.00020484952,0.0000015955775,0.00021939249,0.00022394133],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001424759,0.00012541571,0.0002459588,0.00040634503,0.0006751308,0.00047122946,0.011177514,0.022764439,0.13686562,0.46496782,0.062054045,0.30010402],"study_design_scores_gemma":[0.0050201607,0.0028801847,0.0037384047,0.0066123707,0.0013185816,0.0010072703,0.0054088063,0.4255727,0.21325465,0.032970104,0.29591113,0.0063056387],"about_ca_topic_score_codex":0.000056487428,"about_ca_topic_score_gemma":0.0003456449,"teacher_disagreement_score":0.8524477,"about_ca_system_score_codex":0.0001203084,"about_ca_system_score_gemma":0.000063821564,"threshold_uncertainty_score":0.4967389},"labels":[],"label_agreement":null},{"id":"W4405104377","doi":"10.1016/j.vlsi.2024.102309","title":"Eh-DRVP: Combining placement and global routing data in a hyper-image-based DRV predictor","year":2024,"lang":"en","type":"article","venue":"Integration","topic":"Image and Video Quality Assessment","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Conselho Nacional de Desenvolvimento Científico e Tecnológico; Natural Sciences and Engineering Research Council of Canada; Coordenação de Aperfeiçoamento de Pessoal de Nível Superior","keywords":"Routing (electronic design automation); Image (mathematics); Computer science; Artificial intelligence; Embedded system","score_opus":0.05036545527623341,"score_gpt":0.35199019844930246,"score_spread":0.30162474317306903,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405104377","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040854648,0.0002068707,0.95479476,0.0025004582,0.00040307821,0.00017353651,0.000025176563,0.00016103424,0.00088046264],"genre_scores_gemma":[0.961829,0.0000049772575,0.037636075,0.00034429086,0.000051393014,0.00001423981,0.00007839755,0.000004439297,0.00003719169],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99882996,0.00009945629,0.0002486209,0.00041209202,0.00024426353,0.00016559524],"domain_scores_gemma":[0.9993477,0.00011167521,0.000037057154,0.00043003514,0.000034532182,0.000039015107],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007101418,0.000105036466,0.00010198803,0.00006507759,0.00005638029,0.00069591915,0.00036469373,0.000038445265,0.0000067558003],"category_scores_gemma":[0.00009902453,0.000092009046,0.000016961658,0.00028347544,0.000024772327,0.0010585927,0.00024914907,0.00013581631,0.000020456519],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008095863,0.00056269974,0.013319055,0.0004050327,0.000091186484,0.00027705127,0.011129406,0.00052124116,0.010305888,0.24709208,0.013283712,0.7029317],"study_design_scores_gemma":[0.00032582553,0.00008325719,0.0021823775,0.00027692202,0.000007519155,0.000006848708,0.00035203766,0.9935625,0.00077562657,0.0010661153,0.0012450337,0.00011594009],"about_ca_topic_score_codex":0.0002234128,"about_ca_topic_score_gemma":0.00019016747,"teacher_disagreement_score":0.9930413,"about_ca_system_score_codex":0.00014806862,"about_ca_system_score_gemma":0.00017246723,"threshold_uncertainty_score":0.6710764},"labels":[],"label_agreement":null},{"id":"W4406822203","doi":"10.1016/j.vlsi.2025.102348","title":"Third-order resonance networks and their application to chaos generation","year":2025,"lang":"en","type":"article","venue":"Integration","topic":"stochastic dynamics and bifurcation","field":"Physics and Astronomy","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"CHAOS (operating system); Resonance (particle physics); Order (exchange); Computer science; Physics; Engineering; Mathematics; Quantum mechanics; Economics","score_opus":0.00498902290753999,"score_gpt":0.23418890380512924,"score_spread":0.22919988089758925,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406822203","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03893816,0.00006857828,0.9559231,0.0007870398,0.00018117698,0.00030916603,0.0000064292194,0.00002180287,0.0037645618],"genre_scores_gemma":[0.99749225,0.0000032947428,0.0011046351,0.0002483734,0.00035845232,0.00015759467,0.00014920355,0.000005299186,0.00048088699],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99954164,0.000013716702,0.00013381579,0.00018502938,0.000041502277,0.00008430957],"domain_scores_gemma":[0.9996988,0.00001859164,0.000040760995,0.00013009115,0.00008858687,0.000023151419],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007514789,0.000086933804,0.00007294238,0.00005435781,0.00010068616,0.000060578237,0.000045484023,0.000034498626,0.000005088226],"category_scores_gemma":[0.00000819201,0.000070764625,0.000017607703,0.0002192328,0.000011916893,0.00007181121,0.000018106522,0.00006595399,0.0000052738255],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001058636,0.000032602606,0.001924771,0.0000019243864,0.000011562982,1.0490271e-8,0.00026430778,0.003967121,0.019760855,0.283902,0.001224884,0.6888994],"study_design_scores_gemma":[0.00013446626,0.000020211171,0.00584028,0.000024741626,0.0000075959383,7.424014e-8,0.00016827158,0.9806945,0.002769961,0.0060023447,0.004240983,0.00009661824],"about_ca_topic_score_codex":0.00013236517,"about_ca_topic_score_gemma":0.000051045758,"teacher_disagreement_score":0.9767273,"about_ca_system_score_codex":0.000017240096,"about_ca_system_score_gemma":0.000021594178,"threshold_uncertainty_score":0.28856975},"labels":[],"label_agreement":null},{"id":"W4415817525","doi":"10.1016/j.vlsi.2025.102593","title":"Micro-display backplane power reduction techniques: Column segmentation and row charge sharing","year":2025,"lang":"en","type":"article","venue":"Integration","topic":"Green IT and Sustainability","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Backplane; Column (typography); Video Graphics Array; Charge sharing; Reduction (mathematics); Power (physics); Segmentation; Block (permutation group theory); Power consumption","score_opus":0.004248408377159522,"score_gpt":0.23040146561048422,"score_spread":0.22615305723332468,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415817525","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9664599,0.00014980767,0.027234547,0.00017483256,0.00036327876,0.00038419862,0.000006209814,0.00026672002,0.0049605295],"genre_scores_gemma":[0.99749804,0.000028010963,0.0012644804,0.000020705136,0.000028776849,0.000050448532,0.000059266822,0.0000088087845,0.0010414947],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995249,0.0000120150735,0.00015665263,0.00014667818,0.000054968375,0.0001047965],"domain_scores_gemma":[0.9997769,0.000010026289,0.000017733499,0.0001138791,0.000061284794,0.000020192576],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001377602,0.00009118468,0.00008247988,0.00010013863,0.00006011514,0.000060915558,0.000039913823,0.000081447695,0.000044921533],"category_scores_gemma":[0.000019251307,0.00009286098,0.000019780122,0.00013709124,0.000019037336,0.00021639204,0.000012525426,0.00011146803,0.0000066080297],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031502233,0.000032111573,0.0072061,0.00017585466,0.000033796663,0.0000017322262,0.0014921394,0.00006588971,0.9451796,0.0033523003,0.0048686764,0.03756029],"study_design_scores_gemma":[0.000354688,0.000071735325,0.015597137,0.0001639474,0.00003513602,0.000014445045,0.0019526002,0.010854965,0.96350116,0.0030339458,0.0041237934,0.0002964366],"about_ca_topic_score_codex":0.00006601847,"about_ca_topic_score_gemma":0.000051695282,"teacher_disagreement_score":0.037263855,"about_ca_system_score_codex":0.00017070818,"about_ca_system_score_gemma":0.000011126652,"threshold_uncertainty_score":0.3786761},"labels":[],"label_agreement":null},{"id":"W4416724757","doi":"10.1016/j.vlsi.2025.102607","title":"Higher-order filters based on the Mittag-Leffler function","year":2025,"lang":"en","type":"article","venue":"Integration","topic":"Advanced Control Systems Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Transfer function; Impulse response; Filter (signal processing); Cascade; Finite impulse response; Network synthesis filters; Digital filter; Function (biology); Laplace transform; Operator (biology)","score_opus":0.008804257337045816,"score_gpt":0.20822862906780823,"score_spread":0.1994243717307624,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416724757","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000821195,0.00006692767,0.9529218,0.0016326958,0.001531016,0.0002703688,0.0000022366662,0.00028744905,0.04246628],"genre_scores_gemma":[0.9953988,0.0000014703248,0.0003724695,0.0008566367,0.00008961913,0.00019634636,0.000009581339,0.000014267146,0.0030607807],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995242,0.000042507978,0.00013279692,0.00010269028,0.000096796066,0.00010105821],"domain_scores_gemma":[0.9995492,0.00015690854,0.000018499179,0.00021343472,0.00004909542,0.000012870803],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009605545,0.00010342412,0.000076598044,0.000075025026,0.000050356302,0.000034327677,0.00006546783,0.000057541423,0.00012562191],"category_scores_gemma":[0.000047137088,0.00007044987,0.000036395162,0.0002137715,0.000011877957,0.000100019344,0.0000027400415,0.00013204056,0.00009528598],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013650394,0.000034397,0.00010062177,0.00004322571,0.00010113863,0.0000019135073,0.000114758834,0.6319868,0.048471887,0.08035139,0.10857573,0.13008162],"study_design_scores_gemma":[0.00046798657,0.000058559952,0.0014459259,0.00012647487,0.000025707208,1.8306815e-7,0.00006439345,0.8623011,0.0067334822,0.0035213504,0.12509936,0.0001554383],"about_ca_topic_score_codex":0.000013110862,"about_ca_topic_score_gemma":0.000018752919,"teacher_disagreement_score":0.99457765,"about_ca_system_score_codex":0.00010872659,"about_ca_system_score_gemma":0.000011306729,"threshold_uncertainty_score":0.28728622},"labels":[],"label_agreement":null},{"id":"W585024330","doi":"10.1016/j.vlsi.2015.06.002","title":"g-boosted flat gain UWB low noise amplifier with active inductor-based input matching network","year":2015,"lang":"en","type":"article","venue":"Integration","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Common gate; Noise figure; Inductor; Low-noise amplifier; CMOS; Electrical engineering; Amplifier; Return loss; Electronic engineering; Wideband; Active noise control; Noise (video); Power gain; Effective input noise temperature; Ultra-wideband; Engineering; Computer science; Antenna (radio); Channel (broadcasting); Voltage","score_opus":0.02298004597985205,"score_gpt":0.22425274660761996,"score_spread":0.20127270062776792,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W585024330","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.597962,0.0001516133,0.37303868,0.00010753365,0.0011419439,0.00065166043,0.000021735439,0.0010284956,0.025896318],"genre_scores_gemma":[0.99760765,0.0000032508385,0.0014274577,0.00015946044,0.0003399493,0.00009655465,0.00013684905,0.00009502347,0.00013379948],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99850374,0.000107460284,0.00032590382,0.0002972239,0.00035493766,0.00041075292],"domain_scores_gemma":[0.9989864,0.000093654344,0.000083053514,0.00038163684,0.00026660506,0.00018860832],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00026349278,0.0003470527,0.00027687565,0.00016850077,0.00007013307,0.00013081229,0.00019459383,0.00023171202,0.000052534717],"category_scores_gemma":[0.0000810769,0.00028531958,0.000056936547,0.00056853646,0.000054148855,0.0005134779,0.0000023326752,0.00058785017,0.0001329354],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016459223,0.000039472565,0.00034558744,0.000035716275,0.00015593626,0.00005920343,0.003687959,0.8257366,0.13298275,0.0019795084,0.01105419,0.023758486],"study_design_scores_gemma":[0.0023637512,0.00053325243,0.0010805483,0.0010781476,0.00013235182,0.000074896554,0.0018125761,0.23775376,0.739772,0.012261973,0.001537794,0.0015989213],"about_ca_topic_score_codex":0.00020784597,"about_ca_topic_score_gemma":0.0002983104,"teacher_disagreement_score":0.6067893,"about_ca_system_score_codex":0.0006999601,"about_ca_system_score_gemma":0.00019165127,"threshold_uncertainty_score":0.9999599},"labels":[],"label_agreement":null}]}