{"meta":{"query_hash":"ba6b2ee6b50d","filters":{"venue":"Journal of Electronic Testing"},"cohort_total":53,"direct_labels_cover":1,"predictions_cover":53,"exported":53,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/ba6b2ee6b50d","api":"https://metacan.xera.ac/api/v1/cohort?venue=Journal+of+Electronic+Testing"},"results":[{"id":"W143503425","doi":"10.1023/a:1008325420970","title":"Catastrophic Short and Open Fault Detection in Bipolar CML Circuits: A Case Study","year":2000,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Synchronous optical networking; Current-mode logic; Computer science; Electronic circuit; Computer hardware; Electronic engineering; Embedded system; Logic gate; Parallel computing; Engineering; Algorithm; Electrical engineering; Telecommunications","score_opus":0.03231726207961784,"score_gpt":0.28118444223029215,"score_spread":0.24886718015067433,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W143503425","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9752297,0.00045998863,0.018943641,0.001113771,0.000032096872,0.00010944814,0.00017938412,0.00023159015,0.003700403],"genre_scores_gemma":[0.9941141,0.00012212612,0.0047901855,0.000112958005,0.000025203255,0.000012211046,0.000045796205,0.000019391831,0.00075805467],"study_design_codex":"case_report","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99942684,0.0001492404,0.000040537838,0.00008280877,0.00018500013,0.00011557421],"domain_scores_gemma":[0.9889482,0.008739509,0.0008106709,0.00049396476,0.0005156153,0.0004920401],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006897805,0.0008445784,0.00038191164,0.0012068506,0.0011690002,0.00096485694,0.0015009029,0.0045166244,0.0020916287],"category_scores_gemma":[0.008223293,0.00046852787,0.0006771539,0.0007236669,0.0011935015,0.0008115905,0.00069545803,0.00092572387,0.00025512776],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020166598,0.0013441219,0.09443705,0.0004292091,0.00016155317,0.75692904,0.0021838162,0.04350283,0.015121865,0.007178642,0.0034786414,0.07321648],"study_design_scores_gemma":[0.00066587084,0.0033628736,0.026540361,0.00010403702,0.00027138318,0.74541765,0.0023020364,0.1720323,0.031563953,0.013121646,0.0044589895,0.0001588802],"about_ca_topic_score_codex":0.002714456,"about_ca_topic_score_gemma":0.0054078437,"teacher_disagreement_score":0.0045166244,"about_ca_system_score_codex":0.00069298205,"about_ca_system_score_gemma":0.00040993074,"threshold_uncertainty_score":0.006997168},"labels":[],"label_agreement":null},{"id":"W1505256921","doi":"10.1023/a:1012820722053","title":"Why is Combinational ATPG Efficiently Solvable for Practical VLSI Circuits?","year":2001,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Centre International de Recherche sur le Cancer","keywords":"Bounded function; Class (philosophy); Combinational logic; Automatic test pattern generation; Computer science; Electronic circuit; Algorithm; Discrete mathematics; Mathematics; Logic gate; Engineering; Artificial intelligence; Electrical engineering","score_opus":0.0278164503253915,"score_gpt":0.26473689423399577,"score_spread":0.23692044390860426,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1505256921","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2195473,0.0018053006,0.67943114,0.027560864,0.0007822221,0.0002920901,0.0013919384,0.0043641324,0.064825006],"genre_scores_gemma":[0.83934635,0.0010449345,0.14517058,0.0013600923,0.00034813397,0.0002829591,0.0012653049,0.00071373617,0.010467847],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982352,0.00046175907,0.0000952637,0.00034302715,0.00052003906,0.00034457966],"domain_scores_gemma":[0.9887439,0.008111519,0.0003776315,0.0018282892,0.0007835123,0.00015523646],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009642642,0.00076529296,0.0009734394,0.00043612337,0.0008730423,0.0025117823,0.0016881613,0.0025027595,0.01782928],"category_scores_gemma":[0.014224651,0.000679646,0.0011078544,0.0011458877,0.0016099295,0.0066806134,0.0012276723,0.0029099667,0.0038779194],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009273542,0.0004045909,0.0026508719,0.001927513,0.00024835928,0.00066421024,0.00046212293,0.16304477,0.021030413,0.32488525,0.06375622,0.4199983],"study_design_scores_gemma":[0.00017234821,0.00013264484,0.0004516413,0.00008373109,0.00005175523,0.00039667753,0.0004036158,0.20754455,0.008135089,0.7721929,0.010397711,0.000037313534],"about_ca_topic_score_codex":0.0013126151,"about_ca_topic_score_gemma":0.0024053736,"teacher_disagreement_score":0.01782928,"about_ca_system_score_codex":0.00074408494,"about_ca_system_score_gemma":0.0020447886,"threshold_uncertainty_score":0.05964482},"labels":[],"label_agreement":null},{"id":"W1531051146","doi":"10.1023/a:1012755219655","title":"Reducing Test Time in the High-Volume Production of Analog Circuits using Efficient Test-Vector Generation and Interpolation Techniques","year":2001,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"D-Wave Systems (Canada)","funders":"","keywords":"Transfer function; Algorithm; Function (biology); Set (abstract data type); Interpolation (computer graphics); Computer science; Fault (geology); Test set; Automatic test pattern generation; Transfer (computing); Mathematics; Engineering; Electronic circuit; Artificial intelligence","score_opus":0.024767836864387667,"score_gpt":0.24828090061623573,"score_spread":0.22351306375184807,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1531051146","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21980904,0.0009428109,0.77286065,0.00026454977,0.000039570492,0.00008692604,0.000100239966,0.0031403436,0.002755857],"genre_scores_gemma":[0.7054409,0.00028359587,0.2921777,0.000071750444,0.000033249777,0.00006058472,0.00027254235,0.00016285123,0.0014969016],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993198,0.00022418231,0.00002948624,0.000053681153,0.0003167694,0.000056078137],"domain_scores_gemma":[0.9963134,0.002686942,0.00032321364,0.00027556272,0.00033988993,0.00006102946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006126118,0.0005294381,0.00040413285,0.00096031494,0.00028020056,0.0004680411,0.0009645921,0.00033714672,0.0020667217],"category_scores_gemma":[0.0031106847,0.00022370668,0.00028488546,0.000936211,0.0003450908,0.0010697652,0.0003909119,0.0006276745,0.0003438942],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013937124,0.00030675903,0.0043851277,0.00032759114,0.000050179937,0.00028053112,0.00018046086,0.11560287,0.15568452,0.011326281,0.0024366388,0.70802534],"study_design_scores_gemma":[0.00022907807,0.0018627914,0.004331239,0.000042830303,0.00009257895,0.00066573813,0.00007419026,0.7853801,0.19161531,0.011045723,0.00462003,0.000040427123],"about_ca_topic_score_codex":0.0012594908,"about_ca_topic_score_gemma":0.0023564962,"teacher_disagreement_score":0.0020667217,"about_ca_system_score_codex":0.0004508316,"about_ca_system_score_gemma":0.0007253941,"threshold_uncertainty_score":0.0069139004},"labels":[],"label_agreement":null},{"id":"W1555935381","doi":"10.1023/a:1008365918776","title":"Diagnosis Method Using ΔIDDQ Probabilistic Signatures: Theory and Results","year":2000,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Robustness (evolution); Computer science; Engineering","score_opus":0.02693613044304337,"score_gpt":0.28762815525512364,"score_spread":0.26069202481208026,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1555935381","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010563246,0.00041103558,0.9847372,0.0004498656,0.000051764815,0.00004870285,0.0000731117,0.0005932571,0.003071819],"genre_scores_gemma":[0.64517444,0.00075373217,0.348144,0.00068352564,0.0002275996,0.00016590832,0.0002987062,0.00014552363,0.004406492],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967534,0.0006267369,0.00017608084,0.0005277487,0.0016803088,0.00023572241],"domain_scores_gemma":[0.9875144,0.009180404,0.0005460808,0.0013202188,0.0012015788,0.00023726313],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0023040944,0.0006274571,0.001089553,0.0023896655,0.0007486805,0.0019982366,0.0020960264,0.0013377934,0.00382927],"category_scores_gemma":[0.011644814,0.0004949008,0.0009132295,0.0014151677,0.0017680529,0.00395104,0.0025914342,0.0016540304,0.00055008056],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005558047,0.00025684826,0.0038390488,0.0005762614,0.00017821178,0.0002765001,0.00028988512,0.12611005,0.008428302,0.49102563,0.0055218805,0.36294165],"study_design_scores_gemma":[0.00006690982,0.00009644843,0.0003362232,0.000046286343,0.000065895416,0.00041776232,0.000045073084,0.7164351,0.006325993,0.27398202,0.0021415483,0.00004071967],"about_ca_topic_score_codex":0.0010320275,"about_ca_topic_score_gemma":0.0010700511,"teacher_disagreement_score":0.00382927,"about_ca_system_score_codex":0.0016631236,"about_ca_system_score_gemma":0.0019662282,"threshold_uncertainty_score":0.012810171},"labels":[],"label_agreement":null},{"id":"W1592870878","doi":"10.1023/a:1012207210784","title":"Design for Delay Testability in High-Speed Digital ICs","year":2001,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Testability; Computer science; Reliability engineering; Embedded system; Engineering","score_opus":0.04282486703744718,"score_gpt":0.2572983600603183,"score_spread":0.21447349302287114,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1592870878","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047300827,0.00039232845,0.94569844,0.00027683977,0.000066386565,0.000162869,0.000057410012,0.00076320424,0.005281736],"genre_scores_gemma":[0.86845416,0.0002907571,0.1281552,0.0002311861,0.00009581397,0.00023018029,0.00013086341,0.00008988271,0.0023220363],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99905795,0.00026357334,0.000062890795,0.00015649748,0.00030956138,0.00014953075],"domain_scores_gemma":[0.997595,0.0012012474,0.00032931418,0.00021374508,0.0005951374,0.00006556102],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001008529,0.000691763,0.00033463477,0.000740572,0.0003831444,0.0009888234,0.001148337,0.0007258097,0.004250952],"category_scores_gemma":[0.0036653345,0.00025463908,0.00036635375,0.0002659852,0.0005211828,0.0009456983,0.00056801504,0.0006551841,0.00047265552],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010374904,0.0003352762,0.0039652437,0.0010903692,0.0002176225,0.00046427324,0.0005027254,0.19406037,0.15343986,0.15432481,0.0044053914,0.48615655],"study_design_scores_gemma":[0.0005291618,0.0024019517,0.0013507159,0.0001771364,0.00033294584,0.0007625597,0.000116948344,0.79269445,0.122330144,0.060720485,0.01852695,0.000056694113],"about_ca_topic_score_codex":0.0010087067,"about_ca_topic_score_gemma":0.0017920441,"teacher_disagreement_score":0.004250952,"about_ca_system_score_codex":0.0007449633,"about_ca_system_score_gemma":0.00082820223,"threshold_uncertainty_score":0.014220834},"labels":[],"label_agreement":null},{"id":"W1968180136","doi":"10.1007/s10836-009-5124-4","title":"Low-Cost 20 Gbps Digital Test Signal Synthesis Using SiGe and InP Logic","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Semiconductor Lasers and Optical Devices","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Air Canada","funders":"Georgia Institute of Technology","keywords":"Materials science; SIGNAL (programming language); Electronic engineering; Optoelectronics; Computer science; Embedded system; Computer hardware; Engineering; Programming language","score_opus":0.015506629055392827,"score_gpt":0.21994626645915924,"score_spread":0.20443963740376642,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1968180136","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68292195,0.00069823494,0.27880633,0.00049509585,0.00021096507,0.00031809843,0.00054963556,0.0051779025,0.030821804],"genre_scores_gemma":[0.9128259,0.000102326434,0.080267675,0.00011162033,0.000025050693,0.000059276525,0.0003218747,0.0001687591,0.006117482],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997582,0.000037825637,0.000015470361,0.00004271557,0.000107256325,0.000038549802],"domain_scores_gemma":[0.99962544,0.00014621676,0.00006538644,0.000039226685,0.00009650946,0.000027186303],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002469078,0.00050272397,0.0003357196,0.0005428362,0.00042230653,0.00076862535,0.0005471973,0.00038153422,0.004685368],"category_scores_gemma":[0.00058307615,0.0002466685,0.0001952012,0.00028969647,0.00025294503,0.0005985361,0.00028509687,0.00022328859,0.00070323056],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007378897,0.00019918379,0.0020237828,0.00029433414,0.00009115638,0.00043991776,0.00027256447,0.013595869,0.81732017,0.00988411,0.0023909842,0.15275],"study_design_scores_gemma":[0.00014952516,0.0010489089,0.0025059904,0.000032351276,0.000095949144,0.0004694506,0.000118940225,0.08117868,0.8959777,0.0026421838,0.015734496,0.00004594931],"about_ca_topic_score_codex":0.0013809274,"about_ca_topic_score_gemma":0.0042521455,"teacher_disagreement_score":0.004685368,"about_ca_system_score_codex":0.00082891405,"about_ca_system_score_gemma":0.0009164136,"threshold_uncertainty_score":0.015674114},"labels":[],"label_agreement":null},{"id":"W1979404875","doi":"10.1007/s10836-005-1543-z","title":"Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Automatic test pattern generation; Combinational logic; Computer science; Equivalence (formal languages); Algorithm; Reliability engineering; Sequential logic; Fault coverage; Parallel computing; Electronic circuit; Logic gate; Engineering; Mathematics; Electrical engineering; Discrete mathematics","score_opus":0.06617603612310759,"score_gpt":0.274039001556087,"score_spread":0.20786296543297944,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1979404875","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11515765,0.00027790933,0.876248,0.00025527432,0.00006996071,0.00015226373,0.00013183802,0.0014844275,0.0062226453],"genre_scores_gemma":[0.8650664,0.000058261972,0.1336559,0.00011240769,0.000027192133,0.00006874818,0.00016375762,0.00006440359,0.0007829288],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978479,0.0007864564,0.00011242902,0.00032850294,0.00073689,0.00018783374],"domain_scores_gemma":[0.9940416,0.0041272035,0.00026496875,0.0009920588,0.00050905574,0.00006503596],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001586678,0.00047333492,0.0004899811,0.0010559281,0.00033198018,0.0007297972,0.0011105203,0.0009492158,0.0029745516],"category_scores_gemma":[0.0082959905,0.00028880077,0.0005056286,0.0005933435,0.0009329546,0.0017218507,0.0008246413,0.00080323813,0.00030885704],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021164226,0.00039882126,0.0028084554,0.0003898256,0.0001005316,0.000819121,0.00038075718,0.11564817,0.047193494,0.12709185,0.0030155568,0.700037],"study_design_scores_gemma":[0.00030147692,0.0007537481,0.0016332924,0.00006247203,0.00010563928,0.0009728037,0.00007503968,0.7585302,0.04411277,0.1906845,0.0027268801,0.000041182084],"about_ca_topic_score_codex":0.0008588138,"about_ca_topic_score_gemma":0.0011656171,"teacher_disagreement_score":0.0029745516,"about_ca_system_score_codex":0.0005928908,"about_ca_system_score_gemma":0.00067036937,"threshold_uncertainty_score":0.009950817},"labels":[],"label_agreement":null},{"id":"W1988957663","doi":"10.1007/s10836-005-6142-5","title":"An Analog Circuit Fault Characterization Methodology","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Interpolation (computer graphics); Fault (geology); Impulse (physics); Algorithm; Fault coverage; Data mining; Electronic circuit; Artificial intelligence; Engineering","score_opus":0.07310959031122055,"score_gpt":0.3039439901987346,"score_spread":0.23083439988751403,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988957663","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0066614468,0.000088695735,0.9898559,0.000047597583,0.000014693344,0.00007598525,0.000045486377,0.00073341525,0.002476932],"genre_scores_gemma":[0.49833408,0.00027016786,0.49254486,0.00020463702,0.00006678768,0.00017900272,0.00033436815,0.0001282702,0.007937874],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99936587,0.000117337484,0.000037545255,0.00012795838,0.00029079552,0.000060525286],"domain_scores_gemma":[0.9986926,0.0003542842,0.00011909397,0.000309997,0.00049235433,0.000031724805],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004099516,0.00087947847,0.00042699478,0.0020504566,0.0005353012,0.0009625806,0.0010455551,0.00056177395,0.0050919517],"category_scores_gemma":[0.0018926086,0.0002690448,0.00052405236,0.0010399137,0.0004850194,0.001360336,0.0007796751,0.0006486214,0.0010477458],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001224053,0.00020086138,0.0017144667,0.00020907803,0.0000773327,0.00017337807,0.00012329618,0.040175885,0.14438666,0.034969274,0.0022217738,0.7756256],"study_design_scores_gemma":[0.000044194683,0.00041917112,0.0027350732,0.000076367614,0.00014836912,0.0010218493,0.00011497903,0.7874898,0.15219352,0.037794106,0.017915035,0.000047568643],"about_ca_topic_score_codex":0.0010154621,"about_ca_topic_score_gemma":0.0014787025,"teacher_disagreement_score":0.0050919517,"about_ca_system_score_codex":0.00055945356,"about_ca_system_score_gemma":0.00078166765,"threshold_uncertainty_score":0.017034292},"labels":[],"label_agreement":null},{"id":"W1998292906","doi":"10.1007/s10836-009-5127-1","title":"Testing Multilayer Flexible Wireless Multisensor Platforms","year":2009,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Embedded system; Wireless; System testing; Computer science; Reliability (semiconductor); Integration testing; Bandwidth (computing); Engineering; Computer hardware; Power (physics); Computer network; Telecommunications","score_opus":0.03771603001357316,"score_gpt":0.2655309691858157,"score_spread":0.22781493917224255,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998292906","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.911626,0.00021294484,0.08455925,0.00012942562,0.00005443665,0.00006652369,0.00010135519,0.00034905985,0.0029009078],"genre_scores_gemma":[0.98977715,0.000067858746,0.00885354,0.000035528203,0.0000070022797,0.000022355855,0.0000371359,0.000021246102,0.001178137],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991798,0.000075046926,0.000049670303,0.00013337565,0.00043159802,0.00013054522],"domain_scores_gemma":[0.998456,0.00050168706,0.00033990145,0.0003245735,0.00028905936,0.00008863595],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004473233,0.0006164185,0.00039715064,0.00046970483,0.00027967585,0.0007540337,0.0011017539,0.0008367164,0.002149834],"category_scores_gemma":[0.0017878652,0.0003566033,0.0002946457,0.00032202914,0.00052834617,0.0018009963,0.00203617,0.00035462595,0.00038827074],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028832295,0.00005885281,0.0029826062,0.00010193631,0.000041874573,0.00039783708,0.00014695553,0.017439075,0.95566005,0.001368883,0.0001692274,0.021344388],"study_design_scores_gemma":[0.000050591563,0.001512838,0.006125116,0.000040295356,0.00006969123,0.00063675636,0.0002750305,0.15798534,0.82882667,0.0024546608,0.0019855408,0.00003746081],"about_ca_topic_score_codex":0.00040150763,"about_ca_topic_score_gemma":0.00051450153,"teacher_disagreement_score":0.002149834,"about_ca_system_score_codex":0.0004384109,"about_ca_system_score_gemma":0.00024039613,"threshold_uncertainty_score":0.007191837},"labels":[],"label_agreement":null},{"id":"W1999402023","doi":"10.1007/s10836-007-5035-1","title":"Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Multiple Error Correction Coding","year":2008,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Retransmission; Dependability; Computer science; Error detection and correction; Network on a chip; Crosstalk; Dissipation; Interconnection; Embedded system; System on a chip; Chip; Energy consumption; Electronic engineering; Coding (social sciences); Engineering; Algorithm; Electrical engineering; Computer network; Telecommunications","score_opus":0.055383048353529286,"score_gpt":0.252881047933277,"score_spread":0.1974979995797477,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1999402023","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10932081,0.00061466603,0.8788566,0.00046006686,0.00013055743,0.00016052958,0.00007733221,0.0007358203,0.009643623],"genre_scores_gemma":[0.79182607,0.00032789956,0.20296705,0.00018622441,0.000075357224,0.0001583716,0.000092781884,0.00007825381,0.0042881006],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999498,0.00012692674,0.000019497598,0.00008162675,0.00018639879,0.000087492415],"domain_scores_gemma":[0.9990115,0.00028837798,0.00024036654,0.0000729391,0.00033905747,0.000047813835],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006126028,0.0006953968,0.00049080426,0.00047785818,0.0005859458,0.0010430098,0.001679076,0.00056250347,0.0015795376],"category_scores_gemma":[0.0011211107,0.00042797544,0.00032235877,0.0003140632,0.00048298418,0.000613205,0.000545592,0.00052424043,0.0002943526],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025481527,0.00022205553,0.0014710051,0.00027552206,0.00017961625,0.00038565195,0.0003600527,0.67985463,0.12535569,0.046568375,0.0040877997,0.14098482],"study_design_scores_gemma":[0.000048482372,0.00034553773,0.00032309486,0.000024074743,0.00007385442,0.00010966634,0.00003951766,0.96358246,0.02662255,0.004919273,0.0038862058,0.00002527997],"about_ca_topic_score_codex":0.002231991,"about_ca_topic_score_gemma":0.009633811,"teacher_disagreement_score":0.002231991,"about_ca_system_score_codex":0.0011966149,"about_ca_system_score_gemma":0.0012248154,"threshold_uncertainty_score":0.008682013},"labels":[],"label_agreement":null},{"id":"W2002234294","doi":"10.1023/a:1027418704942","title":"On Faster IDDQ Measurements","year":2003,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Integrated Circuits and Semiconductor Failure Analysis","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Key (lock); Computer science; Algorithm; Operating system","score_opus":0.03105263204613115,"score_gpt":0.21953119749502248,"score_spread":0.18847856544889133,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2002234294","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20468491,0.0071925395,0.7089977,0.0031427422,0.0016965703,0.00016721287,0.0007540827,0.007186362,0.0661779],"genre_scores_gemma":[0.7955919,0.0017640012,0.17899607,0.001318188,0.00061404996,0.00008278985,0.00061215437,0.0009852719,0.020035515],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99858356,0.00035916016,0.000034626326,0.0002042588,0.00073313894,0.00008529013],"domain_scores_gemma":[0.9968072,0.0015774599,0.00015341757,0.0008838395,0.00049609784,0.00008197048],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012386475,0.00083952956,0.0009376358,0.0011542712,0.0004945172,0.0012318117,0.0010352092,0.00076218747,0.016133046],"category_scores_gemma":[0.00375946,0.00052493875,0.00025989412,0.001019714,0.0005025791,0.0036340593,0.0014349819,0.0016476089,0.0022924992],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00282323,0.00018588635,0.005604777,0.00064842263,0.00010767222,0.0003055306,0.00052204635,0.011749029,0.2828279,0.1279218,0.025175495,0.5421282],"study_design_scores_gemma":[0.0003079871,0.00090123445,0.01540398,0.0004546851,0.0003506709,0.0020798282,0.00034214734,0.34856802,0.40524143,0.076396465,0.14975105,0.0002025436],"about_ca_topic_score_codex":0.0008469922,"about_ca_topic_score_gemma":0.0018253286,"teacher_disagreement_score":0.016133046,"about_ca_system_score_codex":0.0006671784,"about_ca_system_score_gemma":0.00038160154,"threshold_uncertainty_score":0.053970397},"labels":[],"label_agreement":null},{"id":"W2012213246","doi":"10.1007/s10836-013-5431-7","title":"Single-Event Transient Measurements on a DC/DC Pulse Width Modulator Using Heavy Ion, Proton, and Pulsed Laser","year":2014,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; China Institute of Atomic Energy; Cisco Systems","keywords":"Proton; Laser; Pulsed laser; Transient (computer programming); Heavy ion; Pulse (music); Ion; Pulse-width modulation; Materials science; Atomic physics; Optics; Nuclear physics; Physics; Voltage; Detector; Computer science","score_opus":0.024950671294057526,"score_gpt":0.23946156473249391,"score_spread":0.21451089343843638,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012213246","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99437547,0.00016983494,0.0041390858,0.00006429937,0.000021512464,0.000023235287,0.000103464954,0.00010477025,0.0009985028],"genre_scores_gemma":[0.9986229,0.00004860914,0.00079641026,0.000018851866,0.000006436777,0.00000947137,0.000029050381,0.000009626313,0.00045869182],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972016,0.000026499365,0.00001124613,0.00006323135,0.00012199965,0.000056906883],"domain_scores_gemma":[0.9992729,0.0003591328,0.000084638545,0.000056299596,0.0001475378,0.000079440135],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033204444,0.0002451352,0.00038226566,0.00032599416,0.0004874518,0.00035010232,0.00059761864,0.0005948492,0.0023722472],"category_scores_gemma":[0.00072428165,0.0001762255,0.00014930443,0.00044367436,0.0003569929,0.00043950012,0.00024283593,0.00052276993,0.00019752806],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007818506,0.00006471565,0.002289875,0.000063021296,0.000015290914,0.00017926803,0.000177885,0.00027699323,0.9902068,0.00020222379,0.00011470658,0.005627277],"study_design_scores_gemma":[0.000047849167,0.00095568504,0.017984431,0.00001585304,0.000037572685,0.0003619391,0.00018329748,0.00991715,0.9693512,0.0001299153,0.0009968015,0.000018293711],"about_ca_topic_score_codex":0.0006340774,"about_ca_topic_score_gemma":0.001000625,"teacher_disagreement_score":0.0023722472,"about_ca_system_score_codex":0.00035830648,"about_ca_system_score_gemma":0.00031009683,"threshold_uncertainty_score":0.007935941},"labels":[],"label_agreement":null},{"id":"W2013029218","doi":"10.1007/s10836-010-5148-9","title":"Defining and Providing Coverage for Assertion-Based Dynamic Verification","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; CMC Microsystems (Canada)","funders":"","keywords":"Assertion; Nondeterministic algorithm; Computer science; Programming language; Automaton; Property (philosophy); Key (lock); Code coverage; Theoretical computer science; Algorithm; Software; Computer security","score_opus":0.014214017486795101,"score_gpt":0.2958769194560997,"score_spread":0.28166290196930455,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2013029218","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03723065,0.00019392102,0.95310706,0.00042641128,0.000059727405,0.00015682021,0.0002845188,0.0048918985,0.0036490164],"genre_scores_gemma":[0.6721205,0.00022336874,0.32286835,0.0003446394,0.00019458967,0.00029888243,0.0010200604,0.0014333681,0.0014962071],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9716647,0.007431926,0.0026875597,0.002404371,0.012603568,0.003207787],"domain_scores_gemma":[0.920869,0.05011537,0.003050092,0.015687888,0.009188879,0.0010887762],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.010992752,0.0014843654,0.0019392401,0.0032711723,0.0011203422,0.0048608873,0.003767149,0.0027390826,0.003957711],"category_scores_gemma":[0.054089475,0.00207938,0.0027916369,0.0013744367,0.0040360857,0.009543282,0.011239711,0.003912586,0.0014961261],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012876176,0.00082152034,0.020867292,0.0013214736,0.0005521737,0.002729867,0.0037760325,0.17140257,0.0680779,0.43811604,0.0078524295,0.28319505],"study_design_scores_gemma":[0.00014791546,0.0002422638,0.0010495327,0.00030096123,0.0003492765,0.00075466355,0.00038978472,0.627853,0.06866106,0.28883776,0.011299579,0.00011426044],"about_ca_topic_score_codex":0.0018217189,"about_ca_topic_score_gemma":0.0017362621,"teacher_disagreement_score":0.010992752,"about_ca_system_score_codex":0.001096297,"about_ca_system_score_gemma":0.002540653,"threshold_uncertainty_score":0.058135927},"labels":[],"label_agreement":null},{"id":"W2016501039","doi":"10.1007/s10836-011-5206-y","title":"Analysis of Resistive Open Defects in Drowsy SRAM Cells","year":2011,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Concordia University","funders":"","keywords":"Static random-access memory; Resistive touchscreen; Fault (geology); Voltage; Embedded system; Engineering; Electrical engineering; Electronic engineering; Reliability engineering; Computer hardware; Computer science","score_opus":0.04106123653918303,"score_gpt":0.24908396542026573,"score_spread":0.2080227288810827,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2016501039","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9897211,0.00024707525,0.008640032,0.000038243077,0.000010582343,0.000012459205,0.00011595202,0.00018062883,0.001033885],"genre_scores_gemma":[0.998522,0.00004383763,0.000884721,0.000008542614,0.0000031243096,0.000004187069,0.00005670019,0.000017488397,0.0004594637],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99988544,0.000008757572,0.0000048157804,0.000025976673,0.000054387237,0.000020714258],"domain_scores_gemma":[0.9990845,0.00043481137,0.00016930484,0.00010192326,0.00017692387,0.000032451542],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001441805,0.00020820701,0.0002201418,0.00068246387,0.00019422927,0.0004499785,0.000617018,0.00043876082,0.0015110953],"category_scores_gemma":[0.0009400706,0.00014891585,0.00023748307,0.0003243904,0.00038967165,0.0005593256,0.00021107275,0.00022629407,0.00019903675],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001247006,0.0002843298,0.025471529,0.00034601762,0.00015527966,0.0016001798,0.00035317888,0.109989405,0.8078308,0.007807833,0.0011485274,0.043765962],"study_design_scores_gemma":[0.000041019495,0.0007726102,0.023145895,0.000028032526,0.00007871939,0.0008634565,0.00029147032,0.7555889,0.21458279,0.00336824,0.0012004379,0.00003840903],"about_ca_topic_score_codex":0.0011103827,"about_ca_topic_score_gemma":0.0015234461,"teacher_disagreement_score":0.0015110953,"about_ca_system_score_codex":0.0004014169,"about_ca_system_score_gemma":0.00016230035,"threshold_uncertainty_score":0.0050551295},"labels":[],"label_agreement":null},{"id":"W2024266646","doi":"10.1007/s10836-005-4819-4","title":"A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Test (biology); Interconnection; Computer science; Focus (optics); Reliability engineering; Simulation; Engineering; Embedded system; Telecommunications","score_opus":0.03608723652672524,"score_gpt":0.272369330211523,"score_spread":0.23628209368479774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2024266646","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040193528,0.00037683803,0.94869673,0.00056436774,0.000105278865,0.00008510673,0.00022221191,0.0004299685,0.009325902],"genre_scores_gemma":[0.9287774,0.0005632902,0.06389072,0.00026009005,0.00013609321,0.00017725001,0.00036878802,0.00013001199,0.0056963805],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994967,0.00019701675,0.000022375705,0.00006677935,0.00016900018,0.000048161328],"domain_scores_gemma":[0.997698,0.001427878,0.0003072809,0.00018126237,0.00031460205,0.00007088595],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008682924,0.0007385894,0.0006617082,0.0006521999,0.0004003215,0.00077057845,0.0013667801,0.0019869003,0.0039930386],"category_scores_gemma":[0.0065071946,0.00042398841,0.0007030141,0.0007608569,0.000597887,0.0012499117,0.00046767274,0.00094916276,0.00040780747],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028584374,0.000021091633,0.00013855488,0.000022108186,0.000006166325,0.00007231664,0.000014067756,0.9788344,0.0011031436,0.016101377,0.0003323255,0.0033258437],"study_design_scores_gemma":[0.000005113078,0.000017780838,0.000036047924,0.000002463889,0.0000039913575,0.000032590728,0.0000020538382,0.9968913,0.00014292517,0.0026673242,0.00019613456,0.0000022916176],"about_ca_topic_score_codex":0.0030833213,"about_ca_topic_score_gemma":0.0018159411,"teacher_disagreement_score":0.0039930386,"about_ca_system_score_codex":0.0008474236,"about_ca_system_score_gemma":0.0007959825,"threshold_uncertainty_score":0.013358057},"labels":[],"label_agreement":null},{"id":"W2027766149","doi":"10.1007/s10836-009-5108-4","title":"Fault Detection Structures of the S-boxes and the Inverse S-boxes for the Advanced Encryption Standard","year":2009,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Inverse; Advanced Encryption Standard; Encryption; Computer science; Fault detection and isolation; Algorithm; Computer engineering; Fault (geology); Embedded system; Fault coverage; Parallel computing; Cryptography; Mathematics; Engineering; Electronic circuit; Computer network; Artificial intelligence","score_opus":0.011817747974241437,"score_gpt":0.2725081471953783,"score_spread":0.26069039922113685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2027766149","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2427129,0.0005463542,0.7382391,0.0010651607,0.00020276487,0.00020722597,0.00038021567,0.0013470114,0.0152993845],"genre_scores_gemma":[0.8793557,0.00020199108,0.1146326,0.0003223083,0.00012136715,0.00015496412,0.00028689505,0.00012587877,0.004798139],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985257,0.00041959563,0.00013835721,0.00024274828,0.00047154052,0.00020224741],"domain_scores_gemma":[0.99516714,0.0023485213,0.00050116715,0.0010613257,0.0008370605,0.00008470063],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014790306,0.0005574923,0.00060383714,0.0012477011,0.00072233024,0.0020165988,0.0010173876,0.0014089824,0.003703317],"category_scores_gemma":[0.005023959,0.0003943032,0.0007930607,0.00052761944,0.0022925232,0.0032292197,0.00091056345,0.0015225463,0.00068384316],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00089319475,0.00009174023,0.00105446,0.00015473377,0.00003749832,0.00034774555,0.0004441519,0.025405409,0.015801823,0.9018144,0.0023167995,0.051638134],"study_design_scores_gemma":[0.00013212179,0.00032885693,0.0005561357,0.00009084417,0.00008774968,0.000368672,0.00006891861,0.16534133,0.035782445,0.7914252,0.0057344865,0.00008314844],"about_ca_topic_score_codex":0.0007208669,"about_ca_topic_score_gemma":0.00073086686,"teacher_disagreement_score":0.003703317,"about_ca_system_score_codex":0.0009898578,"about_ca_system_score_gemma":0.0013600535,"threshold_uncertainty_score":0.012388885},"labels":[],"label_agreement":null},{"id":"W2036706191","doi":"10.1007/s10836-006-9502-x","title":"TBSA: Threshold-Based Simulation Accuracy Method for Fast Analog DC Fault Simulation","year":2006,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Benchmark (surveying); Speedup; Convergence (economics); Computer science; Algorithm; Fault (geology); Parametric statistics; Parallel computing; Mathematics; Statistics","score_opus":0.03682807068470644,"score_gpt":0.3307642513125956,"score_spread":0.2939361806278892,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036706191","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003630702,0.000058903788,0.99202955,0.000051937914,0.000048537244,0.000032755735,0.000057748235,0.0023907293,0.0016992263],"genre_scores_gemma":[0.4066666,0.000186445,0.58537984,0.00017581726,0.000054806205,0.00027423992,0.00034826828,0.0015618622,0.005352085],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99955493,0.000098937664,0.000026124822,0.000038976912,0.00024273539,0.000038334958],"domain_scores_gemma":[0.99859625,0.0005532516,0.000088102264,0.00022272755,0.00047002328,0.00006967389],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007503844,0.0006558895,0.0006487738,0.0008979996,0.00045654541,0.0007917084,0.0017917627,0.0008451946,0.010094374],"category_scores_gemma":[0.0040288772,0.0004276922,0.0005648489,0.00059307186,0.00038510366,0.0010829221,0.00081823417,0.0013934121,0.0017204857],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003355168,0.00011826157,0.0010753353,0.00026450597,0.000097754724,0.00010750928,0.00014977403,0.7273666,0.025341867,0.04938051,0.0073127053,0.18844964],"study_design_scores_gemma":[0.000010349987,0.000013600585,0.000034351724,0.000006242052,0.000005857633,0.00001188971,0.0000035460607,0.99403065,0.0022639418,0.0024040116,0.0012119508,0.0000034960483],"about_ca_topic_score_codex":0.004956532,"about_ca_topic_score_gemma":0.0041199266,"teacher_disagreement_score":0.010094374,"about_ca_system_score_codex":0.00074948,"about_ca_system_score_gemma":0.0011340377,"threshold_uncertainty_score":0.03376907},"labels":[],"label_agreement":null},{"id":"W2039810869","doi":"10.1007/s10836-011-5226-7","title":"Tungsten Lamps as an Affordable Light Source for Testing of Photovoltaic Cells","year":2011,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Organic Electronics and Photovoltaics","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Photovoltaic system; Light source; Materials science; Optoelectronics; Tungsten; Silicon; Optics; Electrical engineering; Engineering; Physics; Metallurgy","score_opus":0.02189312402226936,"score_gpt":0.21200564082233833,"score_spread":0.19011251680006896,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2039810869","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9633363,0.0015576709,0.029813364,0.00017513272,0.0000610752,0.000088363515,0.00018566116,0.00036794474,0.004414373],"genre_scores_gemma":[0.978513,0.00084040285,0.01651309,0.000045172914,0.000011857243,0.0000468173,0.00022084608,0.00007519172,0.0037335495],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99914944,0.00013289221,0.000043681954,0.000109797256,0.00046456448,0.000099587865],"domain_scores_gemma":[0.99960726,0.000118992015,0.000050940835,0.0000711929,0.000119009834,0.000032694294],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043535387,0.00028111166,0.00037766455,0.00064049487,0.0003407154,0.0006582111,0.00092262187,0.00063028367,0.0019138977],"category_scores_gemma":[0.0006713741,0.0003053996,0.00028432027,0.00040905748,0.00034478612,0.0005856608,0.00063211157,0.00042743213,0.00042141075],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000109877474,0.000043159653,0.0007277121,0.00007812268,0.000007154034,0.00013574229,0.000048128513,0.00032132515,0.99044013,0.0007160372,0.00013889774,0.00723362],"study_design_scores_gemma":[0.000016554624,0.0003319483,0.001203335,0.000010597302,0.0000138470705,0.00020755251,0.000060756298,0.0023177145,0.99385566,0.00019851298,0.00177454,0.000008993642],"about_ca_topic_score_codex":0.0006859436,"about_ca_topic_score_gemma":0.0012721064,"teacher_disagreement_score":0.0019138977,"about_ca_system_score_codex":0.00041188597,"about_ca_system_score_gemma":0.00029772703,"threshold_uncertainty_score":0.0064026713},"labels":[],"label_agreement":null},{"id":"W2042512025","doi":"10.1007/s10836-009-5131-5","title":"Qualifying Serial Interface Jitter Rapidly and Cost-effectively","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Transmitter; Computer science; Bit error rate; Interface (matter); Computer hardware; Electronic engineering; Real-time computing; Embedded system; Engineering; Telecommunications; Decoding methods; Parallel computing","score_opus":0.023635359675852823,"score_gpt":0.2826714233076269,"score_spread":0.25903606363177406,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042512025","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43249243,0.0008727355,0.5428656,0.0003605982,0.000500578,0.0003989038,0.0001949237,0.0067155333,0.015598727],"genre_scores_gemma":[0.87844974,0.00014491336,0.11406644,0.00026092143,0.0001452874,0.000059324022,0.00022424659,0.00034846918,0.0063006445],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99827886,0.00031366118,0.00008414723,0.00019162444,0.000930396,0.00020130773],"domain_scores_gemma":[0.9958817,0.001604435,0.00045949116,0.0007386738,0.0011762625,0.00013948568],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014066503,0.0010366584,0.0006064256,0.0015665174,0.00064869836,0.0017379053,0.0008757965,0.0006257491,0.0043573542],"category_scores_gemma":[0.0069052703,0.00026280247,0.00023409788,0.0007391858,0.0005410753,0.0015528589,0.000929311,0.0007810895,0.00097596913],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022196611,0.00052318705,0.015562867,0.00011460879,0.000065812215,0.00029410023,0.00013393069,0.021993726,0.24552435,0.009081177,0.0023626313,0.702124],"study_design_scores_gemma":[0.00025635067,0.0021835708,0.015622486,0.00006239821,0.00025061012,0.0010707189,0.0002086596,0.30310398,0.65344405,0.009552131,0.01414605,0.00009901397],"about_ca_topic_score_codex":0.0013794156,"about_ca_topic_score_gemma":0.0032870346,"teacher_disagreement_score":0.0043573542,"about_ca_system_score_codex":0.0007719421,"about_ca_system_score_gemma":0.0011935227,"threshold_uncertainty_score":0.014576852},"labels":[],"label_agreement":null},{"id":"W2045192830","doi":"10.1007/s10836-011-5237-4","title":"A Fault Detection Scheme for the FPGA Implementation of SHA-1 and SHA-512 Round Computations","year":2011,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Computer science; Hash function; Redundancy (engineering); Cryptographic hash function; Field-programmable gate array; Secure Hash Algorithm; Computation; Cryptography; Overhead (engineering); Parallel computing; SHA-2; Fault injection; Checksum; Embedded system; Algorithm; Software","score_opus":0.060921887296104676,"score_gpt":0.3200257502180179,"score_spread":0.25910386292191323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2045192830","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35155332,0.0025612079,0.62143385,0.0011407674,0.0007301311,0.00047955118,0.00040055165,0.007964694,0.013735999],"genre_scores_gemma":[0.9182802,0.00020238558,0.07712821,0.00013028509,0.00006785711,0.0000789118,0.00021777194,0.000048037105,0.0038463366],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987991,0.00026824547,0.000119320066,0.0001646284,0.00043335313,0.00021533069],"domain_scores_gemma":[0.9979037,0.00059504405,0.0002932856,0.00075167726,0.00035131263,0.00010507805],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010098707,0.00056246243,0.0005909813,0.0010864865,0.00097304536,0.0010708107,0.0011249427,0.00083128305,0.005119594],"category_scores_gemma":[0.0025450396,0.00034208497,0.00035457156,0.0005435546,0.00066447613,0.0015931505,0.0010556972,0.0007891058,0.0010582816],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.005643968,0.00045522605,0.0055074454,0.0007592269,0.00020615738,0.00092000206,0.00050235965,0.035780933,0.18692039,0.10909613,0.013845517,0.6403627],"study_design_scores_gemma":[0.0010728522,0.003755691,0.0055150385,0.00037628433,0.00040992635,0.0034366325,0.00021983204,0.41468033,0.45715398,0.0732621,0.0397778,0.00033957846],"about_ca_topic_score_codex":0.0005170176,"about_ca_topic_score_gemma":0.0008211547,"teacher_disagreement_score":0.005119594,"about_ca_system_score_codex":0.0009726574,"about_ca_system_score_gemma":0.0014969811,"threshold_uncertainty_score":0.017126739},"labels":[],"label_agreement":null},{"id":"W2048887088","doi":"10.1007/s10836-008-5088-9","title":"Modeling and Evaluating Errors Due to Random Clock Shifts in Quantum-Dot Cellular Automata Circuits","year":2008,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Quantum-Dot Cellular Automata","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Quantum dot cellular automaton; Adder; Cellular automaton; Computer science; Gaussian; Electronic circuit; Standard deviation; Phase (matter); Algorithm; Electronic engineering; Topology (electrical circuits); Mathematics; Physics; Engineering; Electrical engineering; Quantum mechanics; Statistics; Telecommunications","score_opus":0.053703584695196475,"score_gpt":0.2834961300481714,"score_spread":0.22979254535297494,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2048887088","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.67954874,0.00022679611,0.3171212,0.0003211856,0.00006781774,0.00005870211,0.000057396654,0.000447199,0.0021508995],"genre_scores_gemma":[0.99258137,0.000034899178,0.0068544783,0.000016076565,0.000005751523,0.000013639827,0.000012248835,0.000019301131,0.00046213734],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991271,0.00029674752,0.000053079475,0.00014671279,0.00025383272,0.00012252374],"domain_scores_gemma":[0.98834,0.009276633,0.00081198086,0.00042839197,0.0009546163,0.00018832393],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001710003,0.00067151233,0.00089497794,0.00067921536,0.0004096079,0.0012240474,0.0012793062,0.0014785321,0.0010221438],"category_scores_gemma":[0.01361276,0.00041138864,0.00037402732,0.0005384068,0.0015232335,0.0014625563,0.0007118559,0.0006324979,0.000085974825],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006727399,0.000022127664,0.0011014389,0.000015999361,0.000011628965,0.00006011465,0.000026785612,0.98761797,0.0015394796,0.0067702937,0.000046261615,0.002720637],"study_design_scores_gemma":[0.000002918267,0.0000066383573,0.000046980953,8.883455e-7,0.000002740193,0.0000036242404,0.000002313465,0.9981779,0.00057811843,0.0011650824,0.000010983605,0.0000017425086],"about_ca_topic_score_codex":0.010297181,"about_ca_topic_score_gemma":0.0066843955,"teacher_disagreement_score":0.010297181,"about_ca_system_score_codex":0.0018639864,"about_ca_system_score_gemma":0.0011816989,"threshold_uncertainty_score":0.020474494},"labels":[],"label_agreement":null},{"id":"W2050770656","doi":"10.1007/s10836-007-5036-0","title":"Scan Division Algorithm for Shift and Capture Power Reduction for At-Speed Test Using Skewed-Load Test Application Strategy","year":2008,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Automatic test pattern generation; Partition (number theory); Fault coverage; Reduction (mathematics); Power (physics); Test compression; Algorithm; Division (mathematics); Computer science; Test (biology); Fault (geology); Real-time computing; Engineering; Electronic circuit; Mathematics; Electrical engineering; Arithmetic","score_opus":0.02796782504774324,"score_gpt":0.26565660688886955,"score_spread":0.2376887818411263,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050770656","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0862295,0.00020767935,0.90812546,0.000110974834,0.000035636505,0.00013079273,0.00008405509,0.0011835255,0.0038924173],"genre_scores_gemma":[0.50058156,0.00012579336,0.493364,0.00014210332,0.00003746387,0.00022289657,0.0003022404,0.00009573981,0.0051281615],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996762,0.00004656513,0.000022351825,0.000059505244,0.00014950703,0.000045708573],"domain_scores_gemma":[0.9995365,0.00013271249,0.00003935133,0.00006949458,0.00020015745,0.000021784597],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021260661,0.0005266146,0.00039283,0.0010044244,0.00054416555,0.0005930173,0.0007210084,0.0003602916,0.0046061035],"category_scores_gemma":[0.0008046412,0.00018757104,0.0002653469,0.00091354415,0.0002666174,0.0005975287,0.0005480261,0.00035040453,0.0007848436],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006464315,0.00019494376,0.0016015669,0.00008101023,0.000042533466,0.0001251889,0.00012566173,0.019154806,0.121347174,0.009592773,0.0026410536,0.84444684],"study_design_scores_gemma":[0.0001820634,0.0007404017,0.0030261832,0.000026560532,0.00009248408,0.00078693,0.000110170804,0.80778766,0.16911975,0.008949523,0.00913437,0.00004389235],"about_ca_topic_score_codex":0.0020394914,"about_ca_topic_score_gemma":0.0039046414,"teacher_disagreement_score":0.0046061035,"about_ca_system_score_codex":0.0005053576,"about_ca_system_score_gemma":0.0011704782,"threshold_uncertainty_score":0.015408933},"labels":[],"label_agreement":null},{"id":"W2051713040","doi":"10.1007/s10836-014-5492-2","title":"Single Event Resilient Dynamic Logic Designs","year":2014,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; Fundamental Research Funds for the Central Universities; University of Saskatchewan; Texas A and M University","keywords":"Charge sharing; Node (physics); Computer science; Inverter; Capacitor; Electronic engineering; Domino logic; Logic family; Logic gate; Event (particle physics); Differential (mechanical device); Logic synthesis; Electrical engineering; Engineering; Embedded system; Voltage; Physics","score_opus":0.01345552873136608,"score_gpt":0.23883098849007647,"score_spread":0.2253754597587104,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2051713040","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3047052,0.0016752,0.6574198,0.0009392979,0.0005302035,0.00024992003,0.00060843234,0.007436495,0.026435368],"genre_scores_gemma":[0.9336763,0.00022187465,0.05707392,0.00029396138,0.00007331283,0.00006934668,0.00018671714,0.00019905395,0.008205426],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99909854,0.0001571582,0.000056670477,0.00022853956,0.00025870488,0.0002003997],"domain_scores_gemma":[0.99830014,0.00046654433,0.00023922154,0.0006676521,0.00025291904,0.00007356595],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006879007,0.0009878982,0.0005249177,0.0010152458,0.00058417866,0.0012518985,0.002487747,0.00058877654,0.010166932],"category_scores_gemma":[0.0017464951,0.0004375886,0.0005378618,0.0004641626,0.00056937337,0.0022918636,0.0011419648,0.001010386,0.00092171767],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0023540375,0.0005819948,0.002920748,0.00084276934,0.00037556852,0.0010097359,0.0003574804,0.26066878,0.16048619,0.1429065,0.014829722,0.4126665],"study_design_scores_gemma":[0.00018808691,0.0017329549,0.0009555089,0.00013446184,0.0004163515,0.0011885078,0.00015120098,0.7261847,0.15396747,0.0972632,0.017714249,0.00010327229],"about_ca_topic_score_codex":0.00038440438,"about_ca_topic_score_gemma":0.0016458852,"teacher_disagreement_score":0.010166932,"about_ca_system_score_codex":0.00071074994,"about_ca_system_score_gemma":0.0008022273,"threshold_uncertainty_score":0.03401184},"labels":[],"label_agreement":null},{"id":"W2053538227","doi":"10.1007/s10836-013-5364-1","title":"A Bulk Built-In Voltage Sensor to Detect Physical Location of Single-Event Transients","year":2013,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"CMC Microsystems","keywords":"Voltage; Overhead (engineering); CMOS; Transistor; Electrical engineering; Grid; Event (particle physics); Electronic engineering; Engineering; Computer science; Physics","score_opus":0.009095666424434847,"score_gpt":0.23150464384857483,"score_spread":0.22240897742413998,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2053538227","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5226299,0.0012648873,0.43966922,0.00074885687,0.0011868303,0.0005002397,0.0026285218,0.014734207,0.016637193],"genre_scores_gemma":[0.93723905,0.00015630819,0.05124662,0.0004399158,0.00012331821,0.00009503799,0.00060087285,0.00022900301,0.009869748],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99948955,0.000049783503,0.000021865702,0.00013434715,0.00027087313,0.000033591656],"domain_scores_gemma":[0.9991208,0.00020177517,0.00012987094,0.00013127457,0.00033134592,0.00008498613],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003270432,0.0006396851,0.0006224099,0.0005694482,0.00028541344,0.00057932676,0.0016328434,0.0006950509,0.0045586275],"category_scores_gemma":[0.000715181,0.00028727748,0.00018844064,0.00032148496,0.00023417555,0.000786482,0.0005313762,0.0005318074,0.001553676],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074303255,0.00028509292,0.0058429413,0.00024548106,0.000043562963,0.00026724208,0.00008078402,0.0007186574,0.89397776,0.00068063143,0.0063408893,0.090773866],"study_design_scores_gemma":[0.00016878417,0.0026049477,0.012097431,0.000050908482,0.00015253644,0.0022382468,0.000101503865,0.06847115,0.89432096,0.00077623466,0.018935874,0.00008141882],"about_ca_topic_score_codex":0.00029259603,"about_ca_topic_score_gemma":0.0009767658,"teacher_disagreement_score":0.0045586275,"about_ca_system_score_codex":0.00028099376,"about_ca_system_score_gemma":0.00038112295,"threshold_uncertainty_score":0.015250087},"labels":[],"label_agreement":null},{"id":"W2056507375","doi":"10.1023/b:jett.0000023680.46155.65","title":"Testability Trade-Offs for BIST Data Paths","year":2004,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Dissipation; Overhead (engineering); Design for testing; Embedded system; Built-in self-test; Reliability (semiconductor); Reliability engineering; Power (physics); Computer science; Engineering; Electrical engineering","score_opus":0.06976933420710488,"score_gpt":0.2916669194292798,"score_spread":0.22189758522217493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2056507375","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84860927,0.00415567,0.12176675,0.0022096445,0.00006572581,0.000073919866,0.0005592515,0.0011847182,0.021374935],"genre_scores_gemma":[0.9933428,0.00017555282,0.0054314015,0.00006697687,0.0000389075,0.000015716332,0.00009221114,0.000071960276,0.00076441217],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9972012,0.0008591734,0.00017923223,0.00037199637,0.00073352567,0.000654841],"domain_scores_gemma":[0.9228487,0.06718827,0.0039711515,0.0025411479,0.0024080728,0.0010426786],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0040155705,0.0010664058,0.0006892551,0.0029457943,0.00050426746,0.0021508469,0.0015728531,0.0018800274,0.00843242],"category_scores_gemma":[0.036534615,0.0005301261,0.0005844755,0.0012379321,0.0007602981,0.003989867,0.0010976456,0.0009709954,0.0007173017],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0078052753,0.0005671608,0.019363612,0.000600993,0.00026576844,0.0011578473,0.00024829624,0.39957172,0.17906147,0.0704111,0.002502347,0.31844437],"study_design_scores_gemma":[0.00042752834,0.0027312709,0.01095708,0.00015359743,0.0004965348,0.0037809983,0.0002132109,0.78959256,0.08969428,0.099864,0.0019739612,0.00011496732],"about_ca_topic_score_codex":0.00043631982,"about_ca_topic_score_gemma":0.00080366805,"teacher_disagreement_score":0.00843242,"about_ca_system_score_codex":0.0014465194,"about_ca_system_score_gemma":0.0005052954,"threshold_uncertainty_score":0.028209269},"labels":[],"label_agreement":null},{"id":"W2057757407","doi":"10.1023/b:jett.0000042513.15382.e7","title":"Efficient Realization of Parity Prediction Functions in FPGAs","year":2004,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Field-programmable gate array; Benchmark (surveying); XOR gate; Realization (probability); Electronic circuit; Combinational logic; Gate array; Computer science; Algorithm; Parity (physics); Exclusive or; Boolean function; Logic gate; Mathematics; Arithmetic; Computer hardware; Engineering; Electrical engineering","score_opus":0.01807379146384248,"score_gpt":0.2325454924355357,"score_spread":0.21447170097169324,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057757407","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40543813,0.00096946163,0.5621304,0.0004421735,0.00019496202,0.00013212892,0.000295719,0.003965966,0.026431134],"genre_scores_gemma":[0.91645724,0.000126473,0.08104978,0.00007039927,0.000028874227,0.00004609387,0.00022076012,0.000056289133,0.0019440876],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971133,0.00007096677,0.000018594801,0.000038843402,0.00008244664,0.0000777531],"domain_scores_gemma":[0.9996897,0.00015327994,0.000030999312,0.00006124579,0.00004742173,0.000017326729],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002501975,0.00060690235,0.00036810065,0.00037417692,0.00035825267,0.00083839195,0.00069208903,0.00039587263,0.0036019408],"category_scores_gemma":[0.00058622344,0.0002261168,0.000250638,0.00034249012,0.00027546787,0.0006538473,0.0003740803,0.00044435856,0.0005549676],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015952212,0.0003257207,0.0020723634,0.00050752866,0.00010760332,0.00088247465,0.00025050106,0.08677494,0.22429323,0.15835947,0.009169873,0.51566106],"study_design_scores_gemma":[0.0003930409,0.0010306096,0.0019436638,0.00009485217,0.000111602865,0.00065361167,0.0001290121,0.5843902,0.32059112,0.07301099,0.017593168,0.00005803452],"about_ca_topic_score_codex":0.0007391533,"about_ca_topic_score_gemma":0.0014432411,"teacher_disagreement_score":0.0036019408,"about_ca_system_score_codex":0.0004612296,"about_ca_system_score_gemma":0.00060105603,"threshold_uncertainty_score":0.012049675},"labels":[],"label_agreement":null},{"id":"W2058763883","doi":"10.1007/s10836-014-5448-6","title":"The Effect of Temperature-Induced Quiescent Operating Point Shift on Single-Event Transient Sensitivity in Analog/Mixed-Signal Circuits","year":2014,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; Cisco Systems","keywords":"Spice; Comparator; Analogue electronics; SIGNAL (programming language); Transient (computer programming); Analog signal; Electronic circuit; Mixed-signal integrated circuit; Sensitivity (control systems); Amplifier; Electronic engineering; Operational amplifier; Pulse-width modulation; Electrical engineering; Computer science; Engineering; Voltage; CMOS; Digital signal processing","score_opus":0.0065177934456944605,"score_gpt":0.2163019450339828,"score_spread":0.20978415158828836,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2058763883","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9873892,0.0006381642,0.0094095105,0.00013602247,0.00006630319,0.000018691098,0.00017358559,0.0002515665,0.0019169835],"genre_scores_gemma":[0.9991517,0.000053980584,0.00039841523,0.00002364829,0.000011596391,0.0000028535935,0.00003424523,0.000029704826,0.00029382666],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996387,0.000065462555,0.000024446223,0.00010190746,0.000112092326,0.000057352696],"domain_scores_gemma":[0.99629897,0.0025660405,0.00037163732,0.00030397205,0.00032375468,0.00013565525],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047413624,0.00031136745,0.00026931992,0.0002931606,0.00026936075,0.00035737958,0.0004902359,0.00046187808,0.0024536313],"category_scores_gemma":[0.003751024,0.00022787334,0.00026470586,0.00021134099,0.0004387686,0.0007826504,0.00028900267,0.0004294622,0.00033703135],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022162898,0.00014700808,0.005367339,0.00016274437,0.00007487515,0.00078889617,0.00036279202,0.0096451,0.9632682,0.00060220616,0.0002795945,0.017084775],"study_design_scores_gemma":[0.000027289057,0.0011523678,0.029942531,0.000027342514,0.00011648012,0.0008521913,0.000096095966,0.0441621,0.92256635,0.00030053296,0.00072201865,0.000034730878],"about_ca_topic_score_codex":0.00043979497,"about_ca_topic_score_gemma":0.0005507667,"teacher_disagreement_score":0.0024536313,"about_ca_system_score_codex":0.00041016328,"about_ca_system_score_gemma":0.00017093551,"threshold_uncertainty_score":0.008208215},"labels":[],"label_agreement":null},{"id":"W2060707258","doi":"10.1007/s10836-012-5338-8","title":"Single-Event Effects Analysis of a Pulse Width Modulator IC in a DC/DC Converter","year":2012,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Pulse-width modulation; Electrical engineering; Materials science; Electronic engineering; CMOS; Modulation (music); Optoelectronics; Physics; Engineering; Voltage; Acoustics","score_opus":0.008301655587354321,"score_gpt":0.22690261433546,"score_spread":0.21860095874810567,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2060707258","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9735844,0.000284429,0.021069307,0.000093803494,0.000037932223,0.00008047332,0.00014220981,0.0005519108,0.0041554566],"genre_scores_gemma":[0.9977738,0.00002897363,0.0010085132,0.00001715217,0.0000057391953,0.0000065903005,0.000024034398,0.000023547042,0.0011116553],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999642,0.000036471083,0.0000117061545,0.00006161857,0.00019092539,0.000057250312],"domain_scores_gemma":[0.998966,0.00059483986,0.00010680301,0.00008654187,0.00017411476,0.0000716995],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029521622,0.00037160557,0.00049815705,0.0005083428,0.00047198933,0.0005224648,0.0009238027,0.0005849551,0.004190953],"category_scores_gemma":[0.00082243927,0.00025780234,0.00036793418,0.00033217933,0.00042253063,0.0004709696,0.00024751897,0.0006921405,0.00031575974],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.004824976,0.0006213486,0.013661545,0.00043938277,0.00028665332,0.0037299052,0.00043962503,0.0638452,0.866148,0.0031838072,0.0008340863,0.041985497],"study_design_scores_gemma":[0.000106360574,0.00225602,0.028917696,0.000026524902,0.00024387751,0.0012339295,0.00016222954,0.34709546,0.6172892,0.00052307965,0.002105011,0.00004075334],"about_ca_topic_score_codex":0.0017041164,"about_ca_topic_score_gemma":0.0019766404,"teacher_disagreement_score":0.004190953,"about_ca_system_score_codex":0.000666817,"about_ca_system_score_gemma":0.00047106974,"threshold_uncertainty_score":0.014020145},"labels":[],"label_agreement":null},{"id":"W2063830984","doi":"10.1007/s10836-013-5399-3","title":"Online Testable Approaches in Reversible Logic","year":2013,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Lethbridge","funders":"","keywords":"Correctness; Computer science; Overhead (engineering); Mathematical proof; Logic synthesis; Electronic circuit; Logic gate; Computer engineering; Theoretical computer science; Reliability engineering; Computer architecture; Algorithm; Programming language; Engineering; Mathematics","score_opus":0.044122191953623165,"score_gpt":0.24023292485865586,"score_spread":0.1961107329050327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2063830984","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05791599,0.0013933381,0.8657963,0.0039907014,0.00037892233,0.0001556774,0.0002260813,0.0008657623,0.06927722],"genre_scores_gemma":[0.8593338,0.0008200159,0.11918203,0.00053261407,0.000348992,0.00019561524,0.00020037044,0.0002845365,0.019101946],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99717075,0.0011429265,0.00011177412,0.00040301858,0.00086128997,0.00031026435],"domain_scores_gemma":[0.98741156,0.008903809,0.000345195,0.0023967042,0.00065387104,0.0002888052],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0026784586,0.00079365954,0.0011781136,0.001351413,0.0013042942,0.0032116678,0.0035970667,0.002162,0.016465688],"category_scores_gemma":[0.013198516,0.0006217062,0.0012830342,0.0011117121,0.004254785,0.008975168,0.0040301746,0.00469291,0.0010146772],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009195138,0.00008657892,0.00011402084,0.000064785025,0.000016044305,0.000058192898,0.00007805331,0.013209783,0.000683794,0.9625742,0.0012302841,0.02179219],"study_design_scores_gemma":[0.000020511561,0.000019024079,0.000025549576,0.000013187074,0.000007549682,0.000020659347,0.000016577027,0.06550299,0.000604689,0.9327298,0.0010326743,0.000006838924],"about_ca_topic_score_codex":0.00091029285,"about_ca_topic_score_gemma":0.0013746716,"teacher_disagreement_score":0.016465688,"about_ca_system_score_codex":0.0021589324,"about_ca_system_score_gemma":0.0012658439,"threshold_uncertainty_score":0.055083215},"labels":[],"label_agreement":null},{"id":"W2065353631","doi":"10.1007/s10836-013-5393-9","title":"A Library-Based Early Soft Error Sensitivity Analysis Technique for SRAM-Based FPGA Design","year":2013,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; CMC Microsystems (Canada); École de Technologie Supérieure","funders":"","keywords":"Static random-access memory; Field-programmable gate array; Sensitivity (control systems); Soft error; Computer science; Embedded system; Computer hardware; Electronic engineering; Engineering","score_opus":0.013511741953754148,"score_gpt":0.22404027896873716,"score_spread":0.210528537014983,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2065353631","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023806296,0.00054435915,0.96748996,0.000085213425,0.0000420021,0.000074004914,0.000098923425,0.00423087,0.0036284174],"genre_scores_gemma":[0.65050083,0.0005395088,0.3401651,0.0002420788,0.00007811229,0.00016499448,0.0002888131,0.0006292342,0.0073914477],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991986,0.00017572254,0.000044683937,0.000089178735,0.00041833124,0.00007348007],"domain_scores_gemma":[0.99829775,0.00077813136,0.00019921815,0.00025359687,0.00044068633,0.000030607993],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006876915,0.0013834818,0.0005903629,0.0020774018,0.00042888516,0.00088288356,0.0013355535,0.0004763374,0.0050983718],"category_scores_gemma":[0.002799192,0.00050036784,0.0008137538,0.0007526905,0.0002835647,0.0014007584,0.00074796553,0.0010192756,0.0010254508],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043849586,0.00028147924,0.0023394926,0.00047602566,0.00024530484,0.00046536478,0.00020033613,0.2830515,0.1833016,0.013813722,0.0033722906,0.5120144],"study_design_scores_gemma":[0.000015702455,0.00025480127,0.0006054162,0.00005134407,0.00008700691,0.00031083135,0.00002190256,0.9158538,0.076804034,0.0033383039,0.0026250246,0.00003190252],"about_ca_topic_score_codex":0.0015149198,"about_ca_topic_score_gemma":0.0033871538,"teacher_disagreement_score":0.0050983718,"about_ca_system_score_codex":0.0007308999,"about_ca_system_score_gemma":0.00096045533,"threshold_uncertainty_score":0.01705575},"labels":[],"label_agreement":null},{"id":"W2078068977","doi":"10.1007/s10836-012-5289-0","title":"High Speed On-Chip Signal Generation for Debug and Diagnosis","year":2012,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Electronic engineering; Delta-sigma modulation; CMOS; Computer science; SIGNAL (programming language); Filter (signal processing); Time domain; Chip; Digital signal processing; Frequency domain; Software portability; Digital signal processor; Engineering; Computer hardware; Embedded system; Electrical engineering; Phase noise","score_opus":0.03852424400412385,"score_gpt":0.25816769457102806,"score_spread":0.2196434505669042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078068977","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.102381185,0.0028473274,0.850955,0.0007603046,0.00068533054,0.000423657,0.0007376635,0.008340814,0.03286863],"genre_scores_gemma":[0.62674576,0.00094321446,0.3574967,0.00042220144,0.0001666766,0.0001944118,0.0007480621,0.00026380862,0.013019116],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968827,0.000068377776,0.000010528498,0.000041913296,0.0001545012,0.000036573572],"domain_scores_gemma":[0.999653,0.00013018199,0.000030442943,0.00008098647,0.000088984336,0.000016461954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031967045,0.00050165365,0.00026096232,0.0009420723,0.00023021855,0.0004922983,0.00072371244,0.0005433477,0.0075113205],"category_scores_gemma":[0.0007682501,0.00016533054,0.00013701884,0.00052247226,0.00024485536,0.0005291699,0.0004646285,0.0004102382,0.0015623486],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034142038,0.00014357538,0.0013620832,0.00036831317,0.000033773475,0.00022403659,0.00014961233,0.0063941767,0.4213749,0.02307723,0.009644331,0.5368865],"study_design_scores_gemma":[0.00015381473,0.0011502216,0.0028276136,0.00014532836,0.00008026429,0.0011145725,0.00009550191,0.11882897,0.6522506,0.011495165,0.21178603,0.00007193425],"about_ca_topic_score_codex":0.00023338561,"about_ca_topic_score_gemma":0.0005820126,"teacher_disagreement_score":0.0075113205,"about_ca_system_score_codex":0.0003680263,"about_ca_system_score_gemma":0.00032308238,"threshold_uncertainty_score":0.025127888},"labels":[],"label_agreement":null},{"id":"W2078296499","doi":"10.1007/s10836-005-0335-9","title":"Incremental Design Debugging in a Logic Synthesis Environment","year":2005,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Programming language; Computer science; Algorithmic program debugging; Computer architecture; Arithmetic; Mathematics","score_opus":0.03815471650241003,"score_gpt":0.23273880808506633,"score_spread":0.1945840915826563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078296499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051755413,0.000115864175,0.9378102,0.00015479002,0.000029123401,0.000078052806,0.00005994296,0.007949748,0.0020468968],"genre_scores_gemma":[0.45507056,0.00007580022,0.5428628,0.0001151632,0.00002109013,0.000058753787,0.00015064355,0.00050546374,0.0011397874],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99756867,0.0010854966,0.00012417356,0.00033737023,0.00068736187,0.00019697961],"domain_scores_gemma":[0.987333,0.009282814,0.00042745864,0.0019786998,0.00078555197,0.00019245777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0025060675,0.0006995481,0.0005651014,0.0010535562,0.0005561986,0.00097081775,0.0021091357,0.00087509747,0.0042028045],"category_scores_gemma":[0.011798735,0.00076967204,0.00055327493,0.00064738345,0.00086305913,0.003005163,0.0018490121,0.0011267263,0.00046386092],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0023550594,0.0007428857,0.0056134625,0.00040555114,0.00010237407,0.0009497486,0.0008472111,0.21437739,0.066981025,0.047666326,0.0045218156,0.65543723],"study_design_scores_gemma":[0.00027398235,0.00042124346,0.0005270225,0.000041458712,0.00009396039,0.00023457245,0.00009392043,0.9154386,0.045280684,0.033793684,0.0037663076,0.000034503617],"about_ca_topic_score_codex":0.0010790557,"about_ca_topic_score_gemma":0.0031373776,"teacher_disagreement_score":0.0042028045,"about_ca_system_score_codex":0.0005161623,"about_ca_system_score_gemma":0.0011257998,"threshold_uncertainty_score":0.014059782},"labels":[],"label_agreement":null},{"id":"W2085629207","doi":"10.1007/s10836-013-5398-4","title":"A Fault Tolerant Hierarchical Network on Chip Router Architecture","year":2013,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Retransmission; Network on a chip; Redundancy (engineering); Virtual channel; Fault tolerance; Router; Latency (audio); Computer science; Network packet; Embedded system; Computer network; Distributed computing; Engineering; Channel (broadcasting)","score_opus":0.013691614012416716,"score_gpt":0.22269823189506682,"score_spread":0.2090066178826501,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2085629207","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3091139,0.0013341524,0.65167946,0.0009001245,0.0004100109,0.00027055753,0.0003805962,0.01007674,0.025834514],"genre_scores_gemma":[0.77828646,0.00024454074,0.21248564,0.0002819882,0.000061439176,0.00008786491,0.00033964368,0.00009801206,0.00811432],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99983287,0.000038497237,0.000011689066,0.000031464217,0.00005333488,0.000032174667],"domain_scores_gemma":[0.9996681,0.00004920404,0.000035095458,0.00010509783,0.000100079065,0.000042428426],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002118494,0.000254369,0.00033038226,0.00051151915,0.00050826673,0.00062332593,0.0015360408,0.000479104,0.0037717815],"category_scores_gemma":[0.00043667227,0.00019146726,0.00023695065,0.00039787067,0.00023755779,0.0006567777,0.00047552463,0.0003704784,0.00058532174],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000993627,0.0005384462,0.0036527899,0.00049369555,0.0001991707,0.0007266651,0.00023872587,0.25503954,0.22033785,0.07780429,0.026489854,0.41348535],"study_design_scores_gemma":[0.00011065646,0.0010054098,0.0014275812,0.00003038129,0.00015437974,0.0003161543,0.00005992135,0.93646604,0.034182705,0.012833157,0.013364257,0.000049347243],"about_ca_topic_score_codex":0.002254007,"about_ca_topic_score_gemma":0.00558701,"teacher_disagreement_score":0.0037717815,"about_ca_system_score_codex":0.00060293166,"about_ca_system_score_gemma":0.00080125284,"threshold_uncertainty_score":0.012617886},"labels":[],"label_agreement":null},{"id":"W2087652213","doi":"10.1007/s10836-009-5125-3","title":"Applications for Low Frequency Impedance Analysis Systems","year":2009,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Electrical and Bioimpedance Tomography","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Thames Valley Children's Centre; Simon Fraser University","funders":"","keywords":"Instrumentation (computer programming); Electrical impedance; Electronic engineering; Electrical conductor; Electrical engineering; Computer science; Materials science; Engineering","score_opus":0.006762265601904397,"score_gpt":0.22538414293133752,"score_spread":0.2186218773294331,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087652213","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015175649,0.002712011,0.9566773,0.00077043165,0.00033200916,0.00008370564,0.00013397532,0.0028025983,0.021312231],"genre_scores_gemma":[0.5580514,0.0042853844,0.3795703,0.0008374127,0.0007225117,0.00025660446,0.0003933001,0.0006071131,0.055275925],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993389,0.00018962471,0.00004115202,0.00010904933,0.00029023993,0.00003102217],"domain_scores_gemma":[0.9981402,0.0009121376,0.00009995402,0.0002806458,0.00050714536,0.000059919676],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047114267,0.0010336968,0.00065005035,0.0010541058,0.00046088986,0.0015495,0.0009175551,0.0015104976,0.016048035],"category_scores_gemma":[0.002651339,0.00033927057,0.00036159853,0.0011879083,0.00047269827,0.0012527066,0.0009092167,0.00072026637,0.007358156],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043103742,0.00013391174,0.0027709082,0.0007419051,0.00006336507,0.000699456,0.0006090074,0.016556136,0.2868001,0.029423453,0.008070395,0.6537003],"study_design_scores_gemma":[0.00014351025,0.00081069226,0.0044885552,0.0004962633,0.00028597502,0.0042431867,0.00068647385,0.3788012,0.27215567,0.08062958,0.25708133,0.000177577],"about_ca_topic_score_codex":0.00039451956,"about_ca_topic_score_gemma":0.00045655976,"teacher_disagreement_score":0.016048035,"about_ca_system_score_codex":0.00026249874,"about_ca_system_score_gemma":0.00021373629,"threshold_uncertainty_score":0.053686082},"labels":[],"label_agreement":null},{"id":"W2089243034","doi":"10.1007/s10836-010-5186-3","title":"Experimental Results for Slow-speed Timing Characterization of High-speed Pipelined Datapaths","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Pipeline (software); Static timing analysis; CMOS; Computer science; Clock rate; Electronic engineering; Clock signal; Computer hardware; Embedded system; Electronic circuit; Engineering; Electrical engineering","score_opus":0.03216843612402115,"score_gpt":0.2735571862808576,"score_spread":0.24138875015683647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089243034","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9470734,0.00037097206,0.04796019,0.00008388123,0.000054199438,0.0001700737,0.0007373605,0.0011065077,0.002443361],"genre_scores_gemma":[0.98220545,0.00011659416,0.01571544,0.000020873103,0.000012890747,0.00006895443,0.00041194132,0.00009637865,0.0013515741],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992537,0.00014041856,0.000060982038,0.0001343225,0.00028362864,0.00012689813],"domain_scores_gemma":[0.996009,0.0017090878,0.0004299573,0.0006507885,0.001049008,0.00015211904],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008632799,0.0008801315,0.00038615876,0.000825968,0.00065982307,0.00040559948,0.0011851732,0.00079442677,0.007801355],"category_scores_gemma":[0.0030783727,0.00027841213,0.00029677767,0.0010481697,0.0004570625,0.0011951751,0.00039053778,0.0003486154,0.0006852924],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016337589,0.0005314253,0.0036704647,0.0003510951,0.00006789013,0.0001817815,0.00022469809,0.009918684,0.9550062,0.0007778355,0.0005736397,0.02706258],"study_design_scores_gemma":[0.00026154358,0.005426793,0.006366425,0.000018365901,0.00010672178,0.0003903657,0.00012003963,0.034130972,0.9508759,0.00039627342,0.001863553,0.000043103297],"about_ca_topic_score_codex":0.0011648274,"about_ca_topic_score_gemma":0.0013733604,"teacher_disagreement_score":0.007801355,"about_ca_system_score_codex":0.00051354856,"about_ca_system_score_gemma":0.00039066718,"threshold_uncertainty_score":0.026098132},"labels":[],"label_agreement":null},{"id":"W2105094812","doi":"10.1007/s10836-011-5271-2","title":"Tester Memory Requirements and Test Application Time Reduction for Delay Faults with Digital Captureless Test Sensors","year":2011,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Test compression; Reduction (mathematics); Overhead (engineering); Computer science; Embedded system; Compression (physics); Real-time computing; Volume (thermodynamics); Computer hardware; Automatic test pattern generation; Engineering; Electronic circuit; Electrical engineering","score_opus":0.022116438809302256,"score_gpt":0.22184872883180035,"score_spread":0.1997322900224981,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105094812","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91427094,0.0013716057,0.079225786,0.0004448164,0.00005213244,0.000060251903,0.00018783876,0.0011135272,0.0032730508],"genre_scores_gemma":[0.9881976,0.00012104138,0.009971259,0.00008709649,0.000020312522,0.000020017069,0.00013193901,0.00006448624,0.0013862913],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99908507,0.00019297667,0.00008369667,0.00012324315,0.00035947835,0.00015555359],"domain_scores_gemma":[0.9914084,0.0057701627,0.0009581071,0.000516163,0.0011872287,0.0001598451],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006399738,0.0004243936,0.00036121916,0.00087971566,0.00025454562,0.0006601127,0.0013452171,0.000712257,0.0038836498],"category_scores_gemma":[0.005879424,0.00025368333,0.0002784278,0.0004891013,0.00016137368,0.0014269217,0.00029985182,0.00038445936,0.00033756546],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.006659872,0.000573201,0.015933894,0.00051017833,0.00010775593,0.00071770005,0.00032362452,0.027895061,0.7118132,0.004161491,0.0019753543,0.22932853],"study_design_scores_gemma":[0.0002763747,0.0035939321,0.016247788,0.000042015337,0.00045635737,0.0029334484,0.00020838562,0.2645487,0.70708895,0.0013265966,0.0032259717,0.00005144421],"about_ca_topic_score_codex":0.0011037135,"about_ca_topic_score_gemma":0.0020693718,"teacher_disagreement_score":0.0038836498,"about_ca_system_score_codex":0.0006231047,"about_ca_system_score_gemma":0.000541946,"threshold_uncertainty_score":0.012992144},"labels":[],"label_agreement":null},{"id":"W2109298620","doi":"10.1023/a:1023713517064","title":"Leakage Current in Sub-Quarter Micron MOSFET: A Perspective on Stressed Delta IDDQ Testing","year":2003,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advanced Materials and Semiconductor Technologies","field":"Materials Science","cited_by":17,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Leakage (economics); Transistor; Voltage; Materials science; Threshold voltage; Electrical engineering; Electronic engineering; Nuclear engineering; Optoelectronics; Engineering","score_opus":0.03256182599490741,"score_gpt":0.29049569512355555,"score_spread":0.25793386912864813,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109298620","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40987632,0.049782317,0.48392135,0.003996032,0.00063532253,0.00017185794,0.00029477244,0.00122626,0.050095778],"genre_scores_gemma":[0.9536227,0.0060411934,0.034382097,0.0005114731,0.00012550515,0.00002744291,0.0000625445,0.00007346513,0.005153534],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997495,0.00006265669,0.00001504056,0.000037371516,0.000108070424,0.000027373098],"domain_scores_gemma":[0.9991109,0.00040044298,0.000051858544,0.00011972418,0.00028507705,0.000031971522],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005180911,0.00031476008,0.0005570878,0.0006243453,0.00027303773,0.0013470908,0.0010326334,0.0007077897,0.001579724],"category_scores_gemma":[0.001247707,0.00019938548,0.00022095263,0.0005261314,0.0013288979,0.0027172496,0.0005216055,0.000558369,0.0002457811],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009426832,0.00043795235,0.012665866,0.0011479697,0.00008998045,0.0022482781,0.0013556338,0.057947703,0.2737114,0.18669598,0.0035777385,0.4591788],"study_design_scores_gemma":[0.00008762786,0.0057526184,0.009473454,0.0006773187,0.00019135259,0.0066338233,0.002020376,0.44702962,0.22552726,0.24880226,0.053639557,0.0001647649],"about_ca_topic_score_codex":0.001149224,"about_ca_topic_score_gemma":0.0016983099,"teacher_disagreement_score":0.001579724,"about_ca_system_score_codex":0.0007777657,"about_ca_system_score_gemma":0.0003928321,"threshold_uncertainty_score":0.0056431293},"labels":[],"label_agreement":null},{"id":"W2114359066","doi":"10.1023/a:1023717617973","title":"Thermal Testing of Analogue Integrated Circuits: A Case Study","year":2003,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Bridging (networking); Electronic circuit; Operational amplifier; Fault (geology); Waveform; Electronic engineering; Computer science; Thermal; Fault coverage; Amplifier; Reliability engineering; Engineering; Electrical engineering; Physics; Voltage; CMOS","score_opus":0.043169338756530944,"score_gpt":0.26527274950966556,"score_spread":0.2221034107531346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114359066","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9629815,0.0010080492,0.024235096,0.00073551293,0.000061029714,0.00021824485,0.00011946736,0.00011950986,0.010521374],"genre_scores_gemma":[0.98797905,0.0005369031,0.008228408,0.00013010822,0.00003121963,0.000038362665,0.000032440996,0.000040984753,0.0029826155],"study_design_codex":"case_report","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99837,0.00052939367,0.00009249487,0.00016373131,0.00060563575,0.0002387906],"domain_scores_gemma":[0.9933369,0.005034761,0.0004002922,0.00044195628,0.000460773,0.00032542157],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011808989,0.0009224583,0.00048969954,0.0012243167,0.0015378819,0.0010845213,0.0019218004,0.003777315,0.003643497],"category_scores_gemma":[0.0083415,0.0005462319,0.00090238045,0.0008872908,0.0013798435,0.0008283893,0.0008234963,0.0011289137,0.0004714895],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021812245,0.005131621,0.061762575,0.0017562596,0.00025464958,0.6402114,0.009238872,0.0605621,0.061736073,0.009328061,0.0052979346,0.14253923],"study_design_scores_gemma":[0.00043777315,0.0057624183,0.03709936,0.00053750974,0.0004715236,0.7052834,0.0100066755,0.1006145,0.11041199,0.0076154214,0.021500995,0.0002583953],"about_ca_topic_score_codex":0.0019128898,"about_ca_topic_score_gemma":0.004787145,"teacher_disagreement_score":0.003777315,"about_ca_system_score_codex":0.00067670166,"about_ca_system_score_gemma":0.00037011286,"threshold_uncertainty_score":0.012188673},"labels":[],"label_agreement":null},{"id":"W2159145160","doi":"10.1007/s10836-013-5379-7","title":"Correlation of Heavy-Ion and Laser Testing on a DC/DC PWM Controller","year":2013,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"China Institute of Atomic Energy; CMC Microsystems","keywords":"Laser; Pulse-width modulation; Heavy ion; Materials science; Pulsed laser; Ion; Wavelength; Ultrafast laser spectroscopy; Controller (irrigation); Pulse (music); Transient (computer programming); Optoelectronics; Atomic physics; Optics; Physics; Voltage; Computer science; Detector","score_opus":0.007710728141407867,"score_gpt":0.20636812785608133,"score_spread":0.19865739971467347,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159145160","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9334182,0.00027620865,0.055505585,0.000107712745,0.00014958285,0.00012550359,0.00025291034,0.0020197865,0.008144578],"genre_scores_gemma":[0.99593264,0.000021151385,0.0029032016,0.00002377697,0.000010603855,0.000013551792,0.00007288336,0.000041172818,0.0009811261],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982534,0.00021598779,0.00006460998,0.00020404275,0.0011207741,0.00014121192],"domain_scores_gemma":[0.9937588,0.0032648228,0.00048215257,0.0005441566,0.0016176826,0.00033239555],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007204068,0.00040176723,0.00039284216,0.0018210644,0.00040030837,0.00069127535,0.00071792374,0.0004071906,0.004100375],"category_scores_gemma":[0.0049293237,0.00018265742,0.00015013474,0.0008597599,0.00026570994,0.00041281522,0.00042704647,0.00047627088,0.00076577556],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0056885146,0.0006966428,0.11775688,0.00028371418,0.00010486378,0.0010910396,0.000647116,0.012252295,0.5995354,0.0018606172,0.002902068,0.25718084],"study_design_scores_gemma":[0.00017228672,0.0033796486,0.18124095,0.000073931245,0.00012830421,0.002190714,0.00035628845,0.23928882,0.5662876,0.0010317151,0.005763284,0.000086450615],"about_ca_topic_score_codex":0.0013916814,"about_ca_topic_score_gemma":0.0020441436,"teacher_disagreement_score":0.004100375,"about_ca_system_score_codex":0.00050850876,"about_ca_system_score_gemma":0.0006503772,"threshold_uncertainty_score":0.0137171745},"labels":[],"label_agreement":null},{"id":"W2167640923","doi":"10.1007/s10836-009-5137-z","title":"Using Stochastic Differential Equation for Verification of Noise in Analog/RF Circuits","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; Concordia University","funders":"","keywords":"Noise (video); Electronic circuit; Electronic engineering; Computer science; Analogue electronics; Process (computing); Face (sociological concept); Engineering; Electrical engineering; Artificial intelligence","score_opus":0.05071285545504216,"score_gpt":0.2646978286925901,"score_spread":0.21398497323754795,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167640923","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06552933,0.00008499156,0.9319697,0.00017348498,0.000043418135,0.00005264448,0.00006302636,0.00041711293,0.0016662882],"genre_scores_gemma":[0.96305525,0.00005340299,0.035830513,0.000082997496,0.00001523889,0.00005295659,0.00005682919,0.000045848512,0.0008068942],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976966,0.0007379012,0.00015552745,0.00027499037,0.0009045646,0.0002303763],"domain_scores_gemma":[0.99147147,0.0066800136,0.0005505446,0.00044932208,0.00075357093,0.000095066935],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029202064,0.00077292736,0.0009432341,0.0008031363,0.00041623076,0.0010511271,0.0010480608,0.0012041241,0.0019078571],"category_scores_gemma":[0.014054148,0.00043494176,0.0010934919,0.00030596496,0.0011457191,0.0013660403,0.0013012127,0.0009140727,0.00015825564],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030331136,0.00010254022,0.0036126499,0.00020188319,0.00019352784,0.00048738648,0.00018412113,0.82067335,0.038177926,0.11185109,0.00044802428,0.023764173],"study_design_scores_gemma":[0.000010886331,0.000012729402,0.000074118754,0.0000044545013,0.0000067489004,0.000017136977,0.0000024965814,0.9930727,0.0020682956,0.0046708495,0.00005505343,0.0000045672664],"about_ca_topic_score_codex":0.0036518709,"about_ca_topic_score_gemma":0.0025453605,"teacher_disagreement_score":0.0036518709,"about_ca_system_score_codex":0.0010760081,"about_ca_system_score_gemma":0.0015394386,"threshold_uncertainty_score":0.015443742},"labels":[],"label_agreement":null},{"id":"W2190904686","doi":"10.1007/s10836-015-5549-x","title":"Simulation and Experimental Evaluation of a Soft Error Tolerant Layout for SRAM 6T Bitcell in 65nm Technology","year":2015,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan; Dalhousie University","funders":"","keywords":"Soft error; Static random-access memory; Computer science; Integrated circuit layout; Electronic engineering; Scheme (mathematics); Engineering; Integrated circuit; Mathematics","score_opus":0.05273067149341603,"score_gpt":0.3369088862991162,"score_spread":0.28417821480570016,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2190904686","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9838166,0.0002493704,0.0068321405,0.00021231313,0.00004084233,0.000034236495,0.00063361664,0.0003608387,0.007820145],"genre_scores_gemma":[0.9971334,0.000045649467,0.001816325,0.000022517926,0.000003759224,0.000014031817,0.00013669522,0.000022560831,0.0008050483],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979657,0.00004969774,0.000008051242,0.000030685358,0.000055283865,0.00005962273],"domain_scores_gemma":[0.998645,0.00073941104,0.00018534578,0.000094703566,0.00027495684,0.00006053622],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002838011,0.00045566043,0.0004282495,0.0004586588,0.0003682797,0.000468506,0.0009891113,0.0010107307,0.004167669],"category_scores_gemma":[0.0013405752,0.0002844146,0.00036338755,0.0005304395,0.0004175543,0.00046598,0.00021905283,0.0002913145,0.00030090022],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013404182,0.00008116118,0.0022227573,0.00009132607,0.0000221529,0.00014895518,0.000053521064,0.98997855,0.003757063,0.00040897937,0.00042824753,0.0026733049],"study_design_scores_gemma":[0.000031598312,0.00023648297,0.0012619632,0.0000072097955,0.000019661924,0.000031514166,0.000049156948,0.99517834,0.0028049685,0.00011329125,0.00025718036,0.000008628806],"about_ca_topic_score_codex":0.012889907,"about_ca_topic_score_gemma":0.01617383,"teacher_disagreement_score":0.012889907,"about_ca_system_score_codex":0.0010718906,"about_ca_system_score_gemma":0.0007759549,"threshold_uncertainty_score":0.025629759},"labels":[{"model":"gemma","categories":[],"domain":null,"study_design":"simulation_or_modeling","genre":"empirical","about_ca_system":false,"about_ca_topic":false,"confidence":"low"},{"model":"gpt","categories":[],"domain":null,"study_design":"simulation_or_modeling","genre":"empirical","about_ca_system":false,"about_ca_topic":false,"confidence":"low"}],"label_agreement":"agree"},{"id":"W2205197796","doi":"10.1007/s10836-015-5559-8","title":"Layout-based Single Event Mitigation Techniques for Dynamic Logic Circuits","year":2015,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Event (particle physics); Computer science; CMOS; Reliability (semiconductor); Logic gate; Electronic engineering; Logic family; Set (abstract data type); Electronic circuit; Logic synthesis; Power (physics); Charge sharing; Reduction (mathematics); Electrical engineering; Engineering; Voltage; Mathematics; Physics","score_opus":0.021724021870352418,"score_gpt":0.26522186624263966,"score_spread":0.24349784437228725,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2205197796","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05718786,0.001155479,0.9342362,0.00022511792,0.00012717005,0.00006966509,0.00009983709,0.0027805592,0.004118092],"genre_scores_gemma":[0.7343005,0.0005958381,0.25674456,0.00025151888,0.000084329855,0.000048567537,0.00022368929,0.00035839045,0.007392667],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996923,0.00004229424,0.000017687194,0.000059489295,0.0001435315,0.000044777185],"domain_scores_gemma":[0.99908626,0.000272933,0.00016668077,0.00023038081,0.000215438,0.000028361399],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025126847,0.00075791596,0.00033274986,0.00072837103,0.00040447453,0.00042777925,0.0015564339,0.0003918611,0.0037741386],"category_scores_gemma":[0.0010621647,0.0003069373,0.00044573774,0.00042347665,0.00022405783,0.0008942866,0.0007166188,0.0005921721,0.0006973575],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035620056,0.00021493089,0.0013843353,0.00032476799,0.00015140479,0.0002571813,0.00014897165,0.06687254,0.6036936,0.0074752867,0.0031154128,0.31600535],"study_design_scores_gemma":[0.000052332492,0.0008638951,0.0025850995,0.00005583231,0.00020992811,0.0012456223,0.00011886213,0.4256006,0.5515145,0.0053336397,0.0123699745,0.000049640956],"about_ca_topic_score_codex":0.000537636,"about_ca_topic_score_gemma":0.0031897044,"teacher_disagreement_score":0.0037741386,"about_ca_system_score_codex":0.0004571623,"about_ca_system_score_gemma":0.00058271666,"threshold_uncertainty_score":0.012625754},"labels":[],"label_agreement":null},{"id":"W2289165590","doi":"10.1007/s10836-016-5573-5","title":"A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets","year":2016,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University; University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Static random-access memory; Transistor; Event (particle physics); Memory cell; Optoelectronics; Computer science; Materials science; Physics; Electrical engineering; Engineering; Computer hardware; Voltage","score_opus":0.007699281476847848,"score_gpt":0.19669064218001303,"score_spread":0.1889913607031652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2289165590","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9859146,0.00040246313,0.008267267,0.00039868083,0.00021274172,0.000039342944,0.00046697826,0.0011259803,0.003171852],"genre_scores_gemma":[0.9921291,0.000109759814,0.004083713,0.00015440428,0.000016549378,0.000012134001,0.00023682651,0.000029055787,0.0032284888],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998092,0.000016731574,0.00001743406,0.000041709493,0.00006142861,0.00005354032],"domain_scores_gemma":[0.999624,0.000057269164,0.000056504712,0.00006977234,0.000108853485,0.00008365339],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000120786965,0.0002127794,0.00048887637,0.00024821045,0.00042291405,0.0004432244,0.0014313891,0.000712185,0.0028984009],"category_scores_gemma":[0.00034362072,0.00019649228,0.00024107507,0.00027624215,0.00024612137,0.0005923866,0.0003236796,0.0002433493,0.00078803685],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00090850535,0.00021908554,0.0037443535,0.00023260787,0.00009477448,0.0032531058,0.00017353057,0.008241668,0.96096736,0.0007714563,0.002195097,0.019198507],"study_design_scores_gemma":[0.00039626507,0.007850861,0.019507855,0.00007626569,0.0004657049,0.0053490275,0.0005569959,0.08052639,0.86465716,0.0011455838,0.019357104,0.00011091716],"about_ca_topic_score_codex":0.0018392946,"about_ca_topic_score_gemma":0.004266257,"teacher_disagreement_score":0.0028984009,"about_ca_system_score_codex":0.00032178056,"about_ca_system_score_gemma":0.0007412269,"threshold_uncertainty_score":0.009696126},"labels":[],"label_agreement":null},{"id":"W2293212301","doi":"10.1007/s10836-015-5551-3","title":"Double Node Upsets Hardened Latch Circuits","year":2015,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":77,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"National Natural Science Foundation of China; CMC Microsystems","keywords":"Upset; Soft error; Redundancy (engineering); Node (physics); Modular design; Computer science; Single event upset; Electronic engineering; Embedded system; Computer hardware; Engineering","score_opus":0.030265961625977618,"score_gpt":0.246214496380894,"score_spread":0.21594853475491638,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2293212301","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95229936,0.0011416245,0.036293395,0.00020677758,0.00030745342,0.000060426846,0.00023814099,0.0014559968,0.007996802],"genre_scores_gemma":[0.98192424,0.000120634126,0.0048022876,0.00009129829,0.000025722975,0.000016633932,0.00013777809,0.00008762496,0.01279388],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996686,0.00003828524,0.000019204856,0.00006646855,0.00012470581,0.00008286704],"domain_scores_gemma":[0.99908376,0.00021551145,0.00014221767,0.0002602727,0.00022759702,0.00007065697],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020135981,0.0005356414,0.00046562587,0.00063691434,0.0005123746,0.00058812596,0.0011603765,0.0006614128,0.011320808],"category_scores_gemma":[0.00072990946,0.00030675944,0.00030373372,0.00038425103,0.00030852598,0.0011351159,0.0009874791,0.00063897274,0.0009585529],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0025796571,0.00031261815,0.005807368,0.0007009106,0.00027032744,0.0016611062,0.00051249476,0.04518762,0.7923328,0.008513944,0.0035553125,0.1385659],"study_design_scores_gemma":[0.00012434289,0.004099486,0.009371735,0.00015468246,0.00024186842,0.0012549018,0.00032127457,0.083916694,0.88405985,0.004454243,0.01192131,0.00007954803],"about_ca_topic_score_codex":0.00047171858,"about_ca_topic_score_gemma":0.0027261362,"teacher_disagreement_score":0.011320808,"about_ca_system_score_codex":0.0004689577,"about_ca_system_score_gemma":0.00039335262,"threshold_uncertainty_score":0.037871838},"labels":[],"label_agreement":null},{"id":"W2303463411","doi":"10.1007/s10836-016-5577-1","title":"Exemplar-based Failure Triage for Regression Design Debugging","year":2016,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Machine Learning and Data Classification","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Metric (unit); Triage; Flexibility (engineering); Process (computing); Reliability engineering; Data mining; Engineering; Programming language; Mathematics","score_opus":0.05114569072665122,"score_gpt":0.2914108569765113,"score_spread":0.2402651662498601,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2303463411","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021710273,0.00015019278,0.9701737,0.000107854896,0.0000433193,0.000066691064,0.00009130814,0.0068387296,0.00081792613],"genre_scores_gemma":[0.43376052,0.000081082544,0.5640063,0.0001217927,0.000033202065,0.000090525915,0.00031737046,0.00049123506,0.0010979836],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9964281,0.0013232521,0.0002924645,0.0005724332,0.0011232779,0.00026045446],"domain_scores_gemma":[0.9815305,0.009717355,0.00177967,0.0038022096,0.0026665663,0.00050368824],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00300231,0.0014193645,0.0012969164,0.0022760222,0.0005410397,0.0011221328,0.002412073,0.0017464445,0.004983092],"category_scores_gemma":[0.026780073,0.00064424874,0.00081309344,0.00086044637,0.0006734189,0.0018738599,0.0019187124,0.0025314232,0.0014024983],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013081973,0.000611514,0.009874947,0.00033502578,0.0001670712,0.0006786411,0.0003885437,0.24572626,0.028202593,0.014921074,0.008504826,0.6892813],"study_design_scores_gemma":[0.000024274383,0.000115996496,0.00043391544,0.000028918343,0.000019601719,0.00015247322,0.000024528734,0.98741525,0.006502667,0.00421525,0.0010513209,0.000015637663],"about_ca_topic_score_codex":0.0013091067,"about_ca_topic_score_gemma":0.0026996455,"teacher_disagreement_score":0.004983092,"about_ca_system_score_codex":0.0004993667,"about_ca_system_score_gemma":0.0009658424,"threshold_uncertainty_score":0.016670108},"labels":[],"label_agreement":null},{"id":"W2460589855","doi":"10.1007/s10836-016-5604-2","title":"A Jitter Injection Signal Generation and Extraction System for Embedded Test of High-Speed Data I/O","year":2016,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Transceiver; Jitter; CMOS; SIGNAL (programming language); Electronic engineering; Chip; Transmission (telecommunications); Voltage; Computer science; Computer hardware; Sampling (signal processing); Electronic circuit; Engineering; Electrical engineering","score_opus":0.04205751978642033,"score_gpt":0.2742954812027525,"score_spread":0.23223796141633216,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2460589855","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.085328594,0.0006607112,0.89545816,0.00014913068,0.0002156804,0.00076264294,0.0005318121,0.0137765575,0.0031167802],"genre_scores_gemma":[0.6208418,0.00035318534,0.36865234,0.00052590325,0.00017376071,0.000821208,0.0005933272,0.0007290686,0.0073093893],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99920315,0.00012415349,0.000047664646,0.00014701163,0.00040158734,0.00007653969],"domain_scores_gemma":[0.99865365,0.0004302044,0.00028191466,0.0002031607,0.00031861872,0.000112472175],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00084885693,0.00066119,0.0006969865,0.0012157601,0.00056529505,0.0006268974,0.0015934865,0.00066010543,0.0039680856],"category_scores_gemma":[0.0012899461,0.00031671548,0.00021503613,0.0005064539,0.000332734,0.00076222094,0.00062629627,0.000619078,0.0011596247],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00075458304,0.00029681256,0.0044431183,0.00036108636,0.000059753118,0.00044526093,0.00024226362,0.0018240974,0.77926975,0.0038874382,0.0027542391,0.20566167],"study_design_scores_gemma":[0.00018412268,0.0023135676,0.006816998,0.00006734963,0.0001178566,0.00202725,0.00005163594,0.05357347,0.913367,0.0008524125,0.020528454,0.00009995008],"about_ca_topic_score_codex":0.00038785106,"about_ca_topic_score_gemma":0.00064522086,"teacher_disagreement_score":0.0039680856,"about_ca_system_score_codex":0.00061683985,"about_ca_system_score_gemma":0.0008118052,"threshold_uncertainty_score":0.01327461},"labels":[],"label_agreement":null},{"id":"W2582843339","doi":"10.1007/s10836-016-5639-4","title":"Fast and Automated Electromigration Analysis for CMOS RF PA Design","year":2017,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Copper Interconnects and Reliability","field":"Materials Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"National Natural Science Foundation of China","keywords":"Reliability (semiconductor); Electromigration; Parametric statistics; Electronic engineering; CMOS; Process (computing); Parametric model; Sampling (signal processing); Engineering; Power (physics); Radio frequency; Computer science; Electrical engineering","score_opus":0.04114188414690397,"score_gpt":0.30825217548876577,"score_spread":0.2671102913418618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2582843339","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12869464,0.00060032256,0.85800445,0.00014893472,0.000044606335,0.00009141433,0.00024317157,0.008133402,0.004039216],"genre_scores_gemma":[0.7711134,0.00015619758,0.22445141,0.00007107697,0.00003111357,0.000083824656,0.00027517317,0.0003351693,0.0034827436],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99971396,0.00007125777,0.000013111115,0.000036357404,0.00013265583,0.000032665244],"domain_scores_gemma":[0.9992091,0.00037270613,0.00008864784,0.00011242928,0.00020106841,0.00001611533],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021793204,0.0008180341,0.00036555293,0.0009773048,0.00033441372,0.0005899685,0.0006882505,0.00037123237,0.0036466173],"category_scores_gemma":[0.0010461585,0.00033079198,0.00028267907,0.0003605806,0.00018019116,0.00068451016,0.00043048873,0.0003836698,0.00078391406],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003866503,0.000177143,0.004524172,0.0002587913,0.00017004025,0.00029067535,0.00015028614,0.13333608,0.31064215,0.006943649,0.006222232,0.5368982],"study_design_scores_gemma":[0.000029467861,0.0002590679,0.0027147923,0.000015479633,0.000052895855,0.0002364863,0.00004970319,0.8996809,0.08715975,0.0043525076,0.005426038,0.000022883396],"about_ca_topic_score_codex":0.0013331986,"about_ca_topic_score_gemma":0.0033396534,"teacher_disagreement_score":0.0036466173,"about_ca_system_score_codex":0.00041995363,"about_ca_system_score_gemma":0.0007336323,"threshold_uncertainty_score":0.012199104},"labels":[],"label_agreement":null},{"id":"W2754168658","doi":"10.1007/s10836-017-5682-9","title":"Formal Methods Based Synthesis of Single Event Transient Tolerant Combinational Circuits","year":2017,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University; Polytechnique Montréal","funders":"","keywords":"Soft error; Combinational logic; Computer science; Overhead (engineering); Satisfiability; Digital electronics; Boolean satisfiability problem; Algorithm; Propagation of uncertainty; Satisfiability modulo theories; Set (abstract data type); Transient (computer programming); Event (particle physics); Computer engineering; Electronic circuit; Logic gate; Electronic engineering; Engineering","score_opus":0.02178487622943101,"score_gpt":0.2873000894017003,"score_spread":0.26551521317226934,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2754168658","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020099876,0.00015556887,0.9743268,0.00008027298,0.000059124417,0.00007255151,0.0000697574,0.00094322336,0.0041927933],"genre_scores_gemma":[0.5861707,0.00032131386,0.40777242,0.00012363656,0.00004181026,0.00023413975,0.00023273501,0.0003636783,0.0047396035],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9992091,0.0002218098,0.00006416317,0.00012129174,0.0002975279,0.0000860157],"domain_scores_gemma":[0.998489,0.0009768781,0.00014103124,0.00018359502,0.00018600222,0.000023427796],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007388625,0.00074118166,0.00037777098,0.000589914,0.00031160354,0.0009135838,0.0008650541,0.0004902376,0.004012991],"category_scores_gemma":[0.0016934098,0.0004320901,0.0008856087,0.00026550228,0.00082218146,0.0007310953,0.0005680169,0.0007856858,0.000506354],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030316002,0.0001692396,0.00065073866,0.00084624486,0.00014568247,0.00042514707,0.00038203713,0.5372373,0.09717773,0.17173472,0.001900914,0.18902709],"study_design_scores_gemma":[0.00013246137,0.00026032657,0.00019432126,0.000112681366,0.00012886572,0.00018891484,0.00006553469,0.8077836,0.0830729,0.09554596,0.0124764275,0.000038012648],"about_ca_topic_score_codex":0.0007920616,"about_ca_topic_score_gemma":0.0019152218,"teacher_disagreement_score":0.004012991,"about_ca_system_score_codex":0.00054632773,"about_ca_system_score_gemma":0.0009147396,"threshold_uncertainty_score":0.013424814},"labels":[],"label_agreement":null},{"id":"W2998594652","doi":"10.1007/s10836-019-05832-w","title":"Multi-PVT-Point Analysis and Comparison of Recent Small-Delay Defect Quality Metrics","year":2019,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Quality (philosophy); Reliability engineering; Point (geometry); Computer science; Mathematics; Engineering; Physics; Geometry","score_opus":0.089299062747093,"score_gpt":0.33709499259028486,"score_spread":0.24779592984319188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2998594652","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4991332,0.008804457,0.48433077,0.0002701321,0.00010875019,0.00006354641,0.0006875275,0.0028069264,0.0037946724],"genre_scores_gemma":[0.9652516,0.00066765276,0.03240655,0.000019708554,0.00004524556,0.000019863695,0.00053525576,0.00013549386,0.00091860676],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991416,0.00015256605,0.00005702673,0.00014377595,0.00045466176,0.00005040382],"domain_scores_gemma":[0.9918888,0.003702236,0.00094160205,0.00060087943,0.0027178891,0.00014855941],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016177332,0.00071834563,0.0005183003,0.0060084546,0.00017980259,0.00070255966,0.0012966581,0.0005740908,0.0017803591],"category_scores_gemma":[0.005742183,0.00014746045,0.0006811481,0.00296366,0.00030610326,0.0014004817,0.00036799663,0.00036901628,0.00020528446],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001024299,0.0001970527,0.027098011,0.0007955114,0.00042768047,0.00023720224,0.00017645574,0.2852315,0.044827968,0.010644799,0.0031391587,0.6262003],"study_design_scores_gemma":[0.000033107528,0.00071774086,0.023083003,0.000042379394,0.00013931494,0.00045606226,0.000043493594,0.94712365,0.022787288,0.0033104753,0.002211411,0.00005203139],"about_ca_topic_score_codex":0.0013353423,"about_ca_topic_score_gemma":0.0014706749,"teacher_disagreement_score":0.0060084546,"about_ca_system_score_codex":0.00079782505,"about_ca_system_score_gemma":0.00028513843,"threshold_uncertainty_score":0.008555472},"labels":[],"label_agreement":null},{"id":"W3039205666","doi":"10.1007/s10836-020-05890-5","title":"Evaluation of Ionizing Radiation Effects on Device Modules Used in Wireless-Based Monitoring Systems","year":2020,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Microcontroller; Wireless; Commercial off-the-shelf; Transmission (telecommunications); Embedded system; Electromagnetic shielding; Computer science; Ionizing radiation; Radiation; Reliability (semiconductor); Computer hardware; Electronic engineering; Engineering; Electrical engineering; Software; Telecommunications; Irradiation; Physics","score_opus":0.0381793060633342,"score_gpt":0.27628255016027975,"score_spread":0.23810324409694555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3039205666","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99369895,0.0004976667,0.004861832,0.000016807508,0.000017642024,0.000040863182,0.00008672842,0.00008055741,0.00069888047],"genre_scores_gemma":[0.99799156,0.00015033549,0.00093913503,0.000021719437,0.000005245678,0.000009730983,0.00006831754,0.000030428773,0.0007835704],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993082,0.0002155977,0.000044766555,0.00010741765,0.00024232442,0.0000817019],"domain_scores_gemma":[0.9973431,0.0011220842,0.00048168277,0.0002631832,0.00070003566,0.00008993536],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005812866,0.000515745,0.000398781,0.0005402909,0.0002942639,0.0003943126,0.0005672595,0.00069639756,0.0022000556],"category_scores_gemma":[0.0021521787,0.00018697392,0.0005067972,0.0004182156,0.00029000046,0.00043635353,0.0002788749,0.00024124222,0.00039637863],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003551167,0.00034354895,0.045165494,0.00042520836,0.00024394455,0.0006093879,0.0004522559,0.008931516,0.9128724,0.00015888072,0.00021653427,0.027029578],"study_design_scores_gemma":[0.000034122342,0.008483827,0.07436551,0.00005905761,0.00052013964,0.00093837525,0.0003809417,0.0095671015,0.9040872,0.000076822595,0.0014620504,0.000024784295],"about_ca_topic_score_codex":0.00039889393,"about_ca_topic_score_gemma":0.0004447809,"teacher_disagreement_score":0.0022000556,"about_ca_system_score_codex":0.0002826823,"about_ca_system_score_gemma":0.00016657509,"threshold_uncertainty_score":0.0073599815},"labels":[],"label_agreement":null},{"id":"W3157381594","doi":"10.1007/s10836-021-05941-5","title":"Radiation Tolerant SRAM Cell Design in 65nm Technology","year":2021,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Dice; Static random-access memory; Schematic; CMOS; Overhead (engineering); Radiation hardening; Radiation; Chip; Radiation tolerance; Embedded system; Computer hardware; Engineering; Electronic engineering; Computer science; Electrical engineering; Physics; Detector","score_opus":0.007361684263400895,"score_gpt":0.20746162943071852,"score_spread":0.20009994516731763,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3157381594","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7750436,0.0023674264,0.21144012,0.00038831253,0.00018111855,0.00011068895,0.00029156898,0.0010153268,0.009161772],"genre_scores_gemma":[0.9752787,0.00026806773,0.021177389,0.000116187126,0.00001951437,0.00002874336,0.000116428484,0.000047680645,0.0029474054],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998678,0.000019609146,0.000010001837,0.000022283077,0.000052918193,0.000027392218],"domain_scores_gemma":[0.99973506,0.000036821217,0.00006681382,0.000029929784,0.000113797614,0.000017540764],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012530632,0.0002348526,0.0002563567,0.00027896347,0.00030467924,0.00046689858,0.0008425419,0.00028431133,0.0015409352],"category_scores_gemma":[0.00029071103,0.00012872143,0.00020237397,0.00021128557,0.00011484967,0.00041031386,0.00025545392,0.00014299415,0.00030609948],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000584247,0.00016059488,0.006889699,0.0004639105,0.00024152629,0.0009751916,0.00031998195,0.22731352,0.58401847,0.012276858,0.0061775353,0.16057838],"study_design_scores_gemma":[0.000091554284,0.0031893565,0.004873463,0.00007946678,0.00032045034,0.0018778241,0.0003771212,0.71334326,0.25697008,0.0046693087,0.014149309,0.000058810045],"about_ca_topic_score_codex":0.0013416716,"about_ca_topic_score_gemma":0.0048508784,"teacher_disagreement_score":0.0015409352,"about_ca_system_score_codex":0.00037936447,"about_ca_system_score_gemma":0.0006368728,"threshold_uncertainty_score":0.0051549077},"labels":[],"label_agreement":null},{"id":"W3159140662","doi":"10.1023/a:1015035222259","title":"CMOS Differential and Absolute Thermal Sensors","year":2002,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Programming language","score_opus":0.01713318464238801,"score_gpt":0.20238975200813944,"score_spread":0.18525656736575144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3159140662","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3188172,0.014481391,0.5797351,0.0019233571,0.0019302279,0.00019765795,0.0012005842,0.0035974514,0.07811713],"genre_scores_gemma":[0.86679006,0.001358489,0.09053023,0.0008028098,0.00041476902,0.000065859436,0.00034542798,0.00016713486,0.039525222],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998939,0.00007953396,0.00003878653,0.00028921297,0.00056308834,0.00009034838],"domain_scores_gemma":[0.99928147,0.00018419515,0.00009306494,0.00011748433,0.00027310432,0.000050697792],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004828642,0.00047247525,0.00035090127,0.0006190682,0.00040832776,0.0010984909,0.000953094,0.00068253314,0.0055572856],"category_scores_gemma":[0.0014394952,0.00047717884,0.00017751293,0.0004185969,0.00043871166,0.0016195062,0.0008750399,0.0006538775,0.0014676488],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052532216,0.000074431104,0.0029884195,0.00035818922,0.00003598982,0.00013509594,0.00028776057,0.0017449001,0.7606813,0.029513134,0.0051811235,0.1984744],"study_design_scores_gemma":[0.000037481474,0.00048255295,0.005737004,0.00008407466,0.000072933406,0.0018363324,0.00013700625,0.029705726,0.90169895,0.0045222137,0.055612575,0.00007302304],"about_ca_topic_score_codex":0.00023834096,"about_ca_topic_score_gemma":0.0010635396,"teacher_disagreement_score":0.0055572856,"about_ca_system_score_codex":0.0005442695,"about_ca_system_score_gemma":0.00033351558,"threshold_uncertainty_score":0.018590987},"labels":[],"label_agreement":null},{"id":"W4245342073","doi":"10.1007/s10836-015-5557-x","title":"Editorial","year":2015,"lang":"es","type":"editorial","venue":"Journal of Electronic Testing","topic":"","field":"","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Industrial Technology Research Institute; Dalhousie University; National Taiwan University; China University of Petroleum, Beijing","keywords":"Computer science","score_opus":0.020658779463525907,"score_gpt":0.2989060449690467,"score_spread":0.2782472655055208,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245342073","genre_codex":"editorial","genre_gemma":"editorial","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"editorial","genre_consensus":"editorial","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00006214608,0.002722345,0.00011254188,0.03425171,0.9578417,0.000034415374,0.00007301649,0.00010065471,0.0048014894],"genre_scores_gemma":[0.00071244134,0.00249468,0.00013079798,0.025569016,0.9479301,0.000039272,0.00009200786,0.000071261085,0.022960415],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9935456,0.0010958709,0.0007278336,0.0007446411,0.0032247237,0.0006613039],"domain_scores_gemma":[0.960822,0.00884021,0.0034443925,0.0018293204,0.01852392,0.0065401774],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005972622,0.0029234637,0.002956754,0.005148836,0.0025690591,0.008289677,0.0027897616,0.012026389,0.059012346],"category_scores_gemma":[0.04905731,0.0010501647,0.0021920844,0.0015448056,0.0020002953,0.0037560915,0.0022967337,0.010414269,0.03620492],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019395622,0.00000729049,0.000022887214,0.000065543434,0.0000075858206,0.000092569106,0.000003785154,0.000008684298,0.000020867963,0.00009610043,0.9949191,0.004736222],"study_design_scores_gemma":[0.00007543924,0.000023283957,0.0002667983,0.00040880157,0.00003625823,0.00037071106,0.000028618519,0.000097055745,0.00010793555,0.00077446765,0.99779546,0.000015224075],"about_ca_topic_score_codex":0.0009726264,"about_ca_topic_score_gemma":0.0023516405,"teacher_disagreement_score":0.059012346,"about_ca_system_score_codex":0.0024731453,"about_ca_system_score_gemma":0.0031436726,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null}]}