{"meta":{"query_hash":"cf0a2144a34f","filters":{"venue":"Modeling of systems and processes"},"cohort_total":5,"direct_labels_cover":0,"predictions_cover":5,"exported":5,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/cf0a2144a34f","api":"https://metacan.xera.ac/api/v1/cohort?venue=Modeling+of+systems+and+processes"},"results":[{"id":"W4380610092","doi":"10.12737/2219-0767-2023-16-2-93-100","title":"Verilog-A model of the impurity freeze-out in LDD regions at cryogenic temperatures","year":2023,"lang":"en","type":"article","venue":"Modeling of systems and processes","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Mitel (Canada)","funders":"","keywords":"Transconductance; Transistor; CMOS; Voltage; Materials science; Threshold voltage; Scalability; Optoelectronics; Electronic engineering; Electrical engineering; Computer science; Engineering","score_opus":0.047660886552711605,"score_gpt":0.2478000312167696,"score_spread":0.200139144664058,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4380610092","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9857276,0.009402467,0.0040482334,0.000010487778,0.00024195209,0.00019327908,0.00004006919,0.000064966116,0.00027092788],"genre_scores_gemma":[0.99850404,0.0012085731,0.00003703944,0.0000054186926,0.000028556133,0.000026121224,0.0000035670182,0.000019195948,0.00016747949],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99924034,0.000012307659,0.00031189615,0.00013964516,0.00014256523,0.00015325834],"domain_scores_gemma":[0.999619,0.000032836404,0.000057079076,0.00019567323,0.000071389,0.000024037947],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013419455,0.00011284937,0.00022022788,0.00006121724,0.00005475092,0.000012403313,0.00015603172,0.00006276101,9.988078e-7],"category_scores_gemma":[0.000024088493,0.000084355415,0.000030338644,0.00020124279,0.000032595934,0.00009786917,0.00004141189,0.000086912514,8.066734e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000038143335,0.000006296257,0.0010463692,0.0017457162,0.000017660705,4.3133693e-7,0.0011277522,0.9631508,0.032546896,0.00018898795,0.00013752033,0.000027753784],"study_design_scores_gemma":[0.00016363693,0.000010226871,0.000025603007,0.00045876927,0.000012362902,0.0000029329567,0.00043232276,0.9926954,0.0044320123,0.0015491813,0.00009761654,0.00011992313],"about_ca_topic_score_codex":0.00006840492,"about_ca_topic_score_gemma":0.00011216865,"teacher_disagreement_score":0.02954461,"about_ca_system_score_codex":0.000022758637,"about_ca_system_score_gemma":0.000035339013,"threshold_uncertainty_score":0.3439914},"labels":[],"label_agreement":null},{"id":"W4380610161","doi":"10.12737/2219-0767-2023-16-2-85-93","title":"Routing buses impact analysis on the results on modeling standard digital cell on CMOS 28 nm","year":2023,"lang":"en","type":"article","venue":"Modeling of systems and processes","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Mitel (Canada)","funders":"","keywords":"Netlist; Routing (electronic design automation); Standard cell; Standard deviation; Set (abstract data type); Computer science; Simulation; CMOS; Real-time computing; Algorithm; Electronic engineering; Embedded system; Statistics; Integrated circuit; Engineering; Mathematics","score_opus":0.033232416721153415,"score_gpt":0.2527429747662627,"score_spread":0.21951055804510927,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4380610161","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8964126,0.00065430143,0.097150214,0.00004189029,0.00007091572,0.00030129662,0.00029269038,0.0007054153,0.0043706526],"genre_scores_gemma":[0.99940914,0.00033086332,0.000034777495,0.000008778537,0.000078387464,0.00002589931,0.000025748217,0.000041208805,0.000045181936],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986498,0.00002064089,0.00044852926,0.00026837178,0.00034555586,0.00026714028],"domain_scores_gemma":[0.99919087,0.00024699184,0.00008133408,0.00027468658,0.00014960686,0.00005652832],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048651738,0.00023837273,0.00038341622,0.00030755435,0.00014104052,0.00022208782,0.00015733963,0.00009281759,0.0000010470269],"category_scores_gemma":[0.00013825967,0.00015464476,0.000101253296,0.00076063874,0.000013820371,0.00014273504,0.000021508315,0.00017108454,0.000005245739],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007127799,0.000011747524,0.000057170117,0.00037355424,0.000114476985,0.0000023438217,0.000629043,0.9979525,0.00015121151,0.000052244464,0.0001598178,0.00042456793],"study_design_scores_gemma":[0.00014554049,0.00020773991,0.0000026419632,0.000619892,0.000056905905,7.297368e-7,0.0005964933,0.99610925,0.0018577393,0.00020006463,0.000019762218,0.00018322185],"about_ca_topic_score_codex":0.00012102043,"about_ca_topic_score_gemma":0.0000045162287,"teacher_disagreement_score":0.102996536,"about_ca_system_score_codex":0.000041667856,"about_ca_system_score_gemma":0.000032789514,"threshold_uncertainty_score":0.630623},"labels":[],"label_agreement":null},{"id":"W4408662702","doi":"10.12737/2219-0767-2025-44-51","title":"A set-theoretic model of a test structure for verifying in silicon libraries of standard digital elements","year":2025,"lang":"en","type":"article","venue":"Modeling of systems and processes","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Mitel (Canada)","funders":"","keywords":"Set (abstract data type); Computer science; Test (biology); Programming language; Geology","score_opus":0.02561653560717215,"score_gpt":0.25223050171891986,"score_spread":0.22661396611174772,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408662702","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43988025,0.0014589651,0.55828124,0.000015613348,0.000022283513,0.00014657031,0.000091742986,0.000013516161,0.000089822584],"genre_scores_gemma":[0.9984211,0.000018693945,0.0015247419,0.0000048629777,0.000005948937,0.000008601995,0.0000029431662,0.000004615495,0.000008548196],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991239,0.000006579619,0.00044607997,0.00017975735,0.00012382782,0.00011990136],"domain_scores_gemma":[0.9992911,0.00017128793,0.00016920891,0.0001235773,0.00022723856,0.00001755704],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014738477,0.00008980078,0.00028833366,0.0001228869,0.000037145586,0.000079662794,0.00022187819,0.000042168067,1.0465242e-7],"category_scores_gemma":[0.0002824225,0.0000776834,0.000021662005,0.00025728755,0.000039189777,0.00038498576,0.00006776615,0.000040680985,6.3294956e-9],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002392445,0.00008238348,0.05822172,0.040029623,0.00006540188,0.0000010426967,0.009224814,0.78363776,0.009865886,0.08047941,0.000011689508,0.01835632],"study_design_scores_gemma":[0.00028389794,0.0000709196,0.0000071493723,0.0014190021,0.000006939522,7.9194086e-7,0.00035997585,0.9629661,0.0028317021,0.031986736,0.0000015569533,0.00006523276],"about_ca_topic_score_codex":0.00002512047,"about_ca_topic_score_gemma":0.000004610003,"teacher_disagreement_score":0.5585408,"about_ca_system_score_codex":0.000006999834,"about_ca_system_score_gemma":0.00024275917,"threshold_uncertainty_score":0.3167837},"labels":[],"label_agreement":null},{"id":"W4411541241","doi":"10.12737/2219-0767-2025-62-70","title":"Architecture of a test structure for verification of libraries of standard elements in silicon based on a pipeline-distribution approach","year":2025,"lang":"en","type":"article","venue":"Modeling of systems and processes","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Mitel (Canada)","funders":"","keywords":"Pipeline (software); Computer science; Standard cell; Multiplexer; CMOS; Computer engineering; Computer architecture; Electronic engineering; Integrated circuit; Engineering; Programming language; Multiplexing; Operating system","score_opus":0.00708928536043458,"score_gpt":0.21899529730931747,"score_spread":0.2119060119488829,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411541241","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.441792,0.0018913114,0.55530125,0.000009618481,0.00003002642,0.00042914064,0.0004845786,0.000014892484,0.000047163994],"genre_scores_gemma":[0.99844104,0.000022424112,0.0013905056,0.0000012537455,0.000008048708,0.000030140494,0.00009673892,0.000008007059,0.0000018303575],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99930406,0.000013170178,0.00040199904,0.0000962909,0.00010722752,0.00007723261],"domain_scores_gemma":[0.99945456,0.00014229953,0.0001285568,0.000102278376,0.00016352859,0.000008764896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015861023,0.00008182054,0.0002495128,0.000117194955,0.0000118419575,0.0000062406334,0.000062528685,0.00006832139,2.1060652e-7],"category_scores_gemma":[0.0002113092,0.000075103715,0.000017705544,0.000247509,0.00001982339,0.0000447885,0.00000391942,0.000055040717,2.4322546e-9],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009271195,0.000026549573,0.0005876858,0.015050236,0.000012735945,8.566242e-9,0.00017898166,0.9775585,0.004971064,0.0006119639,0.00001176634,0.00089782174],"study_design_scores_gemma":[0.00044564423,0.00011257607,0.000043009073,0.0005884834,0.000015259982,1.0569388e-7,0.00007890293,0.95232433,0.045755886,0.00056474004,0.000024204723,0.000046847494],"about_ca_topic_score_codex":0.000019107405,"about_ca_topic_score_gemma":0.000006160633,"teacher_disagreement_score":0.556649,"about_ca_system_score_codex":0.000023493585,"about_ca_system_score_gemma":0.00011637869,"threshold_uncertainty_score":0.30626407},"labels":[],"label_agreement":null},{"id":"W4411985875","doi":"10.12737/2219-0767-2025-18-2-62-70","title":"Architecture of a test structure for verification of libraries of standard elements in silicon based on a pipeline-distribution approach","year":2025,"lang":"en","type":"article","venue":"Modeling of systems and processes","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Mitel (Canada)","funders":"","keywords":"Pipeline (software); Architecture; Computer science; Test (biology); Distribution (mathematics); Computer architecture; Programming language; Mathematics; Geology; Geography; Archaeology","score_opus":0.00708928536043458,"score_gpt":0.21899529730931747,"score_spread":0.2119060119488829,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411985875","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.441792,0.0018913114,0.55530125,0.000009618481,0.00003002642,0.00042914064,0.0004845786,0.000014892484,0.000047163994],"genre_scores_gemma":[0.99844104,0.000022424112,0.0013905056,0.0000012537455,0.000008048708,0.000030140494,0.00009673892,0.000008007059,0.0000018303575],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99930406,0.000013170178,0.00040199904,0.0000962909,0.00010722752,0.00007723261],"domain_scores_gemma":[0.99945456,0.00014229953,0.0001285568,0.000102278376,0.00016352859,0.000008764896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015861023,0.00008182054,0.0002495128,0.000117194955,0.0000118419575,0.0000062406334,0.000062528685,0.00006832139,2.1060652e-7],"category_scores_gemma":[0.0002113092,0.000075103715,0.000017705544,0.000247509,0.00001982339,0.0000447885,0.00000391942,0.000055040717,2.4322546e-9],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009271195,0.000026549573,0.0005876858,0.015050236,0.000012735945,8.566242e-9,0.00017898166,0.9775585,0.004971064,0.0006119639,0.00001176634,0.00089782174],"study_design_scores_gemma":[0.00044564423,0.00011257607,0.000043009073,0.0005884834,0.000015259982,1.0569388e-7,0.00007890293,0.95232433,0.045755886,0.00056474004,0.000024204723,0.000046847494],"about_ca_topic_score_codex":0.000019107405,"about_ca_topic_score_gemma":0.000006160633,"teacher_disagreement_score":0.556649,"about_ca_system_score_codex":0.000023493585,"about_ca_system_score_gemma":0.00011637869,"threshold_uncertainty_score":0.30626407},"labels":[],"label_agreement":null}]}