{"meta":{"query_hash":"891f9c2deb02","filters":{"venue":"Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)"},"cohort_total":2,"direct_labels_cover":0,"predictions_cover":2,"exported":2,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/891f9c2deb02","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+1998+Design+and+Automation+Conference.+35th+DAC.+%28Cat.+No.98CH36175%29"},"results":[{"id":"W4205442203","doi":"10.1109/dac.1998.724561","title":"Technology mapping for large complex PLDs","year":2002,"lang":"en","type":"article","venue":"Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)","topic":"Photonic and Optical Devices","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Logic synthesis; Logic gate; Minification; Electronic circuit; Logic optimization; Algorithm; High-level synthesis; Computer engineering; Theoretical computer science; Embedded system; Field-programmable gate array; Engineering; Programming language","score_opus":0.051265926849748115,"score_gpt":0.23894563750162504,"score_spread":0.1876797106518769,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4205442203","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02242239,0.000121059835,0.97236574,0.00007790052,0.000023397743,0.00004884831,0.000048741556,0.00094883575,0.003943156],"genre_scores_gemma":[0.18268268,0.00015004684,0.81260866,0.00009120732,0.000017619739,0.00010499741,0.00019643112,0.00026765838,0.0038807518],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997074,0.000053354437,0.000023207773,0.0000674655,0.00011772331,0.000030776926],"domain_scores_gemma":[0.9992681,0.00038341395,0.0000753328,0.00015446353,0.00010058738,0.000018215766],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038890104,0.00066369574,0.00034664484,0.0005742022,0.000482332,0.0007819952,0.000685969,0.00036820103,0.0064715883],"category_scores_gemma":[0.0015062067,0.00023877197,0.0003978615,0.00034985444,0.00042768585,0.0015155568,0.0008653826,0.0007242879,0.001113863],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001797214,0.00007997908,0.0013997698,0.00043191708,0.0000402396,0.0004708236,0.00023288016,0.17427048,0.1452022,0.0927688,0.0037046038,0.5812186],"study_design_scores_gemma":[0.000068145826,0.00023039324,0.0006719068,0.0000407224,0.000037865506,0.0007186505,0.00009664723,0.73253655,0.13208859,0.08468094,0.048798077,0.000031460393],"about_ca_topic_score_codex":0.00040880797,"about_ca_topic_score_gemma":0.0008880736,"teacher_disagreement_score":0.0064715883,"about_ca_system_score_codex":0.00053850684,"about_ca_system_score_gemma":0.00045008704,"threshold_uncertainty_score":0.0216496},"labels":[],"label_agreement":null},{"id":"W4254625991","doi":"10.1109/dac.1998.724551","title":"Functional verification of large ASICs","year":2002,"lang":"en","type":"article","venue":"Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Computer science; Application-specific integrated circuit; Embedded system","score_opus":0.04506531188486545,"score_gpt":0.2195885212476524,"score_spread":0.17452320936278695,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254625991","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16605322,0.0006320728,0.81646794,0.00040876333,0.000118346776,0.00026713486,0.00020818558,0.0034305104,0.012413813],"genre_scores_gemma":[0.8162956,0.00035367682,0.17823686,0.00015907838,0.00003709208,0.00027535064,0.00022430996,0.0003531143,0.004064916],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99755657,0.0009998807,0.00010096792,0.0002579371,0.00090336875,0.00018124204],"domain_scores_gemma":[0.9933721,0.0040022614,0.0003439029,0.0013090699,0.0008970461,0.00007572064],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0034728174,0.0006801776,0.0004760639,0.0005235144,0.0007191515,0.0009330222,0.0012815417,0.00062853086,0.0034747778],"category_scores_gemma":[0.008110058,0.00040190015,0.0005542783,0.00026369272,0.0016849387,0.0018156206,0.000832499,0.00072232547,0.00045794933],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041863968,0.0001729629,0.0045025456,0.0010049834,0.00012185381,0.0008659988,0.0008374702,0.50422955,0.10275518,0.22457416,0.003876133,0.15664054],"study_design_scores_gemma":[0.00015247158,0.0008160706,0.0015876724,0.0002108314,0.00010649501,0.0004977766,0.00020959046,0.7310416,0.14147449,0.08032734,0.043517996,0.000057692312],"about_ca_topic_score_codex":0.001724451,"about_ca_topic_score_gemma":0.0015122376,"teacher_disagreement_score":0.0034747778,"about_ca_system_score_codex":0.0012349208,"about_ca_system_score_gemma":0.0013805967,"threshold_uncertainty_score":0.018366218},"labels":[],"label_agreement":null}]}