{"meta":{"query_hash":"819e19a63e40","filters":{"venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)"},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/819e19a63e40","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+2002+Design+Automation+Conference+%28IEEE+Cat.+No.02CH37324%29"},"results":[{"id":"W4240107341","doi":"10.1109/dac.2002.1012645","title":"Retargetable binary utilities","year":2002,"lang":"en","type":"article","venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Software; Software engineering; Downstream (manufacturing); Set (abstract data type); Retargeting; Architecture; Interface (matter); Programming language; Operating system; Engineering","score_opus":0.0625527907229308,"score_gpt":0.2449277789363456,"score_spread":0.1823749882134148,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4240107341","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036014768,0.00017073717,0.9537406,0.0010411934,0.0006319701,0.0006847566,0.0000044066455,0.0041006394,0.03602425],"genre_scores_gemma":[0.32584828,0.00039069072,0.6591696,0.0005814088,0.00019370721,0.00017620473,0.000006746544,0.000045819495,0.013587511],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99669045,0.00009650726,0.0007637526,0.0009490003,0.0007163805,0.0007839256],"domain_scores_gemma":[0.9971432,0.00016004479,0.00049308623,0.00051063974,0.0014363446,0.0002566638],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0008653999,0.0004931201,0.0004773292,0.0004927784,0.0005149997,0.0010282452,0.001610068,0.00026798793,0.00080641446],"category_scores_gemma":[0.00036439375,0.0005058557,0.00012197114,0.0010550824,0.00014649275,0.0025001615,0.00019212287,0.00029916337,0.0015900356],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039020288,0.0007545515,0.0006639446,0.00051382574,0.00014366419,0.000030060186,0.010168964,0.0059761223,0.04604244,0.07678824,0.82331145,0.03556774],"study_design_scores_gemma":[0.0003272932,0.0002036695,0.00015488287,0.00012712184,0.000014439114,0.000033337183,0.000050571027,0.9790401,0.01224635,0.0023932552,0.0048107444,0.00059827487],"about_ca_topic_score_codex":0.000018846253,"about_ca_topic_score_gemma":3.280061e-7,"teacher_disagreement_score":0.97306395,"about_ca_system_score_codex":0.00016055013,"about_ca_system_score_gemma":0.00013888386,"threshold_uncertainty_score":0.9997393},"labels":[],"label_agreement":null},{"id":"W4244102356","doi":"10.1109/dac.2002.1012607","title":"High-level specification and automatic generation of IP interface monitors","year":2002,"lang":"en","type":"article","venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Verilog; VHDL; Block (permutation group theory); Embedded system; Interface (matter); Protocol (science); Formal verification; System on a chip; Hardware description language; Chip; Programming language; Operating system; Field-programmable gate array","score_opus":0.19017692829123026,"score_gpt":0.2921177476427763,"score_spread":0.10194081935154606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244102356","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14151879,0.000062478255,0.8549628,0.00034179588,0.00091849465,0.0008306606,0.000007705462,0.00056093495,0.00079631625],"genre_scores_gemma":[0.47540143,0.00012866748,0.5237292,0.00003658265,0.00013438755,0.00010950349,0.000003900271,0.000021857277,0.00043450628],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99678004,0.00014982735,0.001081337,0.00081781123,0.00072899775,0.00044196003],"domain_scores_gemma":[0.9967062,0.0001432785,0.0010349508,0.0005173269,0.0014127389,0.00018551837],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012288374,0.00041846305,0.00046069082,0.0004892963,0.00025200527,0.00054329634,0.0009851707,0.0002606126,0.00022790147],"category_scores_gemma":[0.0006773951,0.000434461,0.0000643259,0.0008919088,0.00018682692,0.0028932744,0.000110035035,0.00022563599,0.00039490903],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015201223,0.00029590275,0.00019764762,0.000427702,0.00006515572,0.000001224842,0.007581986,0.0005179217,0.72479016,0.06730241,0.011533355,0.18727133],"study_design_scores_gemma":[0.0003395797,0.00017548513,0.002197267,0.000111416564,0.000023377432,0.000020598174,0.000088557776,0.7940775,0.20173351,0.0007729591,0.0001041474,0.00035557573],"about_ca_topic_score_codex":0.000020566924,"about_ca_topic_score_gemma":7.313343e-7,"teacher_disagreement_score":0.7935596,"about_ca_system_score_codex":0.00021317104,"about_ca_system_score_gemma":0.00008338407,"threshold_uncertainty_score":0.9998107},"labels":[],"label_agreement":null},{"id":"W4247881338","doi":"10.1109/dac.2002.1012673","title":"Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique","year":2002,"lang":"en","type":"article","venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":80,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Subthreshold conduction; Leakage (economics); Very-large-scale integration; Computer science; Dynamic demand; Transistor; Cluster analysis; Standby power; Electronic engineering; Electronic circuit; Dissipation; Low-power electronics; Reduction (mathematics); Logic gate; Embedded system; Power (physics); Engineering; Electrical engineering; Voltage; Mathematics","score_opus":0.03265597306133072,"score_gpt":0.24502342697642224,"score_spread":0.21236745391509151,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247881338","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.75610745,0.00007456077,0.23624052,0.000032690128,0.0007030245,0.0017407862,0.000009029071,0.0040292367,0.0010627361],"genre_scores_gemma":[0.9613323,0.00013961017,0.037856534,0.000024048886,0.00006204971,0.0003018513,0.000009251536,0.0001565857,0.000117760566],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967023,0.00007084108,0.00094787206,0.00082467764,0.00053334626,0.0009209686],"domain_scores_gemma":[0.9986127,0.000046930476,0.00028389873,0.00031986227,0.00046670483,0.0002699029],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008822499,0.00067800935,0.00056990335,0.001033387,0.0002678552,0.00045959078,0.00040860896,0.0004484116,0.00025365845],"category_scores_gemma":[0.000099950434,0.00077102816,0.000058797108,0.0011540331,0.00015284572,0.0017822013,0.000053399905,0.00047787296,0.00021193619],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012021486,0.00012677956,0.00006413671,0.0003873738,0.000028438151,0.000011382932,0.003403399,0.14393474,0.8492364,0.00004360372,0.0004759671,0.0022757289],"study_design_scores_gemma":[0.0006953528,0.00015860122,0.00082273537,0.0005388079,0.000033990695,0.00023098585,0.00023329504,0.9582103,0.038179617,0.000029175297,0.000026324497,0.00084084],"about_ca_topic_score_codex":0.000021645461,"about_ca_topic_score_gemma":0.0000035821606,"teacher_disagreement_score":0.8142755,"about_ca_system_score_codex":0.0007966422,"about_ca_system_score_gemma":0.00006864708,"threshold_uncertainty_score":0.99947405},"labels":[],"label_agreement":null}]}