{"meta":{"query_hash":"819e19a63e40","filters":{"venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)"},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/819e19a63e40","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+2002+Design+Automation+Conference+%28IEEE+Cat.+No.02CH37324%29"},"results":[{"id":"W4240107341","doi":"10.1109/dac.2002.1012645","title":"Retargetable binary utilities","year":2002,"lang":"en","type":"article","venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Software; Software engineering; Downstream (manufacturing); Set (abstract data type); Retargeting; Architecture; Interface (matter); Programming language; Operating system; Engineering","score_opus":0.0625527907229308,"score_gpt":0.2449277789363456,"score_spread":0.1823749882134148,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4240107341","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04309386,0.00079699693,0.79042274,0.0002478964,0.00032218036,0.00034817055,0.0010892961,0.1363213,0.027357535],"genre_scores_gemma":[0.35588717,0.0010523521,0.5282098,0.0008468402,0.0001667949,0.0006187703,0.0047459486,0.038065474,0.0704068],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991479,0.00011621994,0.0000679728,0.00019783579,0.0003388781,0.00013111299],"domain_scores_gemma":[0.9979126,0.0006668906,0.00017523664,0.00086685544,0.00032875114,0.00004959851],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006132074,0.0009228609,0.0005412122,0.0010536244,0.0004070755,0.0009982977,0.0015382642,0.00075317844,0.013194654],"category_scores_gemma":[0.004215568,0.0006194439,0.0006145396,0.00060853193,0.0004887294,0.0017776121,0.0021023713,0.0013815364,0.007070484],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000674663,0.00020571289,0.003301674,0.00066203665,0.00006546561,0.0014319357,0.0010562334,0.011525327,0.12478782,0.046664782,0.054040007,0.7555843],"study_design_scores_gemma":[0.00021127601,0.00030283263,0.0056997733,0.00032457893,0.00020203114,0.003250657,0.0002719002,0.11885929,0.3630218,0.05794276,0.44967827,0.0002349089],"about_ca_topic_score_codex":0.00070756004,"about_ca_topic_score_gemma":0.0012655563,"teacher_disagreement_score":0.013194654,"about_ca_system_score_codex":0.00047124422,"about_ca_system_score_gemma":0.00048361756,"threshold_uncertainty_score":0.044140518},"labels":[],"label_agreement":null},{"id":"W4244102356","doi":"10.1109/dac.2002.1012607","title":"High-level specification and automatic generation of IP interface monitors","year":2002,"lang":"en","type":"article","venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Verilog; VHDL; Block (permutation group theory); Embedded system; Interface (matter); Protocol (science); Formal verification; System on a chip; Hardware description language; Chip; Programming language; Operating system; Field-programmable gate array","score_opus":0.19017692829123026,"score_gpt":0.2921177476427763,"score_spread":0.10194081935154606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244102356","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014573224,0.00002763263,0.97845846,0.00006342798,0.000015989748,0.00011254899,0.00012494138,0.004919303,0.001704556],"genre_scores_gemma":[0.27234203,0.000096790034,0.7226751,0.000116649215,0.000019765313,0.00042271992,0.00049615133,0.0010073641,0.002823383],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99845207,0.00041437085,0.00012909595,0.0001747868,0.00072667777,0.00010301589],"domain_scores_gemma":[0.99726045,0.001423661,0.0002691858,0.00055008824,0.0004529894,0.000043684733],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012287087,0.00046046803,0.00028424303,0.00046006354,0.0002315272,0.0011611235,0.0010337811,0.0007089941,0.003091073],"category_scores_gemma":[0.005253718,0.0005209258,0.00040938184,0.00027328488,0.0006819691,0.0011131761,0.0006143566,0.001174589,0.0010298113],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047234763,0.00025113169,0.0047412375,0.00077408174,0.00005717873,0.001240373,0.00093427754,0.1176018,0.39231274,0.19691484,0.009248368,0.27545163],"study_design_scores_gemma":[0.00015759114,0.00022572576,0.0006660851,0.000059709244,0.00003931559,0.00051173894,0.000063046646,0.65514404,0.2937659,0.025145255,0.024190642,0.000030934414],"about_ca_topic_score_codex":0.0004283021,"about_ca_topic_score_gemma":0.0004940623,"teacher_disagreement_score":0.003091073,"about_ca_system_score_codex":0.00044472766,"about_ca_system_score_gemma":0.0008662703,"threshold_uncertainty_score":0.010340631},"labels":[],"label_agreement":null},{"id":"W4247881338","doi":"10.1109/dac.2002.1012673","title":"Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique","year":2002,"lang":"en","type":"article","venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":80,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Subthreshold conduction; Leakage (economics); Very-large-scale integration; Computer science; Dynamic demand; Transistor; Cluster analysis; Standby power; Electronic engineering; Electronic circuit; Dissipation; Low-power electronics; Reduction (mathematics); Logic gate; Embedded system; Power (physics); Engineering; Electrical engineering; Voltage; Mathematics","score_opus":0.03265597306133072,"score_gpt":0.24502342697642224,"score_spread":0.21236745391509151,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247881338","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45940417,0.0006148101,0.5332496,0.00020108224,0.00003563051,0.0000744504,0.00012752294,0.0022915506,0.0040011704],"genre_scores_gemma":[0.83479893,0.00012233928,0.1634555,0.00006758201,0.000014411261,0.000052619074,0.00016384144,0.00007597132,0.0012488499],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998511,0.000029183915,0.0000075059793,0.000023219456,0.00006620477,0.000022812299],"domain_scores_gemma":[0.9997762,0.00006270739,0.000056170404,0.000052379844,0.000043797147,0.0000088571305],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000105476734,0.00043070837,0.0002436344,0.00050497666,0.0003366274,0.00025584025,0.0005947996,0.00026049025,0.0007362727],"category_scores_gemma":[0.0004207246,0.00015984713,0.00024946788,0.0005801434,0.00018005152,0.00051033014,0.00023656397,0.00022512187,0.00018374741],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033668053,0.00021978973,0.0023377012,0.00018716659,0.00006038122,0.00019745501,0.00019621027,0.23496398,0.33970228,0.008893417,0.0020452377,0.4108597],"study_design_scores_gemma":[0.000067409674,0.00068391126,0.003241477,0.000016839633,0.0000478954,0.00055337674,0.00006303361,0.7565261,0.22720224,0.006870645,0.0046959235,0.000031211934],"about_ca_topic_score_codex":0.0012921103,"about_ca_topic_score_gemma":0.0029706443,"teacher_disagreement_score":0.0012921103,"about_ca_system_score_codex":0.00043931222,"about_ca_system_score_gemma":0.00041801613,"threshold_uncertainty_score":0.0031874776},"labels":[],"label_agreement":null}]}