{"meta":{"query_hash":"0a973c333757","filters":{"venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)"},"cohort_total":6,"direct_labels_cover":0,"predictions_cover":6,"exported":6,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/0a973c333757","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+2003.+Design+Automation+Conference+%28IEEE+Cat.+No.03CH37451%29"},"results":[{"id":"W3145549985","doi":"10.1109/dac.2003.1218834","title":"A static pattern-independent technique for power grid voltage integrity verification","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Power grid; Grid; Voltage; Power (physics); Electrical engineering; Engineering; Mathematics","score_opus":0.027139963955979497,"score_gpt":0.24214913160905038,"score_spread":0.21500916765307088,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3145549985","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039872836,0.000023462639,0.95134234,0.0001612658,0.0015734626,0.0039549796,0.00008638595,0.0019404533,0.0010448287],"genre_scores_gemma":[0.85414726,0.00012541797,0.1417721,0.00020365391,0.00024155116,0.0030728134,0.000104368366,0.0001714223,0.00016141188],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99648654,0.000031236643,0.001028223,0.000804257,0.00073217956,0.0009175353],"domain_scores_gemma":[0.9966663,0.000088865614,0.0003749424,0.00042209018,0.0021620826,0.00028569953],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011728867,0.0007275544,0.00060587074,0.0004499841,0.00023578941,0.00045476938,0.0007357398,0.00049513555,0.000189801],"category_scores_gemma":[0.00046796253,0.00076097914,0.000118783144,0.00093835295,0.00011704503,0.0017426439,0.000038290924,0.00060567626,0.000629024],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000095140975,0.00029868152,0.00039721632,0.0013599904,0.00015769698,0.000008491084,0.0034860712,0.003265466,0.9535223,0.0049138637,0.026679441,0.0058156285],"study_design_scores_gemma":[0.0021149947,0.0005354087,0.0012232732,0.0006299552,0.000108077526,0.0000558136,0.0004608995,0.33998552,0.6482085,0.0024542606,0.0027249986,0.001498297],"about_ca_topic_score_codex":0.000034662975,"about_ca_topic_score_gemma":0.0000049360087,"teacher_disagreement_score":0.81427443,"about_ca_system_score_codex":0.0010993859,"about_ca_system_score_gemma":0.00055101543,"threshold_uncertainty_score":0.9994841},"labels":[],"label_agreement":null},{"id":"W4229722470","doi":"10.1109/dac.2003.1219088","title":"Synthesizing optimal filters for crosstalk-cancellation for high-speed buses","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Crosstalk; Computer science; Electronic engineering; Performance metric; Speedup; Bandwidth (computing); Computer engineering; Algorithm; Telecommunications; Parallel computing; Engineering","score_opus":0.031132588258845115,"score_gpt":0.23741667127861002,"score_spread":0.20628408301976492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229722470","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22490448,0.000056192555,0.7677401,0.00014143424,0.0015840898,0.0032241542,0.000092055445,0.0018095721,0.00044796863],"genre_scores_gemma":[0.6781061,0.00011340964,0.31961253,0.000094493415,0.00045658197,0.0009944037,0.000082276034,0.0001852424,0.00035494196],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99659353,0.000017072265,0.0009715432,0.00079306815,0.00053508865,0.0010896944],"domain_scores_gemma":[0.9966623,0.00024322576,0.00039209257,0.00029297243,0.0021599953,0.00024941732],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000761458,0.000738688,0.0006738235,0.00039294802,0.00043554147,0.0006960941,0.00058084173,0.00040184622,0.00008532433],"category_scores_gemma":[0.0006478658,0.0008042605,0.00014028985,0.0008025121,0.0001493052,0.002072552,0.000027930671,0.00022879068,0.0001834088],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003800876,0.00013764804,0.0001305187,0.0016978551,0.00023601115,0.0000025213753,0.0036479388,0.2292647,0.7316993,0.008068583,0.017821083,0.006913775],"study_design_scores_gemma":[0.0019830964,0.000304773,0.00022695225,0.00034930813,0.000099808305,0.000011423418,0.0001945627,0.61079484,0.38292846,0.0007636724,0.0014624643,0.0008806038],"about_ca_topic_score_codex":0.000022247594,"about_ca_topic_score_gemma":0.000003333284,"teacher_disagreement_score":0.45320165,"about_ca_system_score_codex":0.0008121258,"about_ca_system_score_gemma":0.00046339785,"threshold_uncertainty_score":0.99944085},"labels":[],"label_agreement":null},{"id":"W4234208104","doi":"10.1109/dac.2003.1219120","title":"A retargetable microarchitecture simulator","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Microarchitecture; Computer science; Computer architecture; Microprocessor; Instruction set; Embedded system; Branch predictor; Computer architecture simulator; Parallel computing","score_opus":0.02517826436919297,"score_gpt":0.24624760849092725,"score_spread":0.2210693441217343,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234208104","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008059493,0.00005914251,0.98313636,0.00079914456,0.0005522295,0.00095570664,0.0000047783687,0.0032193027,0.003213843],"genre_scores_gemma":[0.26384434,0.00006150243,0.73426753,0.00070598867,0.00015119783,0.000103545266,0.000011402723,0.000041538973,0.0008129345],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.996654,0.000071584655,0.00073494733,0.0010485701,0.000679365,0.0008115444],"domain_scores_gemma":[0.99602336,0.00007425956,0.00052318454,0.0005089873,0.0025652843,0.00030490579],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00088064355,0.00054279686,0.00050700473,0.00037527506,0.00041974825,0.0010143078,0.0016531808,0.00031840662,0.00005752216],"category_scores_gemma":[0.00061360566,0.00053830235,0.00010849324,0.0017614125,0.00012855859,0.0014707107,0.0001817455,0.00038686654,0.00047409473],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017211205,0.0012315381,0.0010385879,0.00081549055,0.00032222175,0.000057736277,0.015720343,0.30327094,0.32834065,0.22580026,0.09089945,0.032330662],"study_design_scores_gemma":[0.00085118314,0.00020183953,0.00012415883,0.00018962848,0.000019761821,0.00005366963,0.00003063614,0.902366,0.083953,0.008905694,0.0025713027,0.00073317083],"about_ca_topic_score_codex":0.000030439152,"about_ca_topic_score_gemma":0.0000012233425,"teacher_disagreement_score":0.599095,"about_ca_system_score_codex":0.00028801363,"about_ca_system_score_gemma":0.00090298423,"threshold_uncertainty_score":0.99970686},"labels":[],"label_agreement":null},{"id":"W4242199054","doi":"10.1109/dac.2003.1219139","title":"Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Die (integrated circuit); Power grid; Voltage; Voltage drop; Leakage (economics); Grid; Leakage power; Computer science; Environmental science; Electrical engineering; Electronic engineering; Power (physics); Engineering; Mechanical engineering; Transistor; Mathematics; Physics","score_opus":0.04336309476274766,"score_gpt":0.2768579591042649,"score_spread":0.23349486434151726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242199054","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06606331,0.000009906051,0.92959327,0.00021100878,0.00074117,0.0008062128,0.000017969807,0.00085940835,0.0016977784],"genre_scores_gemma":[0.7828525,0.0000056103577,0.21671292,0.00013993226,0.00008444015,0.00010568848,0.000019007872,0.000035418772,0.000044531756],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99627763,0.00005571871,0.0011747114,0.0009046469,0.0009178118,0.00066948746],"domain_scores_gemma":[0.9948177,0.00024401754,0.0009950149,0.00035852514,0.0032965466,0.00028822946],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010833926,0.0004865301,0.0005696337,0.00036865674,0.00041464504,0.00064826105,0.00090670283,0.00023944792,0.000055034303],"category_scores_gemma":[0.0035792629,0.00051010423,0.00006633244,0.0013570663,0.00015950298,0.0025243624,0.000090401096,0.0003715674,0.00018862991],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014442238,0.00076142146,0.0013152406,0.0010991592,0.0001861885,0.00006550364,0.021165961,0.023057487,0.45830345,0.4648322,0.000981571,0.02821738],"study_design_scores_gemma":[0.0008951657,0.00028960803,0.0014135716,0.00046640704,0.000053253734,0.000081248574,0.00032911843,0.90524876,0.07152152,0.019028796,0.000012404834,0.00066015514],"about_ca_topic_score_codex":0.00006436903,"about_ca_topic_score_gemma":0.0000042268853,"teacher_disagreement_score":0.88219124,"about_ca_system_score_codex":0.0002658146,"about_ca_system_score_gemma":0.0018907329,"threshold_uncertainty_score":0.99973506},"labels":[],"label_agreement":null},{"id":"W4244938795","doi":"10.1109/dac.2003.1219137","title":"Design of a 17-million gate network processor using a design factory","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Factory (object-oriented programming); Computer science; Network processor; Computer network; Programming language","score_opus":0.08659970242603296,"score_gpt":0.2826864506209027,"score_spread":0.19608674819486974,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244938795","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0039279214,0.00016491818,0.9879499,0.000095387266,0.0006842845,0.0042614127,0.000005702103,0.0023275232,0.0005829722],"genre_scores_gemma":[0.2687608,0.00010347369,0.72988594,0.00019592998,0.00021795451,0.0005129004,0.0000052599758,0.00010152744,0.00021622861],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9931157,0.00038791663,0.0019016666,0.0016030765,0.001536545,0.001455072],"domain_scores_gemma":[0.99096185,0.0003291145,0.0020879656,0.0008220287,0.0053691287,0.00042989134],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0038415676,0.0010298877,0.001212255,0.0007107625,0.00046193018,0.00081688684,0.002524805,0.00066515873,0.000045451518],"category_scores_gemma":[0.00090889435,0.0010431359,0.00016355683,0.0035141422,0.00027494237,0.0036068156,0.0002163036,0.0005211868,0.00015582787],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023430164,0.00050126365,0.00014285052,0.0010068134,0.00022322449,0.00003856445,0.008870601,0.12495776,0.8289344,0.016419731,0.014794486,0.00387602],"study_design_scores_gemma":[0.0009161667,0.0006522014,0.000043452488,0.001208718,0.00006909372,0.00011927588,0.0001151324,0.72808886,0.2548965,0.012790476,0.00006881161,0.0010313038],"about_ca_topic_score_codex":0.00006593804,"about_ca_topic_score_gemma":0.000001540465,"teacher_disagreement_score":0.6031311,"about_ca_system_score_codex":0.00087704556,"about_ca_system_score_gemma":0.0030951828,"threshold_uncertainty_score":0.9992019},"labels":[],"label_agreement":null},{"id":"W4252940155","doi":"10.1109/dac.2003.1219000","title":"Model order reduction of nonuniform transmission lines using integrated congruence transform","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"Model Reduction and Neural Networks","field":"Physics and Astronomy","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Orthonormal basis; Basis function; Algorithm; Computer science; Congruence (geometry); Model order reduction; Orthogonal basis; Basis (linear algebra); Mathematics; Orthonormality; Topology (electrical circuits); Mathematical optimization; Projection (relational algebra); Mathematical analysis","score_opus":0.05159047128044988,"score_gpt":0.2770223753109597,"score_spread":0.2254319040305098,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252940155","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23240755,0.000011884459,0.76414806,0.00019748438,0.00035305868,0.00079312734,0.000018622704,0.00018315046,0.0018870777],"genre_scores_gemma":[0.84745044,0.00007187571,0.15148105,0.000032333657,0.00020562702,0.00007420363,0.00005465229,0.000045446104,0.00058438757],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977059,0.000023864515,0.0008200134,0.0005450864,0.000433854,0.00047133357],"domain_scores_gemma":[0.9961365,0.000015401758,0.00047061604,0.00015746665,0.0030062315,0.00021380099],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031162848,0.00044480176,0.00047232828,0.00021120803,0.00024337678,0.00014598072,0.00029574006,0.00020645853,0.00029975487],"category_scores_gemma":[0.000028305716,0.00040965935,0.000113492024,0.0011151902,0.00017108792,0.0012747474,0.000012763471,0.00033098418,0.00002831031],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020661799,0.00034794214,0.00006955594,0.00017423465,0.00008235123,5.5110223e-7,0.002387718,0.16587059,0.7794983,0.014288688,0.0007691504,0.036304303],"study_design_scores_gemma":[0.00083513826,0.0000925815,0.00000852366,0.00029318553,0.0000627578,0.000011220362,0.00048582704,0.7775123,0.21632035,0.003891624,0.0001266004,0.00035991258],"about_ca_topic_score_codex":0.00020269411,"about_ca_topic_score_gemma":0.0000011883654,"teacher_disagreement_score":0.61504287,"about_ca_system_score_codex":0.0001551979,"about_ca_system_score_gemma":0.0009526831,"threshold_uncertainty_score":0.99983555},"labels":[],"label_agreement":null}]}