{"meta":{"query_hash":"fad40be211a2","filters":{"venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition"},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/fad40be211a2","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition"},"results":[{"id":"W4230233658","doi":"10.1109/date.2004.1268858","title":"Managing don't cares in Boolean satisfiability","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Satisfiability; Boolean satisfiability problem; Computer science; And-inverter graph; Boolean circuit; Very-large-scale integration; Boolean function; Circuit minimization for Boolean functions; Maximum satisfiability problem; Theoretical computer science; Representation (politics); Process (computing); Boolean expression; Computability; Algorithm; Programming language; Embedded system","score_opus":0.034860998743407146,"score_gpt":0.2634861605072138,"score_spread":0.22862516176380665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230233658","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25909257,0.0014349709,0.7088359,0.003710308,0.000335064,0.0005888707,0.00040790509,0.002847183,0.02274727],"genre_scores_gemma":[0.75659955,0.0006057452,0.23403302,0.0009930333,0.00008752925,0.0003180979,0.0004976465,0.0006513347,0.0062141926],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9938212,0.0023396327,0.00039155644,0.0008440287,0.0017608551,0.00084271247],"domain_scores_gemma":[0.9752529,0.01961304,0.0012997171,0.0020887032,0.0013731283,0.0003724885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0053986823,0.0010526231,0.0016277202,0.001588055,0.002645822,0.0035877165,0.002605261,0.0021738312,0.0060975156],"category_scores_gemma":[0.031538572,0.0013144873,0.0016255813,0.0013500918,0.003465982,0.008266523,0.0032741495,0.0032140727,0.00068254484],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022949313,0.00072038436,0.0094679175,0.0009218215,0.00025690076,0.0026430737,0.0019041458,0.24264812,0.016254237,0.3320342,0.013901613,0.37695265],"study_design_scores_gemma":[0.00026997871,0.00031189882,0.0007560355,0.000196187,0.00021136047,0.0008356216,0.00073508796,0.5548601,0.027290365,0.40187627,0.01253408,0.00012303112],"about_ca_topic_score_codex":0.0036733358,"about_ca_topic_score_gemma":0.007072774,"teacher_disagreement_score":0.0060975156,"about_ca_system_score_codex":0.0020529267,"about_ca_system_score_gemma":0.002992391,"threshold_uncertainty_score":0.02855128},"labels":[],"label_agreement":null},{"id":"W4231603221","doi":"10.1109/date.2004.1268882","title":"Wrapper design for testing IP cores with multiple clock domains","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Testability; Overhead (engineering); Design for testing; Clock rate; Embedded system; System on a chip; Chip; Dissipation; Computer hardware; Engineering; Reliability engineering","score_opus":0.057190916488534936,"score_gpt":0.2395133995194343,"score_spread":0.18232248303089935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231603221","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10114615,0.00045511767,0.8935661,0.00006928807,0.000061613406,0.00010541137,0.000046271896,0.0026116525,0.0019385077],"genre_scores_gemma":[0.74400663,0.00016474973,0.2533305,0.00015698686,0.000049026963,0.00012352619,0.00011195393,0.00013854027,0.0019180734],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999424,0.0001310112,0.000043467488,0.00012135868,0.00021946148,0.000060769362],"domain_scores_gemma":[0.9990466,0.00026583398,0.00024202128,0.00020304498,0.00019435387,0.00004816701],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039779287,0.0005856954,0.0003896997,0.0004943885,0.00017497742,0.00044111247,0.0011168555,0.0004177092,0.0010456119],"category_scores_gemma":[0.000995102,0.00022358088,0.00022612067,0.00023667698,0.0002563645,0.0007650181,0.00036814384,0.0004544136,0.00042184445],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074330514,0.00021428848,0.0024807197,0.0005182143,0.00011805114,0.00070943515,0.00015366172,0.03541765,0.61039704,0.009500102,0.0019258413,0.33782175],"study_design_scores_gemma":[0.00014374782,0.0020416584,0.0016594356,0.000043323733,0.00016999854,0.0017943382,0.000032332755,0.35665926,0.62016153,0.003547579,0.013709533,0.00003733087],"about_ca_topic_score_codex":0.00023437303,"about_ca_topic_score_gemma":0.00035073556,"teacher_disagreement_score":0.0011168555,"about_ca_system_score_codex":0.00036162834,"about_ca_system_score_gemma":0.00028554027,"threshold_uncertainty_score":0.0034979582},"labels":[],"label_agreement":null},{"id":"W4241307726","doi":"10.1109/date.2004.1269203","title":"Application of a multi-processor SoC platform to high-speed packet forwarding","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Network processor; Overhead (engineering); Network packet; Embedded system; IPv4; Computer network; Packet forwarding; Packet processing; System on a chip; Task (project management); The Internet; Computer architecture; Operating system; IPv6; Engineering","score_opus":0.035804866394178986,"score_gpt":0.25167302639827965,"score_spread":0.21586816000410067,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241307726","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9209733,0.00013940589,0.073588446,0.00008922854,0.000048207723,0.000084509535,0.00011260617,0.00076688133,0.0041974788],"genre_scores_gemma":[0.97421896,0.000058132107,0.024791332,0.00002135068,0.0000053304057,0.000045008062,0.0000820682,0.000020045098,0.0007576197],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998622,0.000024718503,0.000005370529,0.00001943839,0.000057146775,0.00003118377],"domain_scores_gemma":[0.9997905,0.000067053006,0.000023821454,0.00005042199,0.000043254044,0.000024960525],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019830915,0.00028760332,0.00014819187,0.00015040468,0.00012898461,0.00023876652,0.0002884744,0.00020038933,0.0021614374],"category_scores_gemma":[0.00046541975,0.00008066484,0.00012097024,0.00013813548,0.00014823228,0.00030656383,0.00025861818,0.00027779568,0.00018102654],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00075080286,0.0001714124,0.002420803,0.00039380262,0.000048178965,0.0008073273,0.00012542927,0.06339799,0.8441702,0.005629685,0.0008130554,0.08127125],"study_design_scores_gemma":[0.0001765005,0.0033607627,0.006571538,0.000029504017,0.00007631435,0.0008508943,0.00010046736,0.28359312,0.6928056,0.0022181438,0.010190912,0.000026241865],"about_ca_topic_score_codex":0.00043084697,"about_ca_topic_score_gemma":0.00052267354,"teacher_disagreement_score":0.0021614374,"about_ca_system_score_codex":0.0001128517,"about_ca_system_score_gemma":0.00026740556,"threshold_uncertainty_score":0.0072307587},"labels":[],"label_agreement":null}]}