{"meta":{"query_hash":"fad40be211a2","filters":{"venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition"},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/fad40be211a2","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition"},"results":[{"id":"W4230233658","doi":"10.1109/date.2004.1268858","title":"Managing don't cares in Boolean satisfiability","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Satisfiability; Boolean satisfiability problem; Computer science; And-inverter graph; Boolean circuit; Very-large-scale integration; Boolean function; Circuit minimization for Boolean functions; Maximum satisfiability problem; Theoretical computer science; Representation (politics); Process (computing); Boolean expression; Computability; Algorithm; Programming language; Embedded system","score_opus":0.034860998743407146,"score_gpt":0.2634861605072138,"score_spread":0.22862516176380665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230233658","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5071267,0.00007816046,0.4891784,0.0009471032,0.000069346665,0.00041121838,6.144176e-7,0.00021693311,0.0019715263],"genre_scores_gemma":[0.89820236,0.00019881895,0.10142725,0.00011552016,0.000011279582,0.000028840293,0.0000020971881,0.0000058283536,0.0000080043255],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"observational","domain_scores_codex":[0.998975,0.00004286287,0.0002892665,0.00037003003,0.00014344483,0.0001794039],"domain_scores_gemma":[0.99954,0.00007281203,0.00010547346,0.00009508109,0.00013336276,0.00005328235],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00083130365,0.0001263459,0.00012997176,0.00022809803,0.00008409718,0.00031109274,0.00014747985,0.000055245346,0.0000027217511],"category_scores_gemma":[0.00052462734,0.00012805888,0.000008335132,0.0005764927,0.00006871183,0.0014716582,0.00007232524,0.0001353888,0.000005205974],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025250325,0.00018587569,0.050591446,0.00033173588,0.0000031840889,0.000011772174,0.011632724,0.00020218588,0.030957175,0.69417965,0.00003455573,0.21184444],"study_design_scores_gemma":[0.0014023222,0.00035503574,0.45956355,0.000554258,0.0000066215207,0.00006180496,0.00062934397,0.36009523,0.02428083,0.15240139,0.00013950316,0.0005101089],"about_ca_topic_score_codex":0.000056111563,"about_ca_topic_score_gemma":0.000015700283,"teacher_disagreement_score":0.54177827,"about_ca_system_score_codex":0.00006206385,"about_ca_system_score_gemma":0.000046679837,"threshold_uncertainty_score":0.5222089},"labels":[],"label_agreement":null},{"id":"W4231603221","doi":"10.1109/date.2004.1268882","title":"Wrapper design for testing IP cores with multiple clock domains","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Testability; Overhead (engineering); Design for testing; Clock rate; Embedded system; System on a chip; Chip; Dissipation; Computer hardware; Engineering; Reliability engineering","score_opus":0.057190916488534936,"score_gpt":0.2395133995194343,"score_spread":0.18232248303089935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231603221","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17426081,0.0000503617,0.82427704,0.0002876357,0.000019695446,0.0005047105,0.0000014136086,0.0002791625,0.00031915325],"genre_scores_gemma":[0.9015214,0.000030725052,0.098150805,0.00016629358,0.000032494518,0.00006860563,0.0000037283996,0.000013667709,0.000012307503],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988648,0.000019027666,0.00025431442,0.00043332367,0.0001515459,0.0002769539],"domain_scores_gemma":[0.9988039,0.0005056,0.00015387083,0.00007137362,0.00037517687,0.00009008262],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046179476,0.00018592206,0.00016863011,0.0001632595,0.00027734946,0.00047316222,0.000147543,0.000056992583,7.754867e-7],"category_scores_gemma":[0.0010945791,0.0001606972,0.00001185202,0.0005594693,0.00007309731,0.0009693419,0.000041440024,0.000105967236,0.0000035038415],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050913983,0.0005558045,0.15578483,0.00085717416,0.000039424634,0.00006303058,0.012863008,0.0021645608,0.27317962,0.18264323,0.0003121697,0.37148622],"study_design_scores_gemma":[0.0038520517,0.0017128364,0.09274196,0.0013609736,0.000028714121,0.0003019148,0.00033989182,0.8582142,0.018379001,0.02218666,0.0001138835,0.0007679236],"about_ca_topic_score_codex":0.000018420069,"about_ca_topic_score_gemma":0.000004562492,"teacher_disagreement_score":0.85604966,"about_ca_system_score_codex":0.000028955432,"about_ca_system_score_gemma":0.00010917508,"threshold_uncertainty_score":0.65530413},"labels":[],"label_agreement":null},{"id":"W4241307726","doi":"10.1109/date.2004.1269203","title":"Application of a multi-processor SoC platform to high-speed packet forwarding","year":2004,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Network processor; Overhead (engineering); Network packet; Embedded system; IPv4; Computer network; Packet forwarding; Packet processing; System on a chip; Task (project management); The Internet; Computer architecture; Operating system; IPv6; Engineering","score_opus":0.035804866394178986,"score_gpt":0.25167302639827965,"score_spread":0.21586816000410067,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241307726","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24119593,0.000033964636,0.757527,0.00040152142,0.000050798855,0.00041494798,0.0000015178096,0.0001198963,0.00025439338],"genre_scores_gemma":[0.98440725,0.00006751963,0.015283175,0.00013176481,0.000032503027,0.000044414403,0.000004420985,0.000008735679,0.000020223915],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99897414,0.000010675885,0.00035393675,0.00033778744,0.00015165152,0.00017180602],"domain_scores_gemma":[0.99925095,0.000059683764,0.00018403743,0.00007649564,0.00035143184,0.00007739426],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042789965,0.00013625271,0.00018786648,0.00021721207,0.00010648139,0.00017529265,0.00013794635,0.00006908515,0.0000016722339],"category_scores_gemma":[0.00017487505,0.00012775772,0.000015235314,0.00057421636,0.000030480258,0.00089410116,0.000060600818,0.000083976876,0.000009870997],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009188629,0.0005012314,0.008993024,0.00079659204,0.000029280609,0.0000060781354,0.021739637,0.0015618855,0.23375882,0.5577454,0.00031955045,0.1744566],"study_design_scores_gemma":[0.0021648875,0.000657138,0.028951278,0.00079670764,0.000013934704,0.00007417045,0.00069020974,0.9124234,0.040569652,0.012898221,0.00026583794,0.0004945785],"about_ca_topic_score_codex":0.000049992163,"about_ca_topic_score_gemma":0.000010214543,"teacher_disagreement_score":0.9108615,"about_ca_system_score_codex":0.000037584807,"about_ca_system_score_gemma":0.000037679056,"threshold_uncertainty_score":0.5209809},"labels":[],"label_agreement":null}]}