{"meta":{"query_hash":"0c599c00d17c","filters":{"venue":"Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001"},"cohort_total":2,"direct_labels_cover":0,"predictions_cover":2,"exported":2,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/0c599c00d17c","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+Design%2C+Automation+and+Test+in+Europe.+Conference+and+Exhibition+2001"},"results":[{"id":"W4238486323","doi":"10.1109/date.2001.915128","title":"Testability trade-offs for BIST RTL data paths: the case for three dimensional design space","year":2002,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Design for testing; Overhead (engineering); Built-in self-test; Computer science; Dissipation; Embedded system; Reliability (semiconductor); Reliability engineering; Power (physics); Computer architecture; Parallel computing; Engineering","score_opus":0.13659100001470234,"score_gpt":0.28653588120508905,"score_spread":0.1499448811903867,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238486323","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7693593,0.004166081,0.19392022,0.0022873788,0.000061919454,0.00005747284,0.00019422757,0.00049650396,0.029456874],"genre_scores_gemma":[0.9916494,0.00025848308,0.0071150917,0.00010155721,0.000017786855,0.000017269196,0.000018721952,0.000042470085,0.00077928725],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9986992,0.00035685333,0.00009088732,0.00014964321,0.00044938517,0.00025407388],"domain_scores_gemma":[0.9761896,0.019200949,0.0022234395,0.001257977,0.0007499333,0.00037826758],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020637754,0.0005534722,0.00049378496,0.0010522973,0.00037399397,0.0016410196,0.0007752794,0.0011839839,0.004007582],"category_scores_gemma":[0.014907827,0.00028149062,0.00040265295,0.00090586423,0.00084424607,0.0026868545,0.0008239693,0.00066691206,0.0003846997],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002850393,0.00033113055,0.014670139,0.00044725506,0.00013988069,0.0026466593,0.00037798233,0.454837,0.13430135,0.11521527,0.0015086512,0.2726743],"study_design_scores_gemma":[0.00017714039,0.0022286705,0.017739799,0.00012054043,0.00017141583,0.005144189,0.0003453388,0.75709546,0.06669944,0.14481387,0.005315144,0.00014891729],"about_ca_topic_score_codex":0.0002498616,"about_ca_topic_score_gemma":0.0005918282,"teacher_disagreement_score":0.004007582,"about_ca_system_score_codex":0.00074782484,"about_ca_system_score_gemma":0.00020857324,"threshold_uncertainty_score":0.013406694},"labels":[],"label_agreement":null},{"id":"W4243432551","doi":"10.1109/date.2001.915058","title":"Network processors: a perspective on market requirements, processor architectures and embedded S/W tools","year":2002,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Network processor; Computer science; Software; Bandwidth (computing); Architecture; Embedded system; Service (business); Network architecture; Enhanced Data Rates for GSM Evolution; Computer architecture; Operating system; Computer network; Telecommunications","score_opus":0.057513776751121966,"score_gpt":0.2724104517537376,"score_spread":0.21489667500261567,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243432551","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015752643,0.17975074,0.12559335,0.13085647,0.0029486674,0.00007211051,0.00022379232,0.0002509115,0.5445514],"genre_scores_gemma":[0.4208444,0.33376262,0.08488519,0.0210701,0.01263675,0.0003796948,0.0002683237,0.0005881305,0.12556483],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99877435,0.00038995815,0.00005799854,0.000111209316,0.00054582336,0.00012070724],"domain_scores_gemma":[0.99794763,0.0012980398,0.0001405077,0.00007642529,0.00039533287,0.00014211179],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018289594,0.0012136677,0.00050857227,0.0025490907,0.0012397203,0.00722227,0.0012917436,0.0053375647,0.008574161],"category_scores_gemma":[0.0026183433,0.00057409005,0.0003759228,0.0022664422,0.0039639566,0.015555458,0.0015022627,0.0039637117,0.0015767914],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019231902,0.000025293219,0.00011656981,0.00015498762,0.0000035367198,0.00015234834,0.00016904257,0.0019917637,0.0005204252,0.96023905,0.009968112,0.026639659],"study_design_scores_gemma":[0.00001641735,0.00008944642,0.00044124466,0.00046837734,0.000010948627,0.00055963604,0.0013434519,0.01235221,0.00077744614,0.51463425,0.46928075,0.00002592602],"about_ca_topic_score_codex":0.0023506025,"about_ca_topic_score_gemma":0.0034948108,"teacher_disagreement_score":0.008574161,"about_ca_system_score_codex":0.0028664388,"about_ca_system_score_gemma":0.0015500484,"threshold_uncertainty_score":0.028683424},"labels":[],"label_agreement":null}]}