{"meta":{"query_hash":"0c599c00d17c","filters":{"venue":"Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001"},"cohort_total":2,"direct_labels_cover":0,"predictions_cover":2,"exported":2,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/0c599c00d17c","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+Design%2C+Automation+and+Test+in+Europe.+Conference+and+Exhibition+2001"},"results":[{"id":"W4238486323","doi":"10.1109/date.2001.915128","title":"Testability trade-offs for BIST RTL data paths: the case for three dimensional design space","year":2002,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Design for testing; Overhead (engineering); Built-in self-test; Computer science; Dissipation; Embedded system; Reliability (semiconductor); Reliability engineering; Power (physics); Computer architecture; Parallel computing; Engineering","score_opus":0.13659100001470234,"score_gpt":0.28653588120508905,"score_spread":0.1499448811903867,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238486323","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0058787954,0.00027491766,0.98720694,0.0031664863,0.00006247774,0.0026901257,0.00005281422,0.00042785087,0.00023957845],"genre_scores_gemma":[0.84001863,0.000107227825,0.15901154,0.00029183723,0.00006125485,0.0004070483,0.000016987025,0.000023487022,0.000061974235],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99806887,0.00009245643,0.0004931091,0.00076527696,0.00020927015,0.000371024],"domain_scores_gemma":[0.9972946,0.0015259418,0.00025900602,0.00037914386,0.00042020946,0.00012111472],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0023262633,0.00026484134,0.00026276527,0.00014909734,0.0004069969,0.0006054732,0.00051499886,0.00011005951,0.0000116467],"category_scores_gemma":[0.0014343646,0.00020854619,0.00002719038,0.00048240894,0.00015013595,0.0014044907,0.0001639489,0.00014936387,0.0000043529963],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025749844,0.0020423124,0.0072353687,0.002280692,0.000095558265,0.00024768463,0.01057673,0.00008499834,0.052379668,0.26557156,0.18152174,0.4777062],"study_design_scores_gemma":[0.000675245,0.00043129703,0.0009374797,0.0001536248,0.000019151,0.00062414416,0.0000914915,0.9824641,0.0017874287,0.01134191,0.0011701155,0.00030405668],"about_ca_topic_score_codex":0.000025948457,"about_ca_topic_score_gemma":0.000024909436,"teacher_disagreement_score":0.9823791,"about_ca_system_score_codex":0.000038401547,"about_ca_system_score_gemma":0.00006981972,"threshold_uncertainty_score":0.8504267},"labels":[],"label_agreement":null},{"id":"W4243432551","doi":"10.1109/date.2001.915058","title":"Network processors: a perspective on market requirements, processor architectures and embedded S/W tools","year":2002,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Network processor; Computer science; Software; Bandwidth (computing); Architecture; Embedded system; Service (business); Network architecture; Enhanced Data Rates for GSM Evolution; Computer architecture; Operating system; Computer network; Telecommunications","score_opus":0.057513776751121966,"score_gpt":0.2724104517537376,"score_spread":0.21489667500261567,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243432551","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11215657,0.0016812034,0.75939775,0.010652076,0.00014887059,0.0034722304,0.000012388672,0.0033520537,0.10912686],"genre_scores_gemma":[0.94340557,0.0007351887,0.054462105,0.0008388423,0.000053466578,0.00007584318,0.0000023234056,0.000015383706,0.00041130077],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99852896,0.00005798813,0.00030373383,0.0005680125,0.00022240789,0.00031890318],"domain_scores_gemma":[0.99896747,0.00019470244,0.00019111292,0.00009431922,0.00044057207,0.0001118058],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051599485,0.00023235161,0.00021589991,0.00022710103,0.00023802847,0.0007185482,0.00018740118,0.00007852418,0.000029131425],"category_scores_gemma":[0.00069611974,0.00021341079,0.000012422403,0.00065296434,0.00009262568,0.00067553215,0.0000955022,0.00018041495,0.00000524602],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046908786,0.0023395137,0.019925982,0.0019926024,0.00011813284,0.000092389484,0.061896525,0.0030702255,0.004895909,0.5024383,0.099237,0.30352432],"study_design_scores_gemma":[0.00094890874,0.00066015177,0.009539478,0.0007876808,0.000011162163,0.00008807998,0.00024726352,0.95920277,0.00085225416,0.02678858,0.00037298253,0.00050071074],"about_ca_topic_score_codex":0.000004497158,"about_ca_topic_score_gemma":0.000001374532,"teacher_disagreement_score":0.95613253,"about_ca_system_score_codex":0.000032884156,"about_ca_system_score_gemma":0.000035512443,"threshold_uncertainty_score":0.870264},"labels":[],"label_agreement":null}]}