{"meta":{"query_hash":"97e3e6ea809a","filters":{"venue":"Proceedings of ESSCIRC"},"cohort_total":5,"direct_labels_cover":0,"predictions_cover":5,"exported":5,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/97e3e6ea809a","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+of+ESSCIRC"},"results":[{"id":"W1991048508","doi":"10.1109/esscirc.2007.4430343","title":"Design for millimeter-wave applications in silicon technologies","year":2007,"lang":"en","type":"article","venue":"Proceedings of ESSCIRC","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"University of Toronto","keywords":"CMOS; BiCMOS; Extremely high frequency; Electronic circuit; Electronic engineering; Computer science; Electrical engineering; Silicon on insulator; Engineering; Cruise control; Transistor; Telecommunications; Silicon; Materials science; Control (management); Optoelectronics","score_opus":0.031491698658245845,"score_gpt":0.2383986315838897,"score_spread":0.20690693292564383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1991048508","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45776787,0.0023498563,0.50062364,0.000089050656,0.0001954845,0.0034792144,0.0000213441,0.0022508064,0.033222716],"genre_scores_gemma":[0.99017954,0.000050945284,0.009318865,0.000004785954,0.000022023056,0.00036688166,0.0000020942132,0.000038342296,0.000016548696],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99896455,9.659585e-7,0.00036125054,0.00020864948,0.00011427022,0.0003503107],"domain_scores_gemma":[0.99947745,0.00015802383,0.00006470832,0.000096628064,0.00017119691,0.000032005344],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045571008,0.00016182772,0.00022406007,0.00040864295,0.000029828363,0.000021395732,0.00026197423,0.00018212768,0.0000027538777],"category_scores_gemma":[0.00012424181,0.00016548687,0.000048169168,0.00064158865,0.00007742455,0.00018380744,0.0000032989808,0.00016261726,0.0000030142633],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008400642,0.00003389566,0.0009320817,0.00020126667,0.000026094245,6.079836e-7,0.00028052324,0.00036589295,0.97693855,0.008572428,0.00060424214,0.0120360125],"study_design_scores_gemma":[0.00020418967,0.000061737876,0.00032528522,0.00005073529,0.000013597001,0.000005682277,0.0009419969,0.0019355658,0.9790566,0.016775431,0.00044457568,0.00018457831],"about_ca_topic_score_codex":0.0000045394595,"about_ca_topic_score_gemma":0.0000018297359,"teacher_disagreement_score":0.53241163,"about_ca_system_score_codex":0.00013061643,"about_ca_system_score_gemma":0.000012876904,"threshold_uncertainty_score":0.67483586},"labels":[],"label_agreement":null},{"id":"W2113541291","doi":"10.1109/esscirc.2007.4430359","title":"A low jitter clocking strategy for a 7.5-Gb/s SerDes array in 65nm CMOS technology","year":2007,"lang":"en","type":"article","venue":"Proceedings of ESSCIRC","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"SerDes; CMOS; Jitter; Electronic engineering; Computer science; Electrical engineering; Engineering","score_opus":0.014459518744587934,"score_gpt":0.2612819944442019,"score_spread":0.246822475699614,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113541291","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9759714,0.00025475115,0.01683461,0.0001313667,0.00014076567,0.00040184517,0.0000051401,0.0007042022,0.0055559035],"genre_scores_gemma":[0.987913,0.000034336175,0.011819186,0.000017590282,0.000047332334,0.00008522932,0.0000011023831,0.000033642416,0.000048563958],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988536,3.5053816e-7,0.00034708725,0.00022797943,0.00010015017,0.0004708074],"domain_scores_gemma":[0.99966216,0.00003251313,0.000078786295,0.0000851227,0.000115128314,0.000026263515],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022761246,0.00017676882,0.00025568754,0.0004677057,0.000037573056,0.000019124995,0.0003196837,0.00021595978,0.0000067072156],"category_scores_gemma":[0.00010082348,0.00017811648,0.00004088624,0.0005521788,0.000108457396,0.00023802769,0.000046490575,0.00022608666,0.000002530149],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008492563,0.00017738248,0.044568572,0.001680592,0.00009578579,0.000005060052,0.0006815338,0.002114173,0.7631799,0.035269096,0.0007075109,0.15143548],"study_design_scores_gemma":[0.0007796054,0.00017889701,0.0012074995,0.00031743594,0.000013722162,0.000010286143,0.003007527,0.0014352439,0.9440512,0.045109604,0.003503283,0.00038568224],"about_ca_topic_score_codex":0.0000016565541,"about_ca_topic_score_gemma":0.000005501701,"teacher_disagreement_score":0.18087132,"about_ca_system_score_codex":0.00006907795,"about_ca_system_score_gemma":0.000007532114,"threshold_uncertainty_score":0.7263379},"labels":[],"label_agreement":null},{"id":"W2176339269","doi":"10.1109/esscirc.2007.4430270","title":"A high bandwidth power scaleable sub-sampling 10-bit pipelined ADC with embedded sample and hold","year":2007,"lang":"en","type":"article","venue":"Proceedings of ESSCIRC","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Bandwidth (computing); CMOS; Computer science; Sample (material); Electrical engineering; Engineering; Telecommunications; Chemistry; Chromatography","score_opus":0.009094276833958671,"score_gpt":0.1950714926537395,"score_spread":0.18597721581978083,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2176339269","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87965274,0.0005933746,0.11205823,0.000010503305,0.00009244017,0.00026391674,0.000018334078,0.00032478478,0.006985697],"genre_scores_gemma":[0.9971663,0.00004349774,0.0023795709,0.000038838447,0.000110042216,0.000011987256,0.0000069597686,0.000067153924,0.0001756494],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99846196,0.0000019505108,0.000368801,0.00033133468,0.00030306325,0.00053290895],"domain_scores_gemma":[0.99917626,0.00013617106,0.00009896889,0.00009611759,0.00028973492,0.00020275946],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00053116237,0.00027391466,0.00039863653,0.0002124668,0.000097305485,0.000073699375,0.00018251722,0.00013912562,0.00009097269],"category_scores_gemma":[0.00010234521,0.00025171036,0.00005601719,0.00039878546,0.00010564703,0.00032519794,0.000028197099,0.00020942585,0.000011154884],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00057225773,0.00021450322,0.014404441,0.0014137041,0.00038419524,0.000020463742,0.0023874876,0.0013987485,0.9065151,0.0544363,0.00897438,0.009278417],"study_design_scores_gemma":[0.007278681,0.0016396202,0.018427376,0.0015042211,0.00053556013,0.00021472627,0.003776617,0.0035345394,0.91861755,0.03305531,0.00819376,0.003222025],"about_ca_topic_score_codex":0.000040491468,"about_ca_topic_score_gemma":0.000010824664,"teacher_disagreement_score":0.117513575,"about_ca_system_score_codex":0.000045702094,"about_ca_system_score_gemma":0.000020915144,"threshold_uncertainty_score":0.9999935},"labels":[],"label_agreement":null},{"id":"W2179334787","doi":"10.1109/esscirc.2007.4430267","title":"An 11-bit 45MS/s pipelined ADC with rapid calibration of DAC errors in a multi-bit pipeline stage","year":2007,"lang":"en","type":"article","venue":"Proceedings of ESSCIRC","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Spurious-free dynamic range; Pipeline (software); Calibration; Least significant bit; CMOS; Computer science; 12-bit; Computer hardware; Mathematics; Electronic engineering; Engineering; Statistics","score_opus":0.019724862486147382,"score_gpt":0.2426741337867151,"score_spread":0.22294927130056771,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2179334787","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7542016,0.00022489349,0.24289411,0.000007284442,0.000056937228,0.00036492484,0.000021980051,0.0001816096,0.0020466447],"genre_scores_gemma":[0.998047,0.000026243704,0.0016049057,0.00002594885,0.00006842361,0.000013300059,0.000019268722,0.000059889713,0.00013500325],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983186,0.0000060684933,0.0006455051,0.00029878187,0.00033317128,0.00039788627],"domain_scores_gemma":[0.9992169,0.000041465995,0.00019422916,0.00012322339,0.00027647975,0.00014767396],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007763761,0.00025075168,0.00041281214,0.00040262903,0.000032925218,0.000023241408,0.0002675024,0.000155263,0.000048851834],"category_scores_gemma":[0.00006494279,0.00023919153,0.000060452516,0.0006089637,0.00009216377,0.0005914059,0.000015359545,0.00021450066,0.0000020435525],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033418875,0.00053235196,0.06380216,0.0013251328,0.00006796149,0.000020067026,0.004862571,0.0080973795,0.90703255,0.007842913,0.00063145225,0.0054512587],"study_design_scores_gemma":[0.0044422094,0.00076517207,0.015814321,0.00060579245,0.00011392216,0.000019681374,0.0064294236,0.14804807,0.8216485,0.00060874317,0.0004677593,0.0010364037],"about_ca_topic_score_codex":0.00013427479,"about_ca_topic_score_gemma":0.00019179107,"teacher_disagreement_score":0.2438454,"about_ca_system_score_codex":0.000059359136,"about_ca_system_score_gemma":0.000038653718,"threshold_uncertainty_score":0.9753948},"labels":[],"label_agreement":null},{"id":"W3147855248","doi":"10.1109/esscir.2006.307533","title":"Circuit Techniques for Organic and Amorphous Semiconductor based Field Effect Transistors","year":2006,"lang":"en","type":"article","venue":"Proceedings of ESSCIRC","topic":"Thin-Film Transistor Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Materials science; Thin-film transistor; Organic semiconductor; Optoelectronics; Amorphous silicon; Transistor; Threshold voltage; Semiconductor; Amorphous solid; Field-effect transistor; Silicon; Voltage; Engineering physics; Electrical engineering; Nanotechnology; Crystalline silicon; Engineering","score_opus":0.005026867641604254,"score_gpt":0.17806561415794553,"score_spread":0.17303874651634127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3147855248","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9919238,0.00063691096,0.0031893116,0.00010393432,0.000121708814,0.0005653605,0.000018990355,0.001873773,0.0015661949],"genre_scores_gemma":[0.9962279,0.000015948743,0.003477665,0.000021034208,0.000050220173,0.00011707444,0.0000027059916,0.00006247342,0.000024987461],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99913174,0.0000014415141,0.00025003665,0.00023811546,0.0001228477,0.00025579802],"domain_scores_gemma":[0.9996193,0.00011821356,0.000052223175,0.0000897669,0.000087154716,0.000033342345],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015267804,0.00021501623,0.00032049633,0.00020227468,0.00004695099,0.00002909366,0.00021584633,0.00022194094,0.000013772789],"category_scores_gemma":[0.00008470071,0.00022059644,0.00008220134,0.00020990189,0.00008510459,0.00016203173,0.000009642196,0.00016487362,7.3226045e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016401478,0.000015890306,0.0018558183,0.0011067379,0.000017899061,4.9741965e-7,0.00006068744,0.000004976939,0.99096656,0.0005958925,0.002387768,0.0029708764],"study_design_scores_gemma":[0.00036600445,0.00022475795,0.00045133557,0.00009443234,0.00005732671,0.000005986206,0.000029145676,0.0002692653,0.9953383,0.0012788904,0.0016421714,0.00024236625],"about_ca_topic_score_codex":0.0000215041,"about_ca_topic_score_gemma":0.000008181061,"teacher_disagreement_score":0.004371763,"about_ca_system_score_codex":0.00006502147,"about_ca_system_score_gemma":0.000010135448,"threshold_uncertainty_score":0.8995662},"labels":[],"label_agreement":null}]}