{"meta":{"query_hash":"dd500ac9af6a","filters":{"venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003."},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/dd500ac9af6a","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+of+the+ASP-DAC+Asia+and+South+Pacific+Design+Automation+Conference%2C+2003."},"results":[{"id":"W4241352814","doi":"10.1109/aspdac.2003.1195023","title":"Adaptive wire adjustment for bounded skew clock distribution network","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada; Concordia University","funders":"","keywords":"Skew; Very-large-scale integration; Timing failure; Clock skew; Computer science; Enhanced Data Rates for GSM Evolution; Node (physics); Clock network; Bounded function; Digital clock manager; Algorithm; Parallel computing; Mathematics; Clock signal; Engineering; Embedded system; Jitter","score_opus":0.01708162577768833,"score_gpt":0.1971150050847373,"score_spread":0.180033379307049,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241352814","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038551185,0.000094316405,0.95951927,0.00006564277,0.00002797915,0.000031086267,0.000015920494,0.00044197857,0.0012526363],"genre_scores_gemma":[0.6407777,0.00014386373,0.35443524,0.00009760753,0.000038153845,0.00007250747,0.00007664892,0.00012678941,0.004231535],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99960464,0.000086915905,0.000022117198,0.00012748803,0.000112118985,0.000046644902],"domain_scores_gemma":[0.99934226,0.00021872271,0.00014345103,0.000112918606,0.00014648876,0.000036150377],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005106713,0.0004081505,0.00034071913,0.000519757,0.00049176713,0.00043422572,0.0011197723,0.00035417304,0.0015675619],"category_scores_gemma":[0.001894612,0.00022023248,0.00018059777,0.0005770254,0.00045444697,0.0010354099,0.0006442567,0.0004683274,0.00028653975],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031645643,0.000048320915,0.0020867332,0.0000752937,0.000026231219,0.00015751495,0.00020292189,0.60670537,0.036483884,0.0205503,0.0017277236,0.33161917],"study_design_scores_gemma":[0.000031650467,0.00007610487,0.00025416384,0.0000049544938,0.000014894677,0.000102627644,0.00002279702,0.97869647,0.012070958,0.005296881,0.0034153133,0.000013132604],"about_ca_topic_score_codex":0.0018888077,"about_ca_topic_score_gemma":0.0029392375,"teacher_disagreement_score":0.0018888077,"about_ca_system_score_codex":0.0007973881,"about_ca_system_score_gemma":0.0005406234,"threshold_uncertainty_score":0.005785525},"labels":[],"label_agreement":null},{"id":"W4247959368","doi":"10.1109/aspdac.2003.1194999","title":"Logic verification based on diagnosis techniques","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Observability; Controllability; Computer science; Combinational logic; Sequential logic; Logic synthesis; Logic optimization; Logic gate; Automatic test pattern generation; Register-transfer level; Digital electronics; Algorithm; Computer engineering; Theoretical computer science; Electronic circuit; Mathematics; Engineering","score_opus":0.03921058547885966,"score_gpt":0.25726591407611743,"score_spread":0.21805532859725776,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247959368","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017489755,0.00007899163,0.99600285,0.00008953212,0.00002349328,0.000053031763,0.00002815902,0.0008769907,0.0010980385],"genre_scores_gemma":[0.1417455,0.0003250239,0.8554675,0.00020956164,0.000049327224,0.0002631047,0.00014241868,0.00013953411,0.001658067],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99618703,0.0011043212,0.00026662904,0.0005246353,0.0016631846,0.00025426492],"domain_scores_gemma":[0.99427503,0.0039278683,0.0003711454,0.00082264194,0.0005318634,0.00007146142],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020203555,0.00092032057,0.0005656748,0.0019089717,0.00063794473,0.0013896868,0.0016406915,0.0011051801,0.004326824],"category_scores_gemma":[0.0076750065,0.0006108787,0.0015233823,0.0008566472,0.0023589144,0.0028820017,0.0015925028,0.001944818,0.0009797441],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021550008,0.00021586333,0.0011470622,0.0006889409,0.00014145042,0.00065707014,0.00042095926,0.08658398,0.037566572,0.5055543,0.0040938593,0.36271435],"study_design_scores_gemma":[0.00024594463,0.0002859207,0.00032857366,0.00022603427,0.00012945115,0.0011459547,0.00006785968,0.5632412,0.061868858,0.33999315,0.03238742,0.00007976493],"about_ca_topic_score_codex":0.0011177213,"about_ca_topic_score_gemma":0.00117083,"teacher_disagreement_score":0.004326824,"about_ca_system_score_codex":0.0010798014,"about_ca_system_score_gemma":0.0016883349,"threshold_uncertainty_score":0.01447463},"labels":[],"label_agreement":null},{"id":"W4254348042","doi":"10.1109/aspdac.2003.1195042","title":"On improving FPGA routability applying multi-level switch boxes","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; University of Lethbridge","funders":"","keywords":"Field-programmable gate array; Routing (electronic design automation); Computer science; Kernel (algebra); Embedded system; Extension (predicate logic); Placement; Parallel computing; Computer hardware; Physical design; Mathematics; Circuit design","score_opus":0.03508341948293945,"score_gpt":0.22141111134759192,"score_spread":0.18632769186465248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254348042","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15009926,0.0010953947,0.8397255,0.000101048514,0.00007184551,0.00006262576,0.000039231072,0.0011392172,0.0076659485],"genre_scores_gemma":[0.5939407,0.0009686839,0.39951646,0.00012390027,0.000077045814,0.00006849304,0.00011841672,0.00015168857,0.005034662],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971503,0.00008138397,0.000019640396,0.000055137465,0.0000842576,0.000044511373],"domain_scores_gemma":[0.9995327,0.0002097222,0.00005776355,0.00012979706,0.000053841755,0.000016167784],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042942722,0.0005174751,0.0003256009,0.00041499245,0.00022697171,0.0004318616,0.0006131092,0.0003112992,0.002533872],"category_scores_gemma":[0.00078225636,0.00015468503,0.00032795835,0.00032319667,0.0002668483,0.001083531,0.0005635236,0.00040502244,0.0005557124],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000548407,0.000108473796,0.0015725954,0.00046008974,0.000081443344,0.00038739783,0.00016342451,0.21463814,0.3193566,0.03774176,0.0012106212,0.42373115],"study_design_scores_gemma":[0.00020681333,0.0020311477,0.0026898189,0.00009668044,0.00017027615,0.0010762349,0.00009519934,0.5723584,0.35261256,0.019804358,0.048795957,0.00006255477],"about_ca_topic_score_codex":0.00025337562,"about_ca_topic_score_gemma":0.00053948787,"teacher_disagreement_score":0.002533872,"about_ca_system_score_codex":0.00023736559,"about_ca_system_score_gemma":0.00024419368,"threshold_uncertainty_score":0.008476675},"labels":[],"label_agreement":null}]}