{"meta":{"query_hash":"dd500ac9af6a","filters":{"venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003."},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/dd500ac9af6a","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+of+the+ASP-DAC+Asia+and+South+Pacific+Design+Automation+Conference%2C+2003."},"results":[{"id":"W4241352814","doi":"10.1109/aspdac.2003.1195023","title":"Adaptive wire adjustment for bounded skew clock distribution network","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada; Concordia University","funders":"","keywords":"Skew; Very-large-scale integration; Timing failure; Clock skew; Computer science; Enhanced Data Rates for GSM Evolution; Node (physics); Clock network; Bounded function; Digital clock manager; Algorithm; Parallel computing; Mathematics; Clock signal; Engineering; Embedded system; Jitter","score_opus":0.01708162577768833,"score_gpt":0.1971150050847373,"score_spread":0.180033379307049,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241352814","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.080792084,0.001141809,0.8821725,0.000121521116,0.002166602,0.0053198477,0.00019028258,0.0010857633,0.027009575],"genre_scores_gemma":[0.9816161,0.00007319139,0.017381074,0.000013511925,0.000092587885,0.00025368494,0.000023075556,0.00004261456,0.00050418434],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983003,0.00003394836,0.0005125975,0.00032584261,0.00033156484,0.00049575476],"domain_scores_gemma":[0.9987153,0.000045472985,0.00027306157,0.00016682905,0.00068227114,0.00011707186],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006293146,0.00034831298,0.0003875069,0.0000817781,0.0003144256,0.00013978218,0.00024303417,0.00020426499,0.00002716994],"category_scores_gemma":[0.00016167272,0.00028378595,0.00008186525,0.00074596726,0.00013454359,0.0004098511,0.000025369369,0.00018995555,0.000014269616],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036264904,0.00020988595,0.004639827,0.0012218839,0.0007180576,8.9087234e-7,0.01176631,0.008556173,0.006001859,0.8443243,0.109619625,0.012578574],"study_design_scores_gemma":[0.0034535576,0.00067661813,0.011075174,0.0008152281,0.0004819267,0.000033723103,0.0072774393,0.9017863,0.03566338,0.020373223,0.016813915,0.0015494898],"about_ca_topic_score_codex":0.0000010582598,"about_ca_topic_score_gemma":2.790908e-7,"teacher_disagreement_score":0.900824,"about_ca_system_score_codex":0.0001247827,"about_ca_system_score_gemma":0.00013290532,"threshold_uncertainty_score":0.99996144},"labels":[],"label_agreement":null},{"id":"W4247959368","doi":"10.1109/aspdac.2003.1194999","title":"Logic verification based on diagnosis techniques","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Observability; Controllability; Computer science; Combinational logic; Sequential logic; Logic synthesis; Logic optimization; Logic gate; Automatic test pattern generation; Register-transfer level; Digital electronics; Algorithm; Computer engineering; Theoretical computer science; Electronic circuit; Mathematics; Engineering","score_opus":0.03921058547885966,"score_gpt":0.25726591407611743,"score_spread":0.21805532859725776,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247959368","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037519762,0.000028312934,0.95325917,0.00038018127,0.00026124055,0.001058877,0.00000505233,0.00040623933,0.040848948],"genre_scores_gemma":[0.6049459,0.000014424301,0.3946372,0.00007104955,0.000010235669,0.00018375703,0.0000011489703,0.000009334025,0.00012696636],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981973,0.00015445163,0.00045473923,0.0004713653,0.0004664783,0.00025564074],"domain_scores_gemma":[0.9980241,0.00007349351,0.0005744051,0.0003939518,0.0008528466,0.00008122433],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015913459,0.00023838088,0.00024859468,0.0002429699,0.0002713032,0.00026385725,0.00070621487,0.00016852956,0.000021962893],"category_scores_gemma":[0.0012683651,0.00018325944,0.000056253928,0.0012457741,0.00016150741,0.0005918445,0.000047516405,0.00018673105,0.000016264707],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020483223,0.00012028497,0.003023145,0.000085298234,0.00001352177,1.7674773e-7,0.0018329279,0.00003949226,0.0037490223,0.97279066,0.0011729619,0.017152015],"study_design_scores_gemma":[0.00060229836,0.0005077335,0.014844014,0.00034250668,0.00005429401,0.000012640058,0.0014781733,0.5074596,0.44339585,0.027041484,0.0035756032,0.00068582915],"about_ca_topic_score_codex":0.0000013220166,"about_ca_topic_score_gemma":3.598715e-8,"teacher_disagreement_score":0.94574916,"about_ca_system_score_codex":0.000054750653,"about_ca_system_score_gemma":0.00015412515,"threshold_uncertainty_score":0.7473103},"labels":[],"label_agreement":null},{"id":"W4254348042","doi":"10.1109/aspdac.2003.1195042","title":"On improving FPGA routability applying multi-level switch boxes","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; University of Lethbridge","funders":"","keywords":"Field-programmable gate array; Routing (electronic design automation); Computer science; Kernel (algebra); Embedded system; Extension (predicate logic); Placement; Parallel computing; Computer hardware; Physical design; Mathematics; Circuit design","score_opus":0.03508341948293945,"score_gpt":0.22141111134759192,"score_spread":0.18632769186465248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254348042","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18880154,0.00021026054,0.76831496,0.00004591031,0.0005020704,0.0031837143,0.000052916228,0.0017741633,0.03711444],"genre_scores_gemma":[0.9663461,0.000017986842,0.03302439,0.000014803821,0.00001984334,0.00019791248,0.0000022951026,0.000044321907,0.00033238987],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983051,0.00004452369,0.0005325043,0.0003846279,0.0003457733,0.00038747347],"domain_scores_gemma":[0.9988968,0.00005804771,0.00024345062,0.00022018579,0.00047075367,0.000110806104],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008900506,0.0003602799,0.0003931412,0.00018456919,0.00024725715,0.00018821377,0.00029433818,0.00023016748,0.00003781411],"category_scores_gemma":[0.0005571555,0.0002866677,0.00007836799,0.0005937643,0.00012301693,0.000347487,0.000036236797,0.00031903526,0.000012435057],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002109701,0.000751811,0.026654368,0.003826692,0.00057119195,0.00000435108,0.04027015,0.0014843774,0.48808083,0.21352059,0.0084797125,0.21614496],"study_design_scores_gemma":[0.0021238427,0.00034787966,0.018534862,0.0007446321,0.00020773831,0.00004042708,0.012331031,0.44535458,0.50445,0.013404959,0.00070110185,0.0017589191],"about_ca_topic_score_codex":0.000004190313,"about_ca_topic_score_gemma":3.8836853e-7,"teacher_disagreement_score":0.7775445,"about_ca_system_score_codex":0.0000684715,"about_ca_system_score_gemma":0.00008101975,"threshold_uncertainty_score":0.9999586},"labels":[],"label_agreement":null}]}