{"meta":{"query_hash":"6c8feb3ef7ff","filters":{"venue":"Proceedings of the European Design Automation Conference, 1990., EDAC."},"cohort_total":2,"direct_labels_cover":0,"predictions_cover":2,"exported":2,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/6c8feb3ef7ff","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+of+the+European+Design+Automation+Conference%2C+1990.%2C+EDAC."},"results":[{"id":"W4243927247","doi":"10.1109/edac.1990.136631","title":"Transistor placement and interconnect algorithms for leaf cell synthesis","year":2002,"lang":"en","type":"article","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada); Carleton University","funders":"","keywords":"Routing (electronic design automation); Chaining; Transistor; Computer science; Algorithm; Interconnection; Placement; Set (abstract data type); Metric (unit); Routing table; Parallel computing; Physical design; Engineering; Embedded system; Electrical engineering; Circuit design; Computer network; Routing protocol; Voltage","score_opus":0.038765431086630074,"score_gpt":0.20607168351157593,"score_spread":0.16730625242494584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243927247","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032644812,0.0001425431,0.99251735,0.000039724335,0.000017800248,0.000028742108,0.000061512765,0.0010039285,0.0029239426],"genre_scores_gemma":[0.053178027,0.00023988103,0.9415089,0.000053337528,0.000019458575,0.000110258734,0.0003939528,0.00030118137,0.0041949837],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979454,0.000039068287,0.000015714197,0.000046194476,0.000082555,0.000021884915],"domain_scores_gemma":[0.99972755,0.00009431474,0.000023670835,0.00005607459,0.00008652761,0.000011814064],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025940174,0.00061669346,0.00038116617,0.00071565417,0.00046731377,0.00081051054,0.00082683377,0.00044145444,0.005968346],"category_scores_gemma":[0.00083101174,0.00027063934,0.0004405874,0.0009121195,0.0003640139,0.0008341852,0.00056548667,0.00079097017,0.0023371808],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001150228,0.000050570543,0.00047056912,0.00021434236,0.000023481292,0.0001176746,0.00016316868,0.23113383,0.033996843,0.10632706,0.009787549,0.6175999],"study_design_scores_gemma":[0.000060659408,0.00010924901,0.00023986914,0.000036460868,0.000021370699,0.00018742734,0.000047829515,0.88025165,0.025467157,0.05781789,0.03573599,0.000024505414],"about_ca_topic_score_codex":0.0020498908,"about_ca_topic_score_gemma":0.0032991513,"teacher_disagreement_score":0.005968346,"about_ca_system_score_codex":0.00081880466,"about_ca_system_score_gemma":0.0006621214,"threshold_uncertainty_score":0.019966066},"labels":[],"label_agreement":null},{"id":"W4250776205","doi":"10.1109/edac.1990.136649","title":"A new synthesis technique for multilevel combinational circuits","year":2002,"lang":"en","type":"article","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; Bell (Canada)","funders":"","keywords":"Computer science; Combinational logic; Function (biology); Simple (philosophy); Electronic circuit; Boolean function; Minification; Cascade; Algorithm; Computer engineering; CMOS; Topology (electrical circuits); Logic gate; Theoretical computer science; Mathematics; Electronic engineering; Engineering; Programming language","score_opus":0.036966696724979584,"score_gpt":0.20798287857340622,"score_spread":0.17101618184842665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250776205","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00307307,0.00040683208,0.9861925,0.00011311831,0.00009181826,0.000069185364,0.00009274444,0.0008372983,0.009123442],"genre_scores_gemma":[0.09550941,0.000638698,0.8962475,0.00016165333,0.000114227354,0.00018831971,0.000233734,0.00018752221,0.0067188526],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99961925,0.000037259215,0.000030773215,0.00007377198,0.0002089079,0.000030067868],"domain_scores_gemma":[0.9998343,0.00004016741,0.000017828823,0.000050398186,0.000047778838,0.000009445619],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017037707,0.00050579174,0.00037752272,0.00060758786,0.0004945396,0.00068130554,0.0008190411,0.00037373434,0.006339135],"category_scores_gemma":[0.0004869043,0.00035602975,0.0007144279,0.0005829397,0.00031452102,0.00082159485,0.00069929316,0.0009693077,0.0018336498],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008765256,0.00003934886,0.00018437453,0.00068576005,0.00007777066,0.00032102407,0.00022251823,0.016327204,0.38368535,0.10939469,0.00666007,0.4823143],"study_design_scores_gemma":[0.00011105251,0.00045902753,0.0007359304,0.00019984251,0.00020707253,0.002263697,0.00007650214,0.23811834,0.33448517,0.09038206,0.3328763,0.00008499286],"about_ca_topic_score_codex":0.00040077345,"about_ca_topic_score_gemma":0.0011705228,"teacher_disagreement_score":0.006339135,"about_ca_system_score_codex":0.00045147524,"about_ca_system_score_gemma":0.00036862234,"threshold_uncertainty_score":0.021206498},"labels":[],"label_agreement":null}]}