{"meta":{"query_hash":"6c8feb3ef7ff","filters":{"venue":"Proceedings of the European Design Automation Conference, 1990., EDAC."},"cohort_total":2,"direct_labels_cover":0,"predictions_cover":2,"exported":2,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/6c8feb3ef7ff","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+of+the+European+Design+Automation+Conference%2C+1990.%2C+EDAC."},"results":[{"id":"W4243927247","doi":"10.1109/edac.1990.136631","title":"Transistor placement and interconnect algorithms for leaf cell synthesis","year":2002,"lang":"en","type":"article","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada); Carleton University","funders":"","keywords":"Routing (electronic design automation); Chaining; Transistor; Computer science; Algorithm; Interconnection; Placement; Set (abstract data type); Metric (unit); Routing table; Parallel computing; Physical design; Engineering; Embedded system; Electrical engineering; Circuit design; Computer network; Routing protocol; Voltage","score_opus":0.038765431086630074,"score_gpt":0.20607168351157593,"score_spread":0.16730625242494584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243927247","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.031190462,0.00081569515,0.8384987,0.0004224097,0.00047289475,0.0028900902,0.00006401429,0.002452315,0.12319341],"genre_scores_gemma":[0.97314346,0.00017247882,0.025905453,0.000030369985,0.00007469312,0.000111379246,0.0000013061483,0.000065375694,0.0004954786],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988897,0.000040859744,0.00040388753,0.00024214607,0.00018352718,0.00023990216],"domain_scores_gemma":[0.999338,0.00013918508,0.00015176402,0.00012459992,0.00017753187,0.000068974674],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00068749656,0.00024082417,0.00025464216,0.00015267382,0.00011004163,0.00012960783,0.00038842676,0.00006298654,0.000076522156],"category_scores_gemma":[0.0001178291,0.00019891764,0.00009504186,0.00015773982,0.00007337974,0.00029132774,0.000038565136,0.00012151905,0.000014632785],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007480438,0.0003038157,0.00010606193,0.0028038926,0.0002880732,0.0000019661616,0.011038738,0.0008309942,0.47952238,0.0028477134,0.14218761,0.35999396],"study_design_scores_gemma":[0.0007080156,0.000241872,0.0002842482,0.00041491122,0.00015525533,0.00001386162,0.00044671,0.47398433,0.51496553,0.00058962044,0.007623022,0.0005726514],"about_ca_topic_score_codex":0.0000013164072,"about_ca_topic_score_gemma":1.8566264e-7,"teacher_disagreement_score":0.941953,"about_ca_system_score_codex":0.000048162172,"about_ca_system_score_gemma":0.0000072019516,"threshold_uncertainty_score":0.8111626},"labels":[],"label_agreement":null},{"id":"W4250776205","doi":"10.1109/edac.1990.136649","title":"A new synthesis technique for multilevel combinational circuits","year":2002,"lang":"en","type":"article","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; Bell (Canada)","funders":"","keywords":"Computer science; Combinational logic; Function (biology); Simple (philosophy); Electronic circuit; Boolean function; Minification; Cascade; Algorithm; Computer engineering; CMOS; Topology (electrical circuits); Logic gate; Theoretical computer science; Mathematics; Electronic engineering; Engineering; Programming language","score_opus":0.036966696724979584,"score_gpt":0.20798287857340622,"score_spread":0.17101618184842665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250776205","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010505973,0.00012057953,0.88804096,0.00041807166,0.0007025336,0.0034378488,0.00005004598,0.0017933716,0.09493062],"genre_scores_gemma":[0.9697156,0.000024702551,0.028580794,0.00003313346,0.00014448557,0.00024498624,0.0000030442059,0.000106134954,0.0011471133],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99823695,0.000046505,0.0006008248,0.0003087467,0.00043371023,0.00037326047],"domain_scores_gemma":[0.99870723,0.00023121701,0.00029156453,0.00020915113,0.00044276717,0.00011805177],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000937912,0.00032958135,0.000311541,0.00030082467,0.00017419962,0.0001551698,0.0008864885,0.000104781524,0.000224566],"category_scores_gemma":[0.00044738292,0.000286374,0.00013464625,0.00043059982,0.00007471018,0.00049898506,0.000069926544,0.0002042574,0.00011917177],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014897663,0.00023615165,0.00035178676,0.0010765701,0.0002686965,0.0000013662577,0.002703622,0.0028592502,0.5251906,0.02028414,0.21815404,0.22885892],"study_design_scores_gemma":[0.001228954,0.00012620895,0.007224194,0.00067357335,0.0001209457,0.00003238759,0.000069389214,0.5257835,0.4565623,0.0024574804,0.0049061915,0.00081488374],"about_ca_topic_score_codex":0.000002348903,"about_ca_topic_score_gemma":1.576881e-7,"teacher_disagreement_score":0.9592096,"about_ca_system_score_codex":0.00011009457,"about_ca_system_score_gemma":0.000044391083,"threshold_uncertainty_score":0.9999588},"labels":[],"label_agreement":null}]}