{"meta":{"query_hash":"1cce9c296b61","filters":{"venue":"Proceedings of the International Symposium on Low Power Electronics and Design"},"cohort_total":4,"direct_labels_cover":0,"predictions_cover":4,"exported":4,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/1cce9c296b61","api":"https://metacan.xera.ac/api/v1/cohort?venue=Proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design"},"results":[{"id":"W4234393984","doi":"10.1109/lpe.2002.1029615","title":"Asymmetric-frequency clustering: a power-aware back-end for high-performance processors","year":2003,"lang":"en","type":"article","venue":"Proceedings of the International Symposium on Low Power Electronics and Design","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Cluster analysis; Cluster (spacecraft); Power (physics); Voltage; Performance improvement; Dual (grammatical number); Dissipation; Electronic engineering; Embedded system; Electrical engineering; Engineering; Computer network; Artificial intelligence; Physics","score_opus":0.010160239700153513,"score_gpt":0.22650808353973362,"score_spread":0.2163478438395801,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234393984","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12911637,0.00048467563,0.8525657,0.0003632449,0.00017991825,0.00013783002,0.00010832773,0.0076263165,0.009417634],"genre_scores_gemma":[0.5947939,0.000193101,0.39417586,0.00034918587,0.000109688284,0.00010911132,0.0002652517,0.00044093668,0.009562986],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995858,0.00003597681,0.000015083499,0.0000624163,0.00022454071,0.00007612225],"domain_scores_gemma":[0.9993376,0.000090543355,0.00007584699,0.00022076324,0.0002117846,0.000063318046],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026117364,0.0005537001,0.000363838,0.00053514866,0.0006786983,0.00065791135,0.0020409275,0.000536786,0.0028716773],"category_scores_gemma":[0.00085641304,0.0003050274,0.00024753218,0.0006259233,0.00035063026,0.00083729415,0.00065824436,0.00076422095,0.0011563606],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001090871,0.00062136527,0.003799016,0.00025896216,0.00008185053,0.00029545047,0.0002960734,0.1161994,0.24354261,0.01574669,0.015477099,0.6025906],"study_design_scores_gemma":[0.00013272428,0.00062148244,0.0024580515,0.000022975944,0.00006066323,0.00040717915,0.00007815371,0.724112,0.23403108,0.01100958,0.026993578,0.00007260784],"about_ca_topic_score_codex":0.0013463655,"about_ca_topic_score_gemma":0.0032377306,"teacher_disagreement_score":0.0028716773,"about_ca_system_score_codex":0.00052761845,"about_ca_system_score_gemma":0.0006259352,"threshold_uncertainty_score":0.009606659},"labels":[],"label_agreement":null},{"id":"W4243075427","doi":"10.1109/lpe.2002.1029619","title":"High-level area estimation [logic design]","year":2003,"lang":"en","type":"article","venue":"Proceedings of the International Symposium on Low Power Electronics and Design","topic":"CCD and CMOS Imaging Sensors","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Benchmark (surveying); Computer science; Logic gate; Measure (data warehouse); Logic synthesis; Electronic circuit; Standard cell; Computer engineering; Algorithm; Electronic engineering; Integrated circuit; Engineering; Data mining; Electrical engineering","score_opus":0.012760094790327145,"score_gpt":0.20375606753026465,"score_spread":0.19099597273993751,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243075427","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0035060863,0.0010754495,0.98420286,0.0001653702,0.000054554115,0.00009100876,0.000283996,0.0030357498,0.0075849066],"genre_scores_gemma":[0.21524468,0.0016874456,0.7677409,0.0004358791,0.00011777825,0.00027730997,0.0015852659,0.0008186205,0.012092083],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99828976,0.00038014638,0.00009384397,0.0002759906,0.0008556272,0.00010453946],"domain_scores_gemma":[0.9975485,0.00083146355,0.00024237248,0.00073805416,0.0006105662,0.000029090283],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011008239,0.0011154477,0.0006277759,0.0015412098,0.00039071427,0.0018312226,0.0021833957,0.0007203062,0.0155657],"category_scores_gemma":[0.004936821,0.00050645706,0.00069821003,0.0013313834,0.0005321116,0.0028933878,0.0006048751,0.0010346028,0.0057557835],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020471911,0.00008513266,0.00207194,0.0012137231,0.00013938043,0.00016377606,0.00008284101,0.12458089,0.047673114,0.06902747,0.017011967,0.73774487],"study_design_scores_gemma":[0.00006250551,0.0003155411,0.0016877108,0.00027415823,0.0001930989,0.00062610785,0.000057364126,0.71978414,0.11209926,0.07603525,0.08877561,0.000089232475],"about_ca_topic_score_codex":0.0012509336,"about_ca_topic_score_gemma":0.001809813,"teacher_disagreement_score":0.0155657,"about_ca_system_score_codex":0.0009773066,"about_ca_system_score_gemma":0.00084881973,"threshold_uncertainty_score":0.052072406},"labels":[],"label_agreement":null},{"id":"W4243509556","doi":"10.1109/lpe.2002.1029518","title":"Low-leakage asymmetric-cell SRAM","year":2003,"lang":"en","type":"article","venue":"Proceedings of the International Symposium on Low Power Electronics and Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Computer science; Sense amplifier; Electronic engineering; Degradation (telecommunications); Latency (audio); Transistor; Electrical engineering; Computer hardware; Engineering; Semiconductor memory; Telecommunications","score_opus":0.008214495742209522,"score_gpt":0.20521458274762128,"score_spread":0.19700008700541174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243509556","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.71776277,0.00268003,0.26059875,0.0003379585,0.00024795634,0.000089502835,0.00079172896,0.0017039223,0.015787436],"genre_scores_gemma":[0.9459932,0.00044870644,0.048877493,0.00017757036,0.000061176244,0.000035670822,0.00038339986,0.000041695144,0.003981036],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997844,0.000017778035,0.000023033092,0.00004087012,0.00010204574,0.000031964653],"domain_scores_gemma":[0.99946576,0.000051618812,0.0001336451,0.00012801292,0.00018557579,0.00003526488],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012972171,0.00029053813,0.00038050194,0.0002879177,0.00023073937,0.0005435404,0.0014786582,0.0003521226,0.0014422883],"category_scores_gemma":[0.00039141142,0.00012472566,0.00016752395,0.0003587568,0.00023289525,0.0009098211,0.00039460027,0.0002702907,0.00071058306],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039130982,0.00013756705,0.0038356634,0.00024869916,0.000050992854,0.00052693166,0.00006975962,0.010660053,0.8058896,0.020012805,0.0024862946,0.15569028],"study_design_scores_gemma":[0.00008345497,0.0011518197,0.00227637,0.000029160372,0.00012653274,0.0037996878,0.000048594804,0.12074401,0.8293269,0.008055189,0.0342928,0.000065427324],"about_ca_topic_score_codex":0.00015127183,"about_ca_topic_score_gemma":0.00041966507,"teacher_disagreement_score":0.0014786582,"about_ca_system_score_codex":0.00019893848,"about_ca_system_score_gemma":0.0002491166,"threshold_uncertainty_score":0.0048249364},"labels":[],"label_agreement":null},{"id":"W4244098749","doi":"10.1109/lpe.2002.146707","title":"Low-leakage asymmetric-cell SRAM","year":2002,"lang":"en","type":"article","venue":"Proceedings of the International Symposium on Low Power Electronics and Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Computer science; Sense amplifier; Electronic engineering; Degradation (telecommunications); Latency (audio); Electrical engineering; Transistor; Engineering; Computer hardware; Semiconductor memory; Telecommunications; Voltage","score_opus":0.005851134855913083,"score_gpt":0.1771995846321021,"score_spread":0.17134844977618902,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244098749","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60251135,0.002456972,0.36507705,0.00043135716,0.00041140374,0.00011256735,0.0007776909,0.003763886,0.024457727],"genre_scores_gemma":[0.9246503,0.0005412411,0.0685015,0.0002674097,0.00009188291,0.000039202405,0.00043117648,0.00008020394,0.00539693],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983656,0.00001622999,0.000020741496,0.00003474249,0.00006378274,0.000027899874],"domain_scores_gemma":[0.9994271,0.000064415704,0.00015793991,0.00012655671,0.00018652495,0.000037419795],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001107297,0.00026519262,0.0003190235,0.00029111488,0.00025541082,0.00054200203,0.0011825165,0.00040149596,0.0018312077],"category_scores_gemma":[0.00041285894,0.00012784656,0.00021449738,0.00037761472,0.00024311947,0.0009835716,0.00033262649,0.00031363108,0.00105144],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036803648,0.00013150413,0.0031762905,0.0002184608,0.00006462691,0.0007391234,0.00007535848,0.008508775,0.79162335,0.02210561,0.0045798705,0.16840899],"study_design_scores_gemma":[0.00005734568,0.0010080931,0.0015755814,0.000020527654,0.00011954626,0.004555836,0.00004369633,0.08490016,0.8682666,0.0064084106,0.03299686,0.00004736068],"about_ca_topic_score_codex":0.00018297622,"about_ca_topic_score_gemma":0.00039863866,"teacher_disagreement_score":0.0018312077,"about_ca_system_score_codex":0.0001883485,"about_ca_system_score_gemma":0.00022356724,"threshold_uncertainty_score":0.0061259866},"labels":[],"label_agreement":null}]}