{"meta":{"query_hash":"791f6341a564","filters":{"venue":"Symposium on Integrated Circuits and Systems Design"},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/791f6341a564","api":"https://metacan.xera.ac/api/v1/cohort?venue=Symposium+on+Integrated+Circuits+and+Systems+Design"},"results":[{"id":"W2132414077","doi":"10.1109/sbcci.2001.953013","title":"An integrated high-level test synthesis algorithm for built-in self-testable designs","year":2002,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Register allocation; Computer science; High-level synthesis; Testability; Scheduling (production processes); Design for testing; Concurrency; Algorithm; Built-in self-test; Test plan; Parallel computing; Distributed computing; Embedded system; Reliability engineering; Field-programmable gate array; Mathematical optimization; Engineering; Mathematics; Programming language","score_opus":0.06748274558290042,"score_gpt":0.24778400398026912,"score_spread":0.1803012583973687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132414077","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001904418,0.00040902826,0.9938033,0.00015468548,0.0006257001,0.0013802411,0.00010352242,0.0007668299,0.0008522709],"genre_scores_gemma":[0.9812244,0.00009269707,0.017072776,0.00015228409,0.00016806264,0.000647996,0.000020143032,0.000084906074,0.0005367289],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99564004,0.0006408018,0.00092166406,0.0013066529,0.00045042776,0.0010403878],"domain_scores_gemma":[0.99547255,0.0024352637,0.00030907916,0.00092263095,0.0004690456,0.00039141564],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0016704397,0.00064952904,0.0008256143,0.00062391657,0.00044202,0.0010737098,0.0012333516,0.0003586175,0.000016944303],"category_scores_gemma":[0.0004239616,0.0005427923,0.00011004844,0.001299929,0.00006941905,0.00086165656,0.000037567654,0.00042734566,0.000047109632],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005696028,0.0030055135,0.0019386839,0.00037358806,0.00026623913,0.0003724693,0.0033339486,0.0064795027,0.093685254,0.021000069,0.0046067187,0.8649323],"study_design_scores_gemma":[0.00088419026,0.0013408599,0.00016695705,0.0006932429,0.00004836325,0.00016424489,0.0003755137,0.9871976,0.0072296485,0.0003188778,0.0007399309,0.00084060384],"about_ca_topic_score_codex":0.0009019167,"about_ca_topic_score_gemma":0.000025755135,"teacher_disagreement_score":0.9807181,"about_ca_system_score_codex":0.00031800117,"about_ca_system_score_gemma":0.00018049464,"threshold_uncertainty_score":0.9999633},"labels":[],"label_agreement":null},{"id":"W2548314111","doi":"10.5555/3145862.3145879","title":"Cluster-based architecture relying on optical integrated networks with the provision of a low-latency arbiter","year":2016,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; Polytechnique Montréal","funders":"","keywords":"Arbiter; MPSoC; Computer science; Computer architecture; Latency (audio); Embedded system; Architecture; Field-programmable gate array; Exploit; System on a chip; Low latency (capital markets); Network on a chip; Parallel computing; Computer network; Telecommunications","score_opus":0.014816657749234487,"score_gpt":0.20741831464294752,"score_spread":0.19260165689371303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2548314111","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016890692,0.00011536897,0.97741836,0.0014758616,0.00090706773,0.0013365363,0.000007405847,0.0001796231,0.0016691019],"genre_scores_gemma":[0.99832934,0.000012526632,0.00029385427,0.00042099835,0.00015900539,0.0001694407,0.0000037353293,0.000043536696,0.00056758436],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963528,0.0010008249,0.0007247679,0.0008178976,0.00055204,0.000551707],"domain_scores_gemma":[0.9968839,0.0012124395,0.00039940927,0.00088416104,0.00044179417,0.00017825208],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013731769,0.0004870385,0.00058107486,0.00028722992,0.00027017936,0.00039311236,0.000735291,0.00030222727,0.0000063270645],"category_scores_gemma":[0.000058000078,0.00020139418,0.0001220446,0.0006702012,0.00017635892,0.00019008649,0.000043135748,0.0005369243,0.000013441306],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0026296114,0.00094412087,0.00055841246,0.0006253158,0.0007092827,0.00022880822,0.0050789835,0.63774997,0.069093905,0.17695622,0.010827182,0.09459816],"study_design_scores_gemma":[0.0028373639,0.0060834433,0.0000991571,0.009262549,0.00004765613,0.00026568532,0.00046112065,0.971415,0.00651649,0.00014522864,0.0020043785,0.0008619338],"about_ca_topic_score_codex":0.000076507815,"about_ca_topic_score_gemma":0.000011236782,"teacher_disagreement_score":0.98143864,"about_ca_system_score_codex":0.00013140675,"about_ca_system_score_gemma":0.0001644042,"threshold_uncertainty_score":0.82126164},"labels":[],"label_agreement":null},{"id":"W317001884","doi":"","title":"Proceedings of the 22st Annual Symposium on Integrated Circuits and Systems Design: Chip on the Dunes, SBCCI 2009, Natal, Brazil, August 31 - September 03, 2009","year":2009,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Chip; System on a chip; Engineering; Telecommunications; Embedded system","score_opus":0.019313384306271133,"score_gpt":0.219492695547199,"score_spread":0.20017931124092786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W317001884","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58428806,0.021885954,0.042579964,0.0026426874,0.012214488,0.04257153,0.003917215,0.009815051,0.28008506],"genre_scores_gemma":[0.99524,0.00050685473,0.00001985482,0.0003357179,0.00028955785,0.00039051686,0.000031062576,0.00018855395,0.002997898],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9949175,0.00053354807,0.0014301053,0.0010874702,0.0009626364,0.0010687128],"domain_scores_gemma":[0.9970366,0.0006000216,0.0005165045,0.0008176327,0.0006718023,0.0003574362],"candidate_categories":["metaepi_narrow"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0019766302,0.0012849192,0.001291199,0.0005807549,0.0005457151,0.0008048714,0.0009697341,0.00087686523,0.0000210114],"category_scores_gemma":[0.000120313394,0.00078250834,0.00022893156,0.0013172773,0.00027981083,0.00048838666,0.000041129675,0.0014163704,0.000052937074],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029161508,0.0005614398,0.0003771174,0.0010876437,0.0007108669,0.000060386985,0.0026870146,0.01118733,0.589495,0.025447756,0.36594072,0.002153105],"study_design_scores_gemma":[0.009148396,0.022747038,0.0051900037,0.03752806,0.0017260443,0.0030382883,0.01608595,0.18268247,0.64562315,0.0015230369,0.06359031,0.011117241],"about_ca_topic_score_codex":0.00021472418,"about_ca_topic_score_gemma":0.0000047024123,"teacher_disagreement_score":0.4109519,"about_ca_system_score_codex":0.0003067512,"about_ca_system_score_gemma":0.00017265047,"threshold_uncertainty_score":0.9999903},"labels":[],"label_agreement":null}]}