{"meta":{"query_hash":"791f6341a564","filters":{"venue":"Symposium on Integrated Circuits and Systems Design"},"cohort_total":3,"direct_labels_cover":0,"predictions_cover":3,"exported":3,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/791f6341a564","api":"https://metacan.xera.ac/api/v1/cohort?venue=Symposium+on+Integrated+Circuits+and+Systems+Design"},"results":[{"id":"W2132414077","doi":"10.1109/sbcci.2001.953013","title":"An integrated high-level test synthesis algorithm for built-in self-testable designs","year":2002,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; St. Francis Xavier University","funders":"","keywords":"Register allocation; Computer science; High-level synthesis; Testability; Scheduling (production processes); Design for testing; Concurrency; Algorithm; Built-in self-test; Test plan; Parallel computing; Distributed computing; Embedded system; Reliability engineering; Field-programmable gate array; Mathematical optimization; Engineering; Mathematics; Programming language","score_opus":0.06748274558290042,"score_gpt":0.24778400398026912,"score_spread":0.1803012583973687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132414077","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013961376,0.000042434094,0.9960425,0.000025312858,0.000008323066,0.000052298168,0.000027876455,0.0016293254,0.0007758465],"genre_scores_gemma":[0.0359793,0.00004193411,0.9626648,0.000049639053,0.0000098064975,0.00015749343,0.0001598487,0.00017261246,0.00076468155],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999546,0.00009430391,0.00003060146,0.00007936181,0.00020134654,0.000048300866],"domain_scores_gemma":[0.99942255,0.00029303058,0.00005986069,0.00007515448,0.00013136081,0.000018114664],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005966304,0.0009449566,0.0004467819,0.0007597466,0.00039402177,0.0008503481,0.0013841612,0.00077525724,0.0050114207],"category_scores_gemma":[0.0018964271,0.0004914805,0.00062766223,0.00048313287,0.0004977702,0.0008507156,0.00060671143,0.00093927956,0.0015958133],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016103774,0.00015572064,0.0009033188,0.00035578362,0.00006397018,0.0002603273,0.00013859634,0.22983739,0.055865467,0.051844478,0.007572753,0.65284115],"study_design_scores_gemma":[0.000068523295,0.00018039558,0.00018716644,0.000043960466,0.000029145514,0.00019168759,0.000015167358,0.94368285,0.023830218,0.01981552,0.011935611,0.000019862173],"about_ca_topic_score_codex":0.0009535372,"about_ca_topic_score_gemma":0.001701069,"teacher_disagreement_score":0.0050114207,"about_ca_system_score_codex":0.00069619983,"about_ca_system_score_gemma":0.0008628762,"threshold_uncertainty_score":0.01676482},"labels":[],"label_agreement":null},{"id":"W2548314111","doi":"10.5555/3145862.3145879","title":"Cluster-based architecture relying on optical integrated networks with the provision of a low-latency arbiter","year":2016,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; Polytechnique Montréal","funders":"","keywords":"Arbiter; MPSoC; Computer science; Computer architecture; Latency (audio); Embedded system; Architecture; Field-programmable gate array; Exploit; System on a chip; Low latency (capital markets); Network on a chip; Parallel computing; Computer network; Telecommunications","score_opus":0.014816657749234487,"score_gpt":0.20741831464294752,"score_spread":0.19260165689371303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2548314111","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47825134,0.0016477009,0.47251377,0.00026357055,0.00025333193,0.00019605167,0.00032004603,0.005755546,0.040798634],"genre_scores_gemma":[0.9073908,0.00028873413,0.0863378,0.00004363434,0.000035929686,0.00006286354,0.00013945383,0.000050887767,0.005649987],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999163,0.000013546157,0.0000048066877,0.000019806186,0.000030276757,0.000015327601],"domain_scores_gemma":[0.9998951,0.000013720519,0.000019517587,0.00002650327,0.000033422595,0.000011723711],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000088075525,0.00022113875,0.00017590603,0.00029885833,0.00032709466,0.00036008318,0.00074959075,0.00022772304,0.0015592849],"category_scores_gemma":[0.00013710419,0.000099935845,0.00016247887,0.00033900706,0.00021363971,0.00035533376,0.00025826262,0.00015694389,0.00036192805],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00082851585,0.00023291423,0.003802177,0.00061401137,0.00022839206,0.0004945955,0.00019124645,0.12252777,0.6054536,0.03664682,0.0066445,0.22233552],"study_design_scores_gemma":[0.00010747325,0.0015967467,0.004411556,0.00003863554,0.00023064978,0.0008398062,0.000118078606,0.70138305,0.23672596,0.008648233,0.045805786,0.00009405521],"about_ca_topic_score_codex":0.0013332558,"about_ca_topic_score_gemma":0.0024211372,"teacher_disagreement_score":0.0015592849,"about_ca_system_score_codex":0.00040807133,"about_ca_system_score_gemma":0.00046821605,"threshold_uncertainty_score":0.00521636},"labels":[],"label_agreement":null},{"id":"W317001884","doi":"","title":"Proceedings of the 22st Annual Symposium on Integrated Circuits and Systems Design: Chip on the Dunes, SBCCI 2009, Natal, Brazil, August 31 - September 03, 2009","year":2009,"lang":"en","type":"article","venue":"Symposium on Integrated Circuits and Systems Design","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Chip; System on a chip; Engineering; Telecommunications; Embedded system","score_opus":0.019313384306271133,"score_gpt":0.219492695547199,"score_spread":0.20017931124092786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W317001884","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047061432,0.09287119,0.31620938,0.011637514,0.051589806,0.00094061525,0.0029397716,0.007274333,0.46947598],"genre_scores_gemma":[0.07315575,0.026224097,0.06889563,0.001316256,0.0023011654,0.00017755432,0.0033981786,0.0014936451,0.8230377],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99935037,0.00011400808,0.000027903812,0.00008515341,0.00033502575,0.00008759486],"domain_scores_gemma":[0.9987639,0.00015441563,0.000025745609,0.0001707951,0.0007027492,0.00018248826],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013067119,0.0010908096,0.0011345185,0.00084220007,0.0006969958,0.0024054835,0.000948362,0.0008391289,0.06086579],"category_scores_gemma":[0.001286964,0.0004359187,0.00057990185,0.00070862053,0.0006450511,0.00078826176,0.00083539507,0.0017595591,0.02241514],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042402346,0.00026242706,0.0017524812,0.00029697744,0.00011318387,0.00029666015,0.00018219098,0.0023028827,0.01648322,0.0072505446,0.6126929,0.35794252],"study_design_scores_gemma":[0.000049749822,0.00034948654,0.0028843463,0.00015385072,0.000104672625,0.00067462726,0.0001275848,0.011605838,0.014041445,0.002776383,0.96718985,0.00004215353],"about_ca_topic_score_codex":0.007841534,"about_ca_topic_score_gemma":0.044424783,"teacher_disagreement_score":0.06086579,"about_ca_system_score_codex":0.0013682721,"about_ca_system_score_gemma":0.0020017943,"threshold_uncertainty_score":0.20361638},"labels":[],"label_agreement":null}]}