{"meta":{"query_hash":"856371b91185","filters":{"venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004."},"cohort_total":39,"direct_labels_cover":0,"predictions_cover":39,"exported":39,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/856371b91185","api":"https://metacan.xera.ac/api/v1/cohort?venue=The+2nd+Annual+IEEE+Northeast+Workshop+on+Circuits+and+Systems%2C+2004.+NEWCAS+2004."},"results":[{"id":"W1520420928","doi":"10.1109/newcas.2004.1359030","title":"A technology portable analytical model for DSM CMOS inverter short-circuit power estimation","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"CMOS; Spice; Inverter; Electronic engineering; MOSFET; Computer science; Dimension (graph theory); Semiconductor device modeling; Software portability; Power (physics); Electrical engineering; Engineering; Transistor; Mathematics; Voltage; Physics","score_opus":0.03284775881531621,"score_gpt":0.25254403906227696,"score_spread":0.21969628024696075,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1520420928","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010536352,0.00030498524,0.98241085,0.000099657555,0.000036922003,0.000042439206,0.0002280721,0.0013924793,0.004948243],"genre_scores_gemma":[0.7750057,0.0012972458,0.21056478,0.00019592754,0.00008544743,0.0002597839,0.00074675167,0.00037132035,0.01147307],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997814,0.000030416615,0.000010840993,0.000027552807,0.00012624553,0.00002354726],"domain_scores_gemma":[0.99980253,0.000054730965,0.000022276907,0.000032272645,0.00008277656,0.0000054089687],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001627628,0.0005538192,0.00043852648,0.0005810947,0.00027180868,0.0004242138,0.0011438864,0.00050401705,0.002399117],"category_scores_gemma":[0.0008829962,0.00027516024,0.00050928246,0.000542522,0.00021531044,0.00093307596,0.00035758593,0.0004935612,0.0011867327],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005173771,0.00004905417,0.0011348317,0.00020725046,0.00003853263,0.00023175273,0.000141621,0.8176504,0.05185603,0.021021957,0.004600002,0.10301687],"study_design_scores_gemma":[0.0000038378944,0.000027230937,0.00016268098,0.0000074625286,0.000009397173,0.00007660893,0.000014435055,0.98699164,0.0051993886,0.0026687223,0.004833066,0.000005605382],"about_ca_topic_score_codex":0.002338601,"about_ca_topic_score_gemma":0.0034858435,"teacher_disagreement_score":0.002399117,"about_ca_system_score_codex":0.0007805824,"about_ca_system_score_gemma":0.0006505824,"threshold_uncertainty_score":0.008025825},"labels":[],"label_agreement":null},{"id":"W1652701076","doi":"10.1109/newcas.2004.1359112","title":"Low-overhead asynchronous RISC microprocessor - a design experiment","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Microprocessor; Asynchronous communication; Computer science; Reduced instruction set computing; Embedded system; Overhead (engineering); Asynchronous system; Computer architecture; Instruction set; Computer hardware; Operating system; Synchronous circuit; Computer network; Telecommunications","score_opus":0.022866402537980834,"score_gpt":0.2366097314948731,"score_spread":0.21374332895689227,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1652701076","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8509483,0.00055708224,0.13067913,0.0004554486,0.000178466,0.0007704288,0.00050660403,0.0027957049,0.0131089175],"genre_scores_gemma":[0.9189865,0.0001485709,0.07665844,0.00012920739,0.00004532298,0.00028957546,0.0001895713,0.00012685532,0.003425897],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999146,0.0002465762,0.000048585236,0.00013615881,0.0003308604,0.00009176217],"domain_scores_gemma":[0.99881905,0.00051829877,0.00011902581,0.0001939791,0.0002702029,0.00007935342],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005453684,0.0004893841,0.0003189283,0.00032876382,0.00028823165,0.0004287151,0.0009946447,0.0005229234,0.0025691604],"category_scores_gemma":[0.0016313088,0.00018699604,0.00017493921,0.00026027302,0.000295681,0.0007154567,0.00019826075,0.000559898,0.00058096455],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0044563296,0.0023240782,0.0042682104,0.001169774,0.0001855347,0.000952139,0.00053646177,0.045703694,0.6824134,0.018574787,0.0061490806,0.2332664],"study_design_scores_gemma":[0.0024686758,0.021367842,0.0038281295,0.000049679667,0.00025943102,0.0011400793,0.000097496166,0.17976207,0.76405746,0.0028461514,0.024039913,0.000083201834],"about_ca_topic_score_codex":0.0002595336,"about_ca_topic_score_gemma":0.0002902953,"teacher_disagreement_score":0.0025691604,"about_ca_system_score_codex":0.00030709713,"about_ca_system_score_gemma":0.00035165192,"threshold_uncertainty_score":0.008594751},"labels":[],"label_agreement":null},{"id":"W1656104036","doi":"10.1109/newcas.2004.1359047","title":"An efficient, low-complexity, normalized LMS algorithm for echo cancellation","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Adaptive Filtering Techniques","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Echo (communications protocol); Algorithm; Computer science; Teleconference; Adaptive filter; Least mean squares filter; Filter (signal processing); Telecommunications","score_opus":0.03689725271583761,"score_gpt":0.2827494242252918,"score_spread":0.2458521715094542,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1656104036","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010573004,0.00035707423,0.9968341,0.00010289595,0.000103762526,0.000024925766,0.000021675469,0.0004072739,0.0010910983],"genre_scores_gemma":[0.034044307,0.0009023717,0.9556408,0.00013575335,0.00016211267,0.00015066848,0.00021660308,0.00010003077,0.008647436],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99949086,0.00008844177,0.000032927783,0.00007678796,0.00029220278,0.00001889737],"domain_scores_gemma":[0.9996166,0.00012660387,0.00003505438,0.00004205002,0.00016621844,0.0000134481215],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047342296,0.0007264394,0.0005195108,0.00055009703,0.00042107928,0.00058776396,0.0009741877,0.0009381513,0.003330785],"category_scores_gemma":[0.0023489492,0.00028174702,0.0003481459,0.0008037929,0.00044168302,0.0013627588,0.00063047983,0.0011205027,0.0026976536],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001055497,0.00005218232,0.00032562675,0.00018325046,0.000045320707,0.00007627442,0.00008045742,0.060641892,0.04732069,0.01972287,0.01084711,0.86059886],"study_design_scores_gemma":[0.000072603514,0.00016543776,0.0005563608,0.00004525086,0.000035828307,0.00055584445,0.00003215527,0.9013201,0.030750964,0.012266014,0.054135703,0.00006368851],"about_ca_topic_score_codex":0.0015717938,"about_ca_topic_score_gemma":0.0031627137,"teacher_disagreement_score":0.003330785,"about_ca_system_score_codex":0.00044733332,"about_ca_system_score_gemma":0.0013348446,"threshold_uncertainty_score":0.0111426115},"labels":[],"label_agreement":null},{"id":"W1671315370","doi":"10.1109/newcas.2004.1359095","title":"High voltage charge pump using standard CMOS technology","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Innovative Energy Harvesting Technologies","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Dalsa Corporation","funders":"","keywords":"Charge pump; CMOS; Voltage; Electrical engineering; Materials science; Charge (physics); Electronic circuit; Optoelectronics; High voltage; Engineering; Physics; Capacitor","score_opus":0.02787324244440681,"score_gpt":0.24800722302892755,"score_spread":0.22013398058452074,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1671315370","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14495246,0.005040493,0.7787465,0.0011733923,0.0009894944,0.00054928334,0.0012343768,0.009062834,0.05825113],"genre_scores_gemma":[0.6603792,0.0026583052,0.3032783,0.0004903023,0.00015448997,0.00026261262,0.0005948804,0.00020872292,0.031973273],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996475,0.000018651654,0.00002112403,0.000073672054,0.00019921981,0.000039806477],"domain_scores_gemma":[0.99978834,0.00002429814,0.000032803197,0.000035902725,0.00010941492,0.000009271885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017336206,0.0003427511,0.00035836248,0.0002764171,0.00029881956,0.0010245894,0.00079890765,0.0005357455,0.00416448],"category_scores_gemma":[0.00053711486,0.00023842235,0.00025854842,0.00049828837,0.00026226533,0.0009678847,0.00046860025,0.00069083145,0.0026335395],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016033485,0.000064062086,0.0007293176,0.0004421304,0.000055166434,0.0002382048,0.00016919756,0.0010841988,0.8296911,0.019777361,0.0066940957,0.14089479],"study_design_scores_gemma":[0.000068156914,0.00058478146,0.0012852162,0.000054341504,0.000060698745,0.0018390893,0.000043245152,0.012402659,0.8756582,0.0031664958,0.10478781,0.000049302573],"about_ca_topic_score_codex":0.0004709786,"about_ca_topic_score_gemma":0.00068840175,"teacher_disagreement_score":0.00416448,"about_ca_system_score_codex":0.00045575926,"about_ca_system_score_gemma":0.00049112906,"threshold_uncertainty_score":0.013931572},"labels":[],"label_agreement":null},{"id":"W1677029478","doi":"10.1109/newcas.2004.1359034","title":"Q-factor estimation of fabricated MEMS parallel-plate variable capacitors in MUMPs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced MEMS and NEMS Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Capacitor; Capacitance; Microelectromechanical systems; Variable capacitor; Variable (mathematics); Quality (philosophy); Q factor; Relation (database); Electronic engineering; Computer science; Materials science; Electrical engineering; Optoelectronics; Engineering; Physics; Voltage; Mathematics","score_opus":0.02322253326729424,"score_gpt":0.24248898716207937,"score_spread":0.21926645389478513,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1677029478","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27313623,0.0053144246,0.7058541,0.00033658068,0.0001461752,0.00029477468,0.0005651527,0.0024508738,0.011901766],"genre_scores_gemma":[0.79746276,0.0017478839,0.19693746,0.000115926145,0.00005017145,0.000102780235,0.00023690063,0.00018851769,0.0031575558],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99940777,0.000072359195,0.000021948796,0.00011961879,0.00033592354,0.00004235844],"domain_scores_gemma":[0.99919206,0.0004117889,0.000110397814,0.00007582149,0.00019838639,0.000011481182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006086946,0.0005853745,0.0003989888,0.0007558182,0.00036746115,0.0006104678,0.0009419817,0.00066792563,0.0015483695],"category_scores_gemma":[0.002565123,0.00027969372,0.00026912382,0.0008315167,0.0003873441,0.0008412977,0.00026260735,0.00040099717,0.00053958455],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004971524,0.000040057508,0.0027700416,0.00057424215,0.000105112194,0.0003789026,0.00032305572,0.031732704,0.85118246,0.006837127,0.0016115151,0.10394766],"study_design_scores_gemma":[0.000045265228,0.0003038907,0.007508403,0.00007246661,0.00008355186,0.0006020268,0.00011379372,0.09099434,0.8872448,0.0020874385,0.010871258,0.00007266148],"about_ca_topic_score_codex":0.003422356,"about_ca_topic_score_gemma":0.0038654893,"teacher_disagreement_score":0.003422356,"about_ca_system_score_codex":0.0013346195,"about_ca_system_score_gemma":0.00043780805,"threshold_uncertainty_score":0.00968343},"labels":[],"label_agreement":null},{"id":"W1783434861","doi":"10.1109/newcas.2004.1359114","title":"A tool for automatic watermarking of IP designs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Steganography and Watermarking Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Digital watermarking; Computer science; Watermark; Reuse; Block (permutation group theory); Intellectual property; Process (computing); Set (abstract data type); Embedded system; Computer engineering; Computer security; Software engineering; Programming language; Engineering; Operating system; Embedding; Artificial intelligence","score_opus":0.04211683829480876,"score_gpt":0.27895649021276525,"score_spread":0.2368396519179565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1783434861","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0044933176,0.00019661513,0.92810774,0.00009042369,0.000064364816,0.000117290794,0.00038441428,0.06455948,0.0019863646],"genre_scores_gemma":[0.096821226,0.00038456294,0.89066386,0.00017125426,0.00007592719,0.00057061354,0.001494733,0.0051675388,0.004650275],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980915,0.0004179333,0.00020954847,0.00030933542,0.0008449766,0.0001266145],"domain_scores_gemma":[0.99456406,0.003199726,0.0004783281,0.0011512978,0.0005259241,0.00008071401],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015006813,0.0017918096,0.0007762142,0.0027882683,0.00056450145,0.0015465696,0.0017310509,0.0012350084,0.011159816],"category_scores_gemma":[0.008702877,0.00092397927,0.0010683917,0.0013558444,0.0008133422,0.0028294902,0.0016673346,0.0013935334,0.0035426114],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006038281,0.00021797161,0.0015112476,0.0008699893,0.000121705365,0.0007125773,0.00032798864,0.025745558,0.068752974,0.03217684,0.03514021,0.8338191],"study_design_scores_gemma":[0.0004167444,0.00062458206,0.0012155842,0.0003526971,0.00014449489,0.002291551,0.000096518896,0.60028344,0.19749838,0.06398518,0.13290519,0.00018567743],"about_ca_topic_score_codex":0.00040836397,"about_ca_topic_score_gemma":0.0005768075,"teacher_disagreement_score":0.011159816,"about_ca_system_score_codex":0.00047186343,"about_ca_system_score_gemma":0.0008588797,"threshold_uncertainty_score":0.03733325},"labels":[],"label_agreement":null},{"id":"W1835309263","doi":"10.1109/newcas.2004.1359089","title":"A novel gain boosting technique for design of low power narrow-band RFCMOS LNAs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Cascode; Noise figure; Amplifier; Power gain; Electronic engineering; Boosting (machine learning); High-gain antenna; Electrical engineering; Low-noise amplifier; Negative resistance; Power consumption; Power (physics); Engineering; Computer science; Physics; CMOS; Voltage","score_opus":0.03491547597863705,"score_gpt":0.247766979857027,"score_spread":0.21285150387838997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1835309263","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.097438194,0.0013171376,0.88640076,0.00026787946,0.0001100911,0.00013230943,0.00006250528,0.0018738366,0.012397186],"genre_scores_gemma":[0.68269104,0.00081257126,0.31020495,0.0001251899,0.00007856937,0.00015608645,0.00008692716,0.0001302872,0.005714319],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998294,0.000020595624,0.0000066114267,0.00003333878,0.00009139562,0.000018706427],"domain_scores_gemma":[0.9998878,0.000017347227,0.000028667566,0.000012994009,0.000046355857,0.0000067157416],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017979041,0.00045342097,0.0002448105,0.00028946373,0.00019907148,0.00036784617,0.0007040241,0.00038189522,0.00072534435],"category_scores_gemma":[0.0002523671,0.0002392768,0.00027921732,0.00023313207,0.00019483449,0.00037718457,0.00020798003,0.0002966051,0.0004221045],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054962864,0.000017989596,0.0002641347,0.00008530352,0.000017976989,0.0001185208,0.0000573069,0.006855528,0.947289,0.0047072554,0.0004624457,0.04006951],"study_design_scores_gemma":[0.00006914619,0.0006423959,0.0011411618,0.000036357018,0.00008386532,0.0010185523,0.000025979867,0.13477497,0.83059204,0.0022337325,0.029343288,0.000038599002],"about_ca_topic_score_codex":0.00031049564,"about_ca_topic_score_gemma":0.0006557973,"teacher_disagreement_score":0.00072534435,"about_ca_system_score_codex":0.00036604216,"about_ca_system_score_gemma":0.00029425437,"threshold_uncertainty_score":0.0026558638},"labels":[],"label_agreement":null},{"id":"W1842616663","doi":"10.1109/newcas.2004.1359015","title":"SynAbs: model reduction tool for verilog verification","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Model checking; Reduction (mathematics); Computer science; Partial order reduction; State space; Verilog; Formal verification; State (computer science); Programming language; Functional verification; Algorithm; Theoretical computer science; Computer engineering; Embedded system; Field-programmable gate array; Mathematics","score_opus":0.05677783964006631,"score_gpt":0.30082139843976896,"score_spread":0.24404355879970266,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1842616663","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028765819,0.00010067914,0.9679949,0.0000974616,0.000063041014,0.00011743686,0.00034464197,0.026533475,0.0018716758],"genre_scores_gemma":[0.15805407,0.00041559312,0.82554317,0.00046859263,0.0000901449,0.0009903742,0.0028466028,0.006510351,0.0050811847],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974413,0.000711931,0.00018613516,0.00024421499,0.001269352,0.00014712937],"domain_scores_gemma":[0.997021,0.0016098039,0.00020641598,0.0006703043,0.00044622473,0.000046180652],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018713519,0.0015049508,0.00069405645,0.0016730416,0.00049545284,0.001049636,0.0021932402,0.00086759526,0.008910558],"category_scores_gemma":[0.0050675394,0.0010348901,0.0015579951,0.00070723076,0.0010462627,0.0023590422,0.0021429353,0.0025958242,0.0036284868],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012144152,0.00047997854,0.00251333,0.0020447955,0.00027948534,0.0010904011,0.00046632293,0.09921883,0.11095558,0.14475235,0.061757065,0.5752275],"study_design_scores_gemma":[0.00032148126,0.00047135726,0.0004657063,0.00020203168,0.0001182183,0.0012597668,0.00008725063,0.6288943,0.14622612,0.12927374,0.09256906,0.00011086291],"about_ca_topic_score_codex":0.0009208605,"about_ca_topic_score_gemma":0.0012125652,"teacher_disagreement_score":0.008910558,"about_ca_system_score_codex":0.0005730199,"about_ca_system_score_gemma":0.001354799,"threshold_uncertainty_score":0.02980882},"labels":[],"label_agreement":null},{"id":"W1850516958","doi":"10.1109/newcas.2004.1359002","title":"Technology portable delay model for DSM CMOS inverters","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Inverter; Semiconductor device modeling; Range (aeronautics); Electronic engineering; Computer science; Electrical engineering; Engineering; Voltage","score_opus":0.02465329950880999,"score_gpt":0.23402607301570724,"score_spread":0.20937277350689726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1850516958","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01641398,0.00043838657,0.9752211,0.00008251168,0.000048125607,0.000039864284,0.0003795642,0.0012551442,0.0061213067],"genre_scores_gemma":[0.80358756,0.0010264522,0.17578222,0.00017215645,0.00007082955,0.0002735756,0.0010908425,0.0004455432,0.017550917],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99977475,0.000030439423,0.0000100785455,0.000037440663,0.00012047789,0.000026795276],"domain_scores_gemma":[0.9997483,0.000077345074,0.00003906104,0.000036207162,0.00009228549,0.0000068621343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020282404,0.0007064511,0.0003724193,0.00047114003,0.0002746303,0.00052559614,0.0011422433,0.0006799303,0.0029254938],"category_scores_gemma":[0.001000118,0.00028326368,0.00050958886,0.00049685815,0.00021102405,0.0008294019,0.0003792081,0.0005131038,0.0012356237],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053816064,0.000030666746,0.00085749076,0.00013924124,0.000025686197,0.00016291639,0.00009904493,0.9095162,0.02849612,0.020391349,0.002552301,0.03767515],"study_design_scores_gemma":[0.0000042019856,0.000027073933,0.00014312785,0.0000072217085,0.000007456907,0.00007447317,0.000009988308,0.98944366,0.004086144,0.0023353228,0.0038567313,0.000004535109],"about_ca_topic_score_codex":0.002901887,"about_ca_topic_score_gemma":0.0040462,"teacher_disagreement_score":0.0029254938,"about_ca_system_score_codex":0.0010422767,"about_ca_system_score_gemma":0.0006198623,"threshold_uncertainty_score":0.009786725},"labels":[],"label_agreement":null},{"id":"W1860659301","doi":"10.1109/newcas.2004.1359074","title":"A high speed 512-bit modular multiplier for a RSA chip","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Modular exponentiation; Computer science; Encryption; Arithmetic; Multiplier (economics); Modular design; Chip; Modular arithmetic; Binary number; Parallel computing; Exponentiation; Cryptography; Computer hardware; Algorithm; Public-key cryptography; Mathematics","score_opus":0.02642108040271294,"score_gpt":0.2502967153229758,"score_spread":0.22387563492026288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1860659301","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17923808,0.0031935365,0.6904569,0.0016205718,0.0014332536,0.0011460634,0.00086508784,0.009362947,0.11268351],"genre_scores_gemma":[0.5696784,0.00077617797,0.37829122,0.0005899821,0.00024125665,0.00036916335,0.0007244381,0.00025603359,0.049073283],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982303,0.000023271186,0.000013658263,0.00003203541,0.00008109834,0.000026987094],"domain_scores_gemma":[0.9998369,0.000025614681,0.00001948822,0.00004077871,0.00006098197,0.000016136146],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020289446,0.00045238485,0.00022693753,0.00048404856,0.00048850535,0.0005097429,0.00065989944,0.0005038055,0.016157867],"category_scores_gemma":[0.0005127396,0.0002487748,0.00023890291,0.0004354095,0.00016498331,0.0008769175,0.00035988583,0.00047682598,0.005281998],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00053530495,0.00019805208,0.0013585225,0.00056677515,0.00008025758,0.0007527457,0.00012685575,0.0048518186,0.51932925,0.041066475,0.02294785,0.40818614],"study_design_scores_gemma":[0.0003544762,0.0026810921,0.0046225376,0.00021091508,0.00020491378,0.0063047046,0.00008388954,0.06578503,0.54863125,0.009759007,0.36120695,0.00015531441],"about_ca_topic_score_codex":0.0002175573,"about_ca_topic_score_gemma":0.0005605894,"teacher_disagreement_score":0.016157867,"about_ca_system_score_codex":0.00038488104,"about_ca_system_score_gemma":0.0005934502,"threshold_uncertainty_score":0.054053426},"labels":[],"label_agreement":null},{"id":"W1864353221","doi":"10.1109/newcas.2004.1359104","title":"Built-in self-test design of motion estimation computing array","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Harbin Institute of Technology","keywords":"Verilog; VHDL; Computer science; Field-programmable gate array; Encoder; Hardware description language; Motion estimation; Reliability (semiconductor); Embedded system; Computer architecture; Coding (social sciences); Built-in self-test; Logic simulation; Logic synthesis; Computer hardware; Computer engineering; Logic gate; Algorithm","score_opus":0.036977770844582855,"score_gpt":0.2645118536684934,"score_spread":0.22753408282391052,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1864353221","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21006358,0.0004691537,0.7751044,0.00030625344,0.0001345392,0.0002800809,0.00017716494,0.0036626395,0.00980218],"genre_scores_gemma":[0.90643734,0.000092187474,0.09008083,0.00017875491,0.00003424904,0.00011663728,0.00016899854,0.00009854119,0.0027924438],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965084,0.00008358378,0.000022246204,0.000059559883,0.00012042827,0.00006323794],"domain_scores_gemma":[0.9995085,0.00011383478,0.00008973541,0.000066139866,0.00018726847,0.00003451936],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022351673,0.00030887945,0.00023262318,0.00043833087,0.0002413713,0.00045995478,0.0010418786,0.000301929,0.0022800528],"category_scores_gemma":[0.0005604658,0.00015517697,0.00020577105,0.00014910752,0.00024999338,0.00040532625,0.00022006413,0.00025058305,0.00036618227],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012098806,0.00040337813,0.009639747,0.0005846899,0.00018948986,0.001322392,0.00054637674,0.096007295,0.5855044,0.030563774,0.0057494566,0.26827917],"study_design_scores_gemma":[0.00018857504,0.0020501171,0.0030759603,0.00004305996,0.00012439201,0.0013431879,0.00007352573,0.4426884,0.5322463,0.0032433881,0.0148757445,0.000047339316],"about_ca_topic_score_codex":0.0007489723,"about_ca_topic_score_gemma":0.00083503535,"teacher_disagreement_score":0.0022800528,"about_ca_system_score_codex":0.0004563494,"about_ca_system_score_gemma":0.00045190254,"threshold_uncertainty_score":0.007627547},"labels":[],"label_agreement":null},{"id":"W1881977259","doi":"10.1109/newcas.2004.1359098","title":"Characterization of stress induced defects in deep sub-micron MOSFETS","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Materials science; Optoelectronics; Characterization (materials science); Parasitic extraction; Channel (broadcasting); CMOS; Gate oxide; Stress (linguistics); Breakdown voltage; MOSFET; Threshold voltage; Voltage; Electrical engineering; Metal gate; Power MOSFET; Logic gate; Electronic engineering; Transistor; Engineering; Nanotechnology","score_opus":0.021378867755769474,"score_gpt":0.22976082959279026,"score_spread":0.2083819618370208,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1881977259","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9957509,0.00047332587,0.0033885853,0.00001070444,0.0000036797885,0.000008420236,0.000085485495,0.0000369928,0.00024195576],"genre_scores_gemma":[0.9981117,0.00014896787,0.0014199709,0.000008184642,0.0000027747406,0.00000801971,0.00008709695,0.0000056821914,0.00020767306],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99993825,0.0000061423616,0.0000039150423,0.0000146087905,0.000028402292,0.000008728033],"domain_scores_gemma":[0.99965894,0.00010240854,0.00009638695,0.000037375936,0.00007543172,0.000029462568],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006821341,0.00016264735,0.00016378533,0.00029253523,0.00009884404,0.00014578331,0.00019032074,0.00018756585,0.00035990903],"category_scores_gemma":[0.0003350836,0.000073505,0.00007563994,0.00013661571,0.0001459448,0.00023110486,0.000121792014,0.00011660781,0.00007105171],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008412253,0.00001775685,0.008065302,0.00007123369,0.000009831848,0.000170754,0.000114894385,0.00070429884,0.98077214,0.00015872126,0.00003951559,0.009791295],"study_design_scores_gemma":[0.000013066429,0.0015440386,0.15564255,0.000020101113,0.000045341516,0.0017944312,0.00032818565,0.012016639,0.8257184,0.0004887511,0.002368864,0.00001953316],"about_ca_topic_score_codex":0.00025305068,"about_ca_topic_score_gemma":0.00042675974,"teacher_disagreement_score":0.00035990903,"about_ca_system_score_codex":0.00011648457,"about_ca_system_score_gemma":0.0000666549,"threshold_uncertainty_score":0.0012040734},"labels":[],"label_agreement":null},{"id":"W1890393032","doi":"10.1109/newcas.2004.1359111","title":"A fast adaptive heuristic for FPGA placement","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; Computer science; Simulated annealing; Heuristic; Computation; Routing (electronic design automation); Placement; Compiler; Compile time; Parallel computing; Convergence (economics); Embedded system; Computer engineering; Algorithm; Physical design; Artificial intelligence; Circuit design","score_opus":0.033041792017859124,"score_gpt":0.2513717674783745,"score_spread":0.21832997546051536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1890393032","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013580917,0.00037972652,0.9815864,0.00009953937,0.00008350674,0.00009245249,0.0000515923,0.0009984846,0.0031273875],"genre_scores_gemma":[0.20085658,0.0002871816,0.7946831,0.00015186655,0.00006392975,0.00023034026,0.00024092555,0.00022795325,0.0032581189],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99949896,0.00012914409,0.000025299476,0.00009968866,0.00017815035,0.00006874796],"domain_scores_gemma":[0.99942625,0.0002926108,0.000054224376,0.00008870093,0.00011015285,0.000028094988],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00055887667,0.00080610707,0.00060150475,0.0009503057,0.0005687377,0.0005831542,0.0011803011,0.00080806745,0.003262406],"category_scores_gemma":[0.0018216496,0.00042127483,0.0006122531,0.0009440126,0.0005063446,0.0006210124,0.0007126032,0.000734645,0.0007836519],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021705752,0.00008177631,0.00072181516,0.00014325728,0.0000661775,0.00012964688,0.0000768638,0.54900455,0.0137865795,0.011278396,0.006156057,0.4183378],"study_design_scores_gemma":[0.000050528593,0.000091152055,0.0002411688,0.000013575705,0.000020100708,0.00011437337,0.000023202834,0.9850299,0.0033312354,0.0058143088,0.0052534617,0.000017087956],"about_ca_topic_score_codex":0.0028780852,"about_ca_topic_score_gemma":0.0051801107,"teacher_disagreement_score":0.003262406,"about_ca_system_score_codex":0.0006985612,"about_ca_system_score_gemma":0.0010810163,"threshold_uncertainty_score":0.010913789},"labels":[],"label_agreement":null},{"id":"W1890580590","doi":"10.1109/newcas.2004.1359009","title":"New VLSI design of a max-log-MAP decoder","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Very-large-scale integration; Computer science; Soft-decision decoder; Application-specific integrated circuit; Pipeline (software); Decoding methods; Transmission (telecommunications); Algorithm; Parallel computing; Computer hardware; Embedded system; Telecommunications","score_opus":0.03526731413074038,"score_gpt":0.2647236799502228,"score_spread":0.2294563658194824,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1890580590","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011607577,0.0006802561,0.97619253,0.00017300641,0.00016689848,0.00007623889,0.0001078074,0.0013265925,0.009669187],"genre_scores_gemma":[0.2798227,0.0010359426,0.7057395,0.00036777966,0.00019791629,0.00014169051,0.00038018828,0.00014627345,0.012167957],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999843,0.000020565993,0.000013087795,0.000029855159,0.00007209795,0.000021283862],"domain_scores_gemma":[0.99984074,0.000026659882,0.0000130542585,0.000021876409,0.00008659693,0.000010890725],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018150806,0.00037120722,0.00032509814,0.00036166538,0.00031303367,0.0006881249,0.0008898989,0.00045593048,0.0031448577],"category_scores_gemma":[0.00033255384,0.00026338996,0.00027486501,0.00033211568,0.00019400068,0.0008088744,0.00034546474,0.0005255841,0.0014254093],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046000988,0.00011977803,0.0014931643,0.0006267708,0.00018586843,0.0008818896,0.00024213947,0.04882807,0.35168263,0.08339706,0.014603335,0.4974793],"study_design_scores_gemma":[0.00015061394,0.00079871167,0.001113132,0.00007546481,0.00024307464,0.003099209,0.000060109876,0.59699756,0.24962272,0.01663661,0.13112868,0.00007414082],"about_ca_topic_score_codex":0.00047496313,"about_ca_topic_score_gemma":0.001210984,"teacher_disagreement_score":0.0031448577,"about_ca_system_score_codex":0.00043483233,"about_ca_system_score_gemma":0.0006260832,"threshold_uncertainty_score":0.010520577},"labels":[],"label_agreement":null},{"id":"W1908083067","doi":"10.1109/newcas.2004.1359086","title":"A precision CMOS analog cubing circuit","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Centroid; Computer science; Voltage; Power (physics); Electronic circuit; Electronic engineering; Electrical engineering; Engineering; Physics","score_opus":0.030716310601193564,"score_gpt":0.23959075584210396,"score_spread":0.2088744452409104,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1908083067","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06697644,0.0016659956,0.8671607,0.0013621205,0.0006230244,0.00039057425,0.0008666703,0.019440524,0.041513924],"genre_scores_gemma":[0.6690826,0.00052271923,0.30858502,0.0012939448,0.0002188717,0.00016274689,0.00059726305,0.0002721477,0.019264739],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996346,0.000041,0.000017347533,0.00009069369,0.00016789555,0.000048408452],"domain_scores_gemma":[0.99965787,0.000060514685,0.00003520814,0.000057303227,0.0001626698,0.00002646279],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027524604,0.00043838605,0.00036745993,0.00035765942,0.000619776,0.0009579134,0.0010332867,0.0005758985,0.011490263],"category_scores_gemma":[0.00076110096,0.00021210972,0.00021587347,0.0004923928,0.00027910262,0.0008041779,0.000532298,0.00047135365,0.0020241463],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006547149,0.00007829006,0.0013271379,0.00051197794,0.00004961548,0.0005849241,0.00021667556,0.009161144,0.37716237,0.027104564,0.026368992,0.5567795],"study_design_scores_gemma":[0.00025034128,0.002278172,0.0029107793,0.0001603274,0.0002619856,0.00748138,0.00018327258,0.1669067,0.4838102,0.012917115,0.3226564,0.00018329837],"about_ca_topic_score_codex":0.0014565671,"about_ca_topic_score_gemma":0.0015937944,"teacher_disagreement_score":0.011490263,"about_ca_system_score_codex":0.0006815724,"about_ca_system_score_gemma":0.0006364253,"threshold_uncertainty_score":0.038438737},"labels":[],"label_agreement":null},{"id":"W1912648079","doi":"10.1109/newcas.2004.1359046","title":"A worst-case circuit delay verification technique considerino power grid voltage variations","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Benchmark (surveying); Delay calculation; Very-large-scale integration; Logic gate; Process (computing); Power (physics); Electronic engineering; Circuit extraction; Physical design; Asynchronous circuit; Circuit design; Electronic circuit; Voltage; Propagation delay; Equivalent circuit; Algorithm; Electrical engineering; Synchronous circuit; Engineering; Embedded system; Clock signal","score_opus":0.0241833421204715,"score_gpt":0.23210419303665142,"score_spread":0.20792085091617993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1912648079","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018652804,0.000097656295,0.97880656,0.00008783968,0.000023893052,0.000034645298,0.000058402846,0.0004949002,0.0017432385],"genre_scores_gemma":[0.6570261,0.00026501567,0.3387762,0.00017319592,0.00004759174,0.00011909804,0.00024203944,0.00033164796,0.0030190453],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988896,0.00023156425,0.000059901682,0.0002635983,0.0004009016,0.00015442299],"domain_scores_gemma":[0.9981475,0.0009561853,0.00017343703,0.0004260179,0.00027112206,0.00002571657],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012577125,0.0011817293,0.0005648402,0.0008483774,0.0006993102,0.00096052955,0.0015306402,0.0007942671,0.0032144852],"category_scores_gemma":[0.0046122135,0.0005561191,0.0012274296,0.0009298951,0.0006494302,0.002623792,0.000841137,0.0014167939,0.00062439824],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020980585,0.000093373135,0.0017467706,0.00013263167,0.00011693949,0.00037967158,0.000086252905,0.77633446,0.06313137,0.055072036,0.001206103,0.101490624],"study_design_scores_gemma":[0.000010571502,0.000062743755,0.00011170977,0.000008809853,0.000035838148,0.00009928948,0.000011012444,0.95135105,0.025440224,0.02107032,0.0017871885,0.000011314104],"about_ca_topic_score_codex":0.0020654711,"about_ca_topic_score_gemma":0.0027025626,"teacher_disagreement_score":0.0032144852,"about_ca_system_score_codex":0.00087118224,"about_ca_system_score_gemma":0.0015577993,"threshold_uncertainty_score":0.010753512},"labels":[],"label_agreement":null},{"id":"W1919335306","doi":"10.1109/newcas.2004.1359028","title":"Speech recognition for game control","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Speech and Audio Processing","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal","funders":"","keywords":"Computer science; Microcontroller; Mobile device; Embedded system; Architecture; Reduced instruction set computing; Instruction set; Computer architecture; Computer hardware; Operating system","score_opus":0.039218423085071896,"score_gpt":0.26741630572092945,"score_spread":0.22819788263585755,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1919335306","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01991855,0.014239884,0.86811614,0.001384917,0.0020223376,0.0003733021,0.001538798,0.0123342695,0.08007186],"genre_scores_gemma":[0.4891882,0.009484624,0.3704829,0.0014608721,0.0012362291,0.00052414567,0.0056208097,0.00093048875,0.1210717],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99949896,0.00007799411,0.000033486165,0.00013305385,0.00020305865,0.00005343649],"domain_scores_gemma":[0.9995648,0.00011146218,0.000025739288,0.000066848006,0.00020764027,0.000023382489],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040509482,0.00081640546,0.0005915769,0.0007952319,0.00031540985,0.0015935419,0.0008519941,0.0009454979,0.01954807],"category_scores_gemma":[0.0013201784,0.00018014184,0.0004031313,0.0005653848,0.00035469496,0.0008844967,0.00045850035,0.00066876225,0.014241191],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003926601,0.00010448475,0.0004893052,0.00046692768,0.00004648876,0.0002711152,0.000108150845,0.005849349,0.10024981,0.017086051,0.027272906,0.84766275],"study_design_scores_gemma":[0.00012490885,0.00067554135,0.0045503713,0.00047470335,0.00016099207,0.0019264655,0.000303013,0.32075426,0.20158337,0.032666706,0.43661287,0.00016681004],"about_ca_topic_score_codex":0.001714515,"about_ca_topic_score_gemma":0.0018838708,"teacher_disagreement_score":0.01954807,"about_ca_system_score_codex":0.00044598852,"about_ca_system_score_gemma":0.00039730172,"threshold_uncertainty_score":0.06539476},"labels":[],"label_agreement":null},{"id":"W1923175529","doi":"10.1109/newcas.2004.1359103","title":"Towards software model checking using MDGs","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Model checking; Programming language; Java; Software engineering; Software; Schema (genetic algorithms); Metamodeling; Theoretical computer science; Machine learning","score_opus":0.08429744369017628,"score_gpt":0.31436829529378046,"score_spread":0.2300708516036042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1923175529","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0015232371,0.00009583189,0.9973061,0.0001300566,0.000023511462,0.000034153007,0.0000184539,0.00036598812,0.0005026339],"genre_scores_gemma":[0.08276661,0.00065524876,0.9144967,0.00023867162,0.000038715647,0.00032162908,0.00017325568,0.00019776837,0.0011114583],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9952178,0.0022635814,0.00022251344,0.00042856837,0.001651637,0.00021581474],"domain_scores_gemma":[0.9946854,0.0035232012,0.00029786862,0.0008037292,0.0005818718,0.00010793025],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0059834067,0.0012786589,0.0011422884,0.0018837049,0.00062965177,0.0026312312,0.0023190835,0.0019601113,0.0022398545],"category_scores_gemma":[0.014047887,0.0010423637,0.0018476817,0.0010593695,0.0027179632,0.002852408,0.0035360188,0.004539483,0.0007189377],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009824803,0.00007298612,0.000658423,0.00031631367,0.00011722205,0.00022270337,0.0002873987,0.5560791,0.0046876413,0.38986966,0.0009155152,0.046674807],"study_design_scores_gemma":[0.00003592413,0.0000363736,0.00003939099,0.00007853162,0.000030516836,0.000037190748,0.00003015331,0.7928325,0.003791265,0.19552907,0.007543139,0.000015872047],"about_ca_topic_score_codex":0.003230006,"about_ca_topic_score_gemma":0.002573906,"teacher_disagreement_score":0.0059834067,"about_ca_system_score_codex":0.0012461423,"about_ca_system_score_gemma":0.0025291652,"threshold_uncertainty_score":0.03164369},"labels":[],"label_agreement":null},{"id":"W1933168821","doi":"10.1109/newcas.2004.1359093","title":"Circuit simulation of S-parameter based interconnects via passive macromodels","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Electromagnetic Compatibility and Noise Suppression","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Passivity; Computer science; Compensation (psychology); Algorithm; Electronic engineering; Engineering; Electrical engineering","score_opus":0.02564126696578464,"score_gpt":0.24615092472130906,"score_spread":0.22050965775552442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1933168821","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04182452,0.000065305765,0.947891,0.00007569102,0.000028404957,0.0000704715,0.00018892724,0.0018916856,0.007964081],"genre_scores_gemma":[0.7768679,0.00020528378,0.20883349,0.000058956077,0.000021254085,0.00036343324,0.00041319916,0.00032663808,0.012909704],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998079,0.00005786106,0.000008964008,0.000027681908,0.00007263171,0.000025039115],"domain_scores_gemma":[0.9997211,0.00013871149,0.000029108245,0.000048636248,0.000051294628,0.000011206443],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002962024,0.00061671936,0.0004899526,0.00044224062,0.0003566951,0.00051862886,0.0011028507,0.0008951775,0.0039189463],"category_scores_gemma":[0.0009019923,0.0003479387,0.0004826811,0.0003527926,0.00033480293,0.0009292765,0.00035403096,0.0004649384,0.00070903363],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024725956,0.000016942926,0.00018821812,0.00003206457,0.0000131787265,0.000046559493,0.000071433205,0.97760713,0.0070666424,0.0073646638,0.0002709245,0.007297567],"study_design_scores_gemma":[0.00000603108,0.00001865956,0.000036176578,0.000002801825,0.000004099146,0.0000108059185,0.00000689624,0.994756,0.0025844558,0.0012903081,0.0012811108,0.000002767034],"about_ca_topic_score_codex":0.0032734335,"about_ca_topic_score_gemma":0.0031261928,"teacher_disagreement_score":0.0039189463,"about_ca_system_score_codex":0.0007062121,"about_ca_system_score_gemma":0.0006589222,"threshold_uncertainty_score":0.013110161},"labels":[],"label_agreement":null},{"id":"W1942862422","doi":"10.1109/newcas.2004.1359051","title":"An embedded DRAM for MDLNS FIR filter","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Dram; CAS latency; Universal memory; Computer science; Capacitance; Capacitor; Electronic engineering; Electrical engineering; Filter (signal processing); Embedded system; Static random-access memory; Dynamic random-access memory; Voltage; Computer hardware; Engineering; Memory controller; Semiconductor memory; Computer memory; Physics; Memory refresh","score_opus":0.052171064421662826,"score_gpt":0.3038007150743288,"score_spread":0.251629650652666,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1942862422","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27727306,0.0038883185,0.6561539,0.0006117149,0.0008081894,0.00014686506,0.00092152477,0.010655284,0.049541138],"genre_scores_gemma":[0.8562059,0.000650711,0.12518793,0.00022248266,0.00007109956,0.000039397313,0.00033187447,0.00012048554,0.017170135],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99993026,0.000008729961,0.000003922246,0.000017146118,0.000026550575,0.000013363039],"domain_scores_gemma":[0.9999368,0.000013596146,0.0000075505627,0.000014649117,0.000022802446,0.0000046007217],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006715081,0.00016932694,0.00016585666,0.0001442992,0.00022838033,0.00034228986,0.0006477007,0.00026663215,0.004359891],"category_scores_gemma":[0.00016426922,0.00009592809,0.00014151912,0.00016757523,0.00010342678,0.0003694105,0.0001934541,0.00019083882,0.0007239246],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044231743,0.00006907972,0.0012551346,0.0004797896,0.00009798434,0.00083807134,0.00013156256,0.021589095,0.7496382,0.028239727,0.00996508,0.18725392],"study_design_scores_gemma":[0.00008209335,0.0007712622,0.0021109653,0.000037724836,0.0001487612,0.0014424984,0.00006421099,0.187435,0.67197895,0.0022907113,0.13359801,0.000039844803],"about_ca_topic_score_codex":0.00059346034,"about_ca_topic_score_gemma":0.0014500467,"teacher_disagreement_score":0.004359891,"about_ca_system_score_codex":0.00044604018,"about_ca_system_score_gemma":0.00020745936,"threshold_uncertainty_score":0.014585316},"labels":[],"label_agreement":null},{"id":"W1944977865","doi":"10.1109/newcas.2004.1359059","title":"A novel technique to enhance the open loop gain of CMOS folded cascode OTA","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Phase margin; Cascode; CMOS; Operational transconductance amplifier; Transconductance; Open-loop gain; Operational amplifier; Amplifier; Biasing; Electronic engineering; Automatic gain control; Electrical engineering; Physics; Voltage; Transistor; Engineering","score_opus":0.03316195073960377,"score_gpt":0.2784224050697654,"score_spread":0.24526045433016164,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1944977865","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3172774,0.001923337,0.6572718,0.00057499384,0.00054867036,0.000110703826,0.00015219339,0.004479794,0.0176612],"genre_scores_gemma":[0.8820287,0.00046775857,0.11054036,0.0001610245,0.00015180351,0.00002926445,0.00008372217,0.00007420692,0.0064631165],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99988925,0.000010342419,0.000007346361,0.000031594183,0.00004228801,0.000019099438],"domain_scores_gemma":[0.99980813,0.00002529777,0.000027254515,0.000032014894,0.00009296581,0.000014322508],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008139613,0.00038763034,0.00016909976,0.0002940031,0.00023310227,0.0002810969,0.00058277836,0.00037827008,0.0014849175],"category_scores_gemma":[0.0002707,0.00015316375,0.00029011132,0.0002890583,0.00017557472,0.00048614512,0.00026909506,0.00029760358,0.00051648787],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047834434,0.000013616389,0.00029253616,0.00006641248,0.000021834632,0.00015888421,0.00006719681,0.0010922077,0.9552179,0.0020161618,0.00060105545,0.04040424],"study_design_scores_gemma":[0.000034934594,0.0006786245,0.0028364134,0.00003416571,0.00016538097,0.002720251,0.00006008852,0.040996607,0.9089769,0.0021193349,0.04133557,0.00004181179],"about_ca_topic_score_codex":0.00031649452,"about_ca_topic_score_gemma":0.0010347008,"teacher_disagreement_score":0.0014849175,"about_ca_system_score_codex":0.00017700283,"about_ca_system_score_gemma":0.00017960605,"threshold_uncertainty_score":0.0049675703},"labels":[],"label_agreement":null},{"id":"W1946142907","doi":"10.1109/newcas.2004.1359056","title":"Asynchronous ADC/microprocessor interface","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Interfacing; Asynchronous communication; Microprocessor; Interface (matter); Computer science; Chip; Embedded system; Computer hardware; Sampling (signal processing); Front and back ends; Operating system; Telecommunications; Detector","score_opus":0.020662347490645494,"score_gpt":0.23842915230089848,"score_spread":0.21776680481025298,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1946142907","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07504456,0.00070768653,0.88357425,0.00037327153,0.0006417486,0.0004292164,0.00041389244,0.0073744594,0.031441003],"genre_scores_gemma":[0.7775796,0.000428305,0.19598812,0.00081108126,0.0003299798,0.00024402387,0.00041968713,0.00042028213,0.023778938],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99955493,0.000059448685,0.000040506467,0.00009314227,0.0001972183,0.000054725395],"domain_scores_gemma":[0.99951124,0.00012643791,0.000039049843,0.00010262814,0.00018447204,0.00003619226],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031728577,0.00035302303,0.00024266464,0.00040714204,0.00026138788,0.00091186713,0.0008700229,0.0005898541,0.010598353],"category_scores_gemma":[0.001329833,0.00013351138,0.0001226733,0.0002675976,0.00018300519,0.00059348607,0.00037228424,0.0005338653,0.003233932],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00097642624,0.0003169272,0.004541247,0.0005876146,0.00006632053,0.00070287427,0.00036207415,0.010420344,0.48726568,0.03218905,0.017143514,0.44542786],"study_design_scores_gemma":[0.00034922894,0.0010525896,0.0032399495,0.00010985801,0.0001472184,0.0022999113,0.00010598971,0.24321602,0.56088006,0.009918609,0.17861818,0.00006242531],"about_ca_topic_score_codex":0.00036023476,"about_ca_topic_score_gemma":0.00045475116,"teacher_disagreement_score":0.010598353,"about_ca_system_score_codex":0.0003205625,"about_ca_system_score_gemma":0.0003568332,"threshold_uncertainty_score":0.035455048},"labels":[],"label_agreement":null},{"id":"W2097232115","doi":"10.1109/newcas.2004.1359116","title":"Carry free, bit parallel approximate squarers with linear complexity and constant delay","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Parameterized complexity; Constant (computer programming); Function (biology); Boolean function; Bit (key); Computer science; Simple (philosophy); Algorithm; Mathematics; Lookup table; Arithmetic","score_opus":0.04791621092080614,"score_gpt":0.2789545173268937,"score_spread":0.23103830640608755,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097232115","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032863673,0.00035940824,0.9594981,0.000118738484,0.000043502023,0.00007652426,0.00006228217,0.0010730624,0.0059046214],"genre_scores_gemma":[0.36382562,0.00048917084,0.6242136,0.00018755492,0.000074115305,0.00012658883,0.00017714534,0.0001015398,0.010804683],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99930227,0.00010000714,0.00004326749,0.000087368644,0.00043198492,0.000035182326],"domain_scores_gemma":[0.9991998,0.00025202683,0.0001719313,0.00020245441,0.00015827775,0.00001555948],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004132692,0.0006065895,0.00033320347,0.00040429298,0.0002842425,0.001086632,0.0007335306,0.00039146424,0.0019457067],"category_scores_gemma":[0.0017648336,0.00031090557,0.0003192748,0.0005215498,0.0003872968,0.0011598819,0.0004201801,0.000435539,0.00064601423],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00073871925,0.00012713757,0.0009708457,0.00046676982,0.00013306632,0.00041005315,0.0001978408,0.20276582,0.15585504,0.120351315,0.0035417632,0.51444167],"study_design_scores_gemma":[0.0001558167,0.00069618615,0.0004964675,0.000042769083,0.00011945901,0.00091509114,0.000050394057,0.80476207,0.13633987,0.03405,0.022319058,0.000052785323],"about_ca_topic_score_codex":0.0007821233,"about_ca_topic_score_gemma":0.0029721062,"teacher_disagreement_score":0.0019457067,"about_ca_system_score_codex":0.00051033526,"about_ca_system_score_gemma":0.00059549784,"threshold_uncertainty_score":0.006509006},"labels":[],"label_agreement":null},{"id":"W2097670457","doi":"10.1109/newcas.2004.1359023","title":"Automatic synthesis from high level ASM to VHDL: a case study","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; High-level synthesis; VHDL; Programming language; Computer architecture; Embedded system; Field-programmable gate array","score_opus":0.06198810978827832,"score_gpt":0.2907050788340988,"score_spread":0.22871696904582048,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097670457","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19827065,0.0010849917,0.7593642,0.00072234584,0.00011066788,0.00023810226,0.00040811702,0.005791773,0.034009162],"genre_scores_gemma":[0.56446517,0.0009039562,0.4239841,0.00015127825,0.00003337558,0.00010926444,0.0004594413,0.0005365781,0.009356776],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994708,0.00014404954,0.000040024846,0.00004445706,0.00024139637,0.000059359267],"domain_scores_gemma":[0.99910766,0.00048200812,0.000042583117,0.0001543679,0.00018874486,0.000024520585],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006897338,0.00033289485,0.00022968643,0.00041265492,0.00037096013,0.0010201276,0.00060837186,0.0006203954,0.0046366937],"category_scores_gemma":[0.0018175106,0.00019797645,0.00042008437,0.0005679687,0.0004263891,0.0005054424,0.0003731103,0.0006318505,0.0009976878],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004156343,0.0003857246,0.002317727,0.0011587829,0.00006825737,0.003191927,0.0015096588,0.23511808,0.07403624,0.051029667,0.008504356,0.6222639],"study_design_scores_gemma":[0.0003211144,0.0010032975,0.0018734128,0.00024102803,0.00013159082,0.0026249292,0.00063743495,0.6393659,0.20407028,0.02662551,0.1230463,0.000059164835],"about_ca_topic_score_codex":0.0024452307,"about_ca_topic_score_gemma":0.0027219807,"teacher_disagreement_score":0.0046366937,"about_ca_system_score_codex":0.0005198358,"about_ca_system_score_gemma":0.00074216124,"threshold_uncertainty_score":0.015511334},"labels":[],"label_agreement":null},{"id":"W2100260603","doi":"10.1109/newcas.2004.1359109","title":"An integrated inductorless quadrature voltage controlled oscillator design in a 47GHz SiGe process","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"dBc; Inductor; CMOS; Phase noise; Electrical engineering; Transistor; Voltage; Materials science; Quadrature (astronomy); Electronic engineering; Optoelectronics; Engineering","score_opus":0.026110023367147975,"score_gpt":0.2571441912775563,"score_spread":0.23103416791040832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100260603","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21355565,0.0015481743,0.75889176,0.0005124522,0.0003753207,0.00037013422,0.00033186117,0.0030193445,0.021395344],"genre_scores_gemma":[0.67018133,0.00055617304,0.31855002,0.00020896867,0.00008674799,0.00016253712,0.0003088454,0.00010346812,0.009841861],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998154,0.000015993885,0.000008625996,0.000041625426,0.00008678042,0.000031623254],"domain_scores_gemma":[0.99992037,0.000010800198,0.000013308196,0.000008300589,0.00003750516,0.0000095985415],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011190581,0.00027838693,0.00029985438,0.0001606628,0.0001630189,0.0004674909,0.0007347836,0.00041630992,0.0017116284],"category_scores_gemma":[0.00018248594,0.00021382087,0.00025594933,0.00020310815,0.00013113805,0.0003239216,0.00018562142,0.00032584128,0.0006628812],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014904818,0.00009249124,0.0010754409,0.00016544011,0.00006345431,0.0003046032,0.000075225405,0.006248726,0.89673394,0.005794615,0.0020427979,0.08725414],"study_design_scores_gemma":[0.0002997724,0.0022742224,0.004083687,0.000059162867,0.00031938616,0.0022284777,0.00006580486,0.13525306,0.77574515,0.0017313916,0.07787933,0.00006047428],"about_ca_topic_score_codex":0.0006660739,"about_ca_topic_score_gemma":0.0010723344,"teacher_disagreement_score":0.0017116284,"about_ca_system_score_codex":0.00031992077,"about_ca_system_score_gemma":0.00038799268,"threshold_uncertainty_score":0.00572598},"labels":[],"label_agreement":null},{"id":"W2103799265","doi":"10.1109/newcas.2004.1359003","title":"A normalized intrinsic delay model of static CMOS complex gates for deep submicron technologies","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Logic gate; Transistor; Computer science; Electronic engineering; Topology (electrical circuits); Series (stratigraphy); Algorithm; Electrical engineering; Engineering; Voltage","score_opus":0.047390459493608386,"score_gpt":0.2655859688484093,"score_spread":0.21819550935480092,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103799265","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05088442,0.0003345821,0.944186,0.00007054018,0.000031681928,0.00002510675,0.00022851727,0.00072361,0.0035156533],"genre_scores_gemma":[0.8502493,0.00077549554,0.14237918,0.00009285932,0.000030380123,0.00008838983,0.0004212717,0.0002577611,0.0057054157],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997986,0.000028147946,0.000010050903,0.000049319886,0.000092156006,0.000021777945],"domain_scores_gemma":[0.9996105,0.00014727775,0.00006103855,0.00007191618,0.00009565458,0.000013699069],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027562262,0.0006128066,0.000281213,0.00040704833,0.00021349614,0.0005660202,0.0010626328,0.00040281782,0.0012344633],"category_scores_gemma":[0.0013316396,0.00021503509,0.00038361383,0.00039473234,0.0002942151,0.0012291389,0.00026314272,0.0005464751,0.0004455409],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046064615,0.000017063116,0.00077484763,0.000051650815,0.000017041957,0.00007406332,0.00006089658,0.9190876,0.034505524,0.023699854,0.00058658357,0.02107881],"study_design_scores_gemma":[0.0000017711545,0.000022457807,0.00016128254,0.000002814666,0.000006548971,0.00004733466,0.0000041671524,0.99117905,0.0046521104,0.0024214808,0.0014956245,0.0000052917317],"about_ca_topic_score_codex":0.0033763347,"about_ca_topic_score_gemma":0.0036707106,"teacher_disagreement_score":0.0033763347,"about_ca_system_score_codex":0.0012295686,"about_ca_system_score_gemma":0.0007719175,"threshold_uncertainty_score":0.008921206},"labels":[],"label_agreement":null},{"id":"W2108930304","doi":"10.1109/newcas.2004.1359017","title":"Formal verification of a bus structure modeled in SystemC","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Formal verification; Programming language; Debugging; Model checking; Verilog; Electronic system-level design and verification; Functional verification; Abstraction; Intelligent verification; Embedded system; Hardware description language; Code (set theory); Reduction (mathematics); Software; Software development; Software construction","score_opus":0.035279528500329616,"score_gpt":0.27794382237141607,"score_spread":0.24266429387108646,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108930304","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10902462,0.00014079218,0.8786671,0.0003703479,0.00007700692,0.0003226888,0.00072597957,0.004660939,0.006010503],"genre_scores_gemma":[0.78317165,0.00020809678,0.21109435,0.00017055427,0.00003277685,0.00053498143,0.0010186183,0.0005503023,0.0032187381],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99743855,0.00060961925,0.000119938726,0.00032175417,0.001153208,0.00035681218],"domain_scores_gemma":[0.99675316,0.001649401,0.00035432514,0.0005073335,0.00068217766,0.000053610474],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016924499,0.0008023771,0.0006466506,0.0008278188,0.00079660956,0.0016140867,0.0010096518,0.0010526954,0.002875194],"category_scores_gemma":[0.0048234873,0.0005214814,0.0010872849,0.0004328082,0.0024500426,0.0010379199,0.0010088187,0.001280593,0.0005265674],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027714105,0.00014928918,0.0033893525,0.00066803856,0.00010100563,0.0011797368,0.00069973094,0.5511267,0.07643465,0.33998418,0.0024086104,0.023581546],"study_design_scores_gemma":[0.0001243112,0.00017629977,0.0005698684,0.0000772125,0.00006364599,0.00017009096,0.00006380066,0.8937473,0.055458806,0.03575016,0.013752151,0.000046220503],"about_ca_topic_score_codex":0.012660175,"about_ca_topic_score_gemma":0.0068581635,"teacher_disagreement_score":0.012660175,"about_ca_system_score_codex":0.0022551601,"about_ca_system_score_gemma":0.0041541224,"threshold_uncertainty_score":0.025172949},"labels":[],"label_agreement":null},{"id":"W2109371939","doi":"10.1109/newcas.2004.1359084","title":"Cache coherence support in a split-transaction bus for prototyping of system-on-chip multiprocessors","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Cache coherence; Bus sniffing; MESI protocol; System bus; Embedded system; Cache; VHDL; Control bus; Back-side bus; Address bus; Local bus; Computer hardware; Cache algorithms; Operating system; CPU cache; Field-programmable gate array","score_opus":0.03652958269455215,"score_gpt":0.2806579422214046,"score_spread":0.24412835952685247,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109371939","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20627505,0.000615452,0.78091276,0.00026766988,0.00010564246,0.0002237701,0.00016635256,0.0038150274,0.007618232],"genre_scores_gemma":[0.62226385,0.000256361,0.372711,0.000058295427,0.000023859482,0.00025309814,0.00027890425,0.00032417575,0.0038304308],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994759,0.00016263027,0.000042802294,0.00003750265,0.00020544378,0.00007577593],"domain_scores_gemma":[0.998787,0.00043381265,0.00009591636,0.00022262378,0.00038232864,0.00007834417],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006356588,0.0003364031,0.00026278844,0.00046475852,0.00036659653,0.00069782627,0.0011428919,0.0004012174,0.0036887114],"category_scores_gemma":[0.0018039098,0.00032881022,0.00018134927,0.00034894558,0.000307653,0.00091667735,0.00041697337,0.0005453832,0.0005293571],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010328903,0.00029582967,0.0029846698,0.00067971786,0.00009195946,0.0015347354,0.0009550793,0.1290672,0.55414915,0.05856334,0.006930772,0.2437147],"study_design_scores_gemma":[0.0003267018,0.0018165564,0.0013664049,0.000088532775,0.00009860282,0.0009172375,0.0002060742,0.4815855,0.45300663,0.0073660295,0.05312775,0.000093986935],"about_ca_topic_score_codex":0.0004853397,"about_ca_topic_score_gemma":0.0010028626,"teacher_disagreement_score":0.0036887114,"about_ca_system_score_codex":0.00026587845,"about_ca_system_score_gemma":0.00041833683,"threshold_uncertainty_score":0.012340009},"labels":[],"label_agreement":null},{"id":"W2120021615","doi":"10.1109/newcas.2004.1359071","title":"A 0.18μm CMOS fully differential tran-simpedance amplifier for optical receiver","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Transimpedance amplifier; CMOS; Bandwidth (computing); Differential amplifier; Physics; Electrical impedance; Electrical engineering; Low-noise amplifier; Electronic engineering; Optoelectronics; Amplifier; Computer science; Engineering; Telecommunications","score_opus":0.03077441961767251,"score_gpt":0.24879769167073654,"score_spread":0.21802327205306402,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120021615","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15239435,0.0022025446,0.81520873,0.0008119452,0.0003681334,0.0002065177,0.000388641,0.0044556614,0.023963496],"genre_scores_gemma":[0.7868101,0.000722839,0.19800611,0.00044286984,0.00015926149,0.00007242884,0.00023374229,0.00010867373,0.013444016],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997148,0.00003163733,0.000016785289,0.00007232318,0.00012124069,0.000043194053],"domain_scores_gemma":[0.9997272,0.000057619018,0.00003363491,0.000034568428,0.00012405738,0.000022942813],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022519035,0.00037389327,0.0002648394,0.00026010533,0.00033365932,0.00066316465,0.0015498439,0.0005691208,0.0034939724],"category_scores_gemma":[0.0005022065,0.00028226004,0.00033196784,0.00021240319,0.00023204014,0.0008693024,0.00029284914,0.00044528124,0.0015512574],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013074845,0.000053387655,0.0011515366,0.00014516838,0.000060672766,0.00025465648,0.00016912412,0.002275193,0.89950943,0.008348841,0.0018118769,0.086089395],"study_design_scores_gemma":[0.000084863816,0.0022509794,0.0041715764,0.000087351764,0.00025863535,0.0043911524,0.00020269203,0.1427418,0.7587315,0.0034844652,0.083512284,0.00008284895],"about_ca_topic_score_codex":0.0006801112,"about_ca_topic_score_gemma":0.0021103555,"teacher_disagreement_score":0.0034939724,"about_ca_system_score_codex":0.0005270937,"about_ca_system_score_gemma":0.00041273359,"threshold_uncertainty_score":0.011688471},"labels":[],"label_agreement":null},{"id":"W2129114152","doi":"10.1109/newcas.2004.1359102","title":"A user-configurable framework for testing prototype system-on-chip implementations","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Embedded system; Implementation; System on a chip; Computer architecture; Software; Microprocessor; Field-programmable gate array; Multiprocessing; Operating system; Software engineering","score_opus":0.06377102180019302,"score_gpt":0.31562784459159565,"score_spread":0.25185682279140265,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129114152","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034011457,0.0001471283,0.9287253,0.00006142855,0.00003888987,0.001055398,0.00031339645,0.03249352,0.003153413],"genre_scores_gemma":[0.3045149,0.00015732044,0.68516123,0.000139527,0.00002834744,0.0022686056,0.00089838105,0.0043260753,0.0025055627],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.995587,0.0013779999,0.00040979247,0.0005134702,0.0017612512,0.00035048765],"domain_scores_gemma":[0.9928231,0.002958268,0.0006026093,0.002202068,0.0011509344,0.0002628769],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0041348967,0.0025403195,0.0011007074,0.0025098012,0.00048832915,0.001509923,0.0046611545,0.0009880917,0.0075805797],"category_scores_gemma":[0.009834053,0.0008909629,0.00087434315,0.00063038134,0.0010601347,0.0017414744,0.001197729,0.0012187771,0.0013186742],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019708078,0.0017722832,0.008368272,0.0012733755,0.0003845912,0.0017752611,0.0010617368,0.1363167,0.30814856,0.024347575,0.014073296,0.50050753],"study_design_scores_gemma":[0.00064458477,0.0030740541,0.0054704053,0.00022860043,0.00019607664,0.002021418,0.0001596928,0.57606375,0.36816004,0.008053238,0.035635266,0.0002928161],"about_ca_topic_score_codex":0.0018207046,"about_ca_topic_score_gemma":0.002157622,"teacher_disagreement_score":0.0075805797,"about_ca_system_score_codex":0.0011642505,"about_ca_system_score_gemma":0.0011838012,"threshold_uncertainty_score":0.025359571},"labels":[],"label_agreement":null},{"id":"W2132805517","doi":"10.1109/newcas.2004.1359100","title":"Design of reconfigurable general finite field multiplier in GF[2/sup m/]","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Lethbridge","funders":"","keywords":"Multiplier (economics); Finite field; Very-large-scale integration; Computer science; Mathematics; Arithmetic; Embedded system; Discrete mathematics","score_opus":0.03683872581728505,"score_gpt":0.2530160978105393,"score_spread":0.21617737199325426,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132805517","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2851764,0.002774806,0.68487835,0.00048061428,0.0004979011,0.00039871654,0.00030259424,0.0027754572,0.022715157],"genre_scores_gemma":[0.7024614,0.0007160535,0.28882313,0.000198458,0.00010874072,0.00013953906,0.00036999193,0.00007487352,0.007107837],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998909,0.000024676678,0.000007795162,0.000030078276,0.000022412727,0.000024155184],"domain_scores_gemma":[0.9998971,0.000017400112,0.000025244492,0.000018016905,0.000030948107,0.000011202538],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013394149,0.0004415336,0.00039740134,0.00042448685,0.00041268146,0.0003134371,0.0007814927,0.00037171485,0.00268017],"category_scores_gemma":[0.00026539093,0.00016809245,0.0003184112,0.0004513171,0.00018167864,0.00044826284,0.00023593125,0.0002892728,0.00076827244],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012516087,0.00012655558,0.0015471171,0.00082446646,0.00021566378,0.001334402,0.00021540582,0.026487354,0.52553153,0.025622861,0.006342049,0.41050103],"study_design_scores_gemma":[0.0008424766,0.0046952707,0.004737307,0.00025332795,0.00049571774,0.009387573,0.00024108465,0.2101064,0.6382884,0.021149628,0.10955435,0.00024845396],"about_ca_topic_score_codex":0.00031223695,"about_ca_topic_score_gemma":0.000697017,"teacher_disagreement_score":0.00268017,"about_ca_system_score_codex":0.00023931806,"about_ca_system_score_gemma":0.0003376947,"threshold_uncertainty_score":0.008966088},"labels":[],"label_agreement":null},{"id":"W2154466711","doi":"10.1109/newcas.2004.1359107","title":"Shunt-peaking of MCML gates using active inductors","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Inductor; Shunt (medical); Resistor; CMOS; Electronic engineering; Electronic circuit; Logic gate; Electrical engineering; Computer science; Materials science; Engineering; Voltage; Medicine","score_opus":0.04037178147363803,"score_gpt":0.25619306790189134,"score_spread":0.21582128642825332,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154466711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4689696,0.0009706339,0.50197196,0.00027127468,0.00015801174,0.000094691524,0.0001527864,0.004991501,0.022419581],"genre_scores_gemma":[0.97528744,0.00010268336,0.02307905,0.000059931073,0.000019483006,0.000008863284,0.000037208854,0.00007184222,0.0013333787],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998869,0.000018629806,0.000008081418,0.000023009961,0.000029247707,0.00003415877],"domain_scores_gemma":[0.9997342,0.00009299938,0.00004637447,0.00006013746,0.000045785215,0.00002055546],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013951617,0.00029846368,0.00019617405,0.0002413209,0.0002468499,0.0005127594,0.0007592284,0.00023306184,0.0016548708],"category_scores_gemma":[0.00043412493,0.00012603984,0.00028407315,0.00023910527,0.00035281832,0.00081667816,0.00037466775,0.00021985944,0.00027016344],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056825957,0.000103551334,0.0021950793,0.00035787458,0.00006116274,0.00057538535,0.00029953886,0.026703961,0.69188136,0.031425297,0.002207923,0.24362062],"study_design_scores_gemma":[0.000060638413,0.0007002163,0.0010120687,0.000033777404,0.00010529184,0.00065767625,0.00006803432,0.1116225,0.84999377,0.012010971,0.023702985,0.00003208679],"about_ca_topic_score_codex":0.0005269397,"about_ca_topic_score_gemma":0.0009816876,"teacher_disagreement_score":0.0016548708,"about_ca_system_score_codex":0.0005193559,"about_ca_system_score_gemma":0.0002007902,"threshold_uncertainty_score":0.0055360794},"labels":[],"label_agreement":null},{"id":"W2157627782","doi":"10.1109/newcas.2004.1359062","title":"A novel asynchronous wrapper using 1-of-4 data encoding and single-track handshaking","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Handshaking; Asynchronous communication; Computer science; Encoding (memory); Throughput; Asynchronous system; Asynchronous circuit; Protocol (science); Embedded system; Computer architecture; Synchronization (alternating current); Computer network; Clock signal; Channel (broadcasting); Wireless; Synchronous circuit; Operating system","score_opus":0.07835245238350412,"score_gpt":0.2736662163467105,"score_spread":0.19531376396320638,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157627782","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24755168,0.0006349803,0.723646,0.00033729398,0.0004229094,0.00020478723,0.0002550999,0.007500846,0.019446366],"genre_scores_gemma":[0.82842726,0.00019653585,0.15883897,0.0002405196,0.00008571943,0.00008461903,0.0001765756,0.00016770218,0.011782073],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997117,0.000045777284,0.000024032372,0.000076278346,0.00008883346,0.000053390606],"domain_scores_gemma":[0.9995844,0.000069867725,0.00008938084,0.0001369045,0.00007887756,0.000040603427],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002046569,0.00035808844,0.00033675449,0.000510517,0.0004286246,0.00068449875,0.001423443,0.0004714545,0.0023018443],"category_scores_gemma":[0.00044176556,0.0002318044,0.000236091,0.00054107246,0.00027217017,0.0010978741,0.000511854,0.0003797225,0.0010770208],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00077948126,0.0003248004,0.0017356175,0.00039064133,0.00006880069,0.00081873074,0.00036891474,0.009017455,0.6210808,0.04141835,0.008202266,0.31579426],"study_design_scores_gemma":[0.000110836016,0.0014049788,0.0007827723,0.000036568807,0.00011616578,0.0013996474,0.00005271002,0.10245611,0.8449106,0.007090052,0.041579485,0.00006006232],"about_ca_topic_score_codex":0.00018983884,"about_ca_topic_score_gemma":0.00035217917,"teacher_disagreement_score":0.0023018443,"about_ca_system_score_codex":0.00032866793,"about_ca_system_score_gemma":0.00026754988,"threshold_uncertainty_score":0.0077004433},"labels":[],"label_agreement":null},{"id":"W2162743530","doi":"10.1109/newcas.2004.1359057","title":"Synchronous to asynchronous conversion using GasP control","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Datapath; Asynchronous communication; Computer science; Asynchronous circuit; Electronic circuit; Sequential logic; Synchronous circuit; Clock signal; Logic synthesis; Logic gate; Parallel computing; Algorithm; Engineering; Electrical engineering; Computer network; Jitter","score_opus":0.01810573390262057,"score_gpt":0.23097876398173414,"score_spread":0.21287303007911357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162743530","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.058059007,0.00035570806,0.90299445,0.00018133032,0.0002728724,0.0001652528,0.00008462968,0.0039899903,0.03389677],"genre_scores_gemma":[0.77617663,0.00035724792,0.21039943,0.000268591,0.00013692133,0.00012663152,0.0001046841,0.0002018443,0.012227973],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99970716,0.000035681907,0.000017445718,0.000077359524,0.00013630703,0.000026053309],"domain_scores_gemma":[0.99982303,0.000043793767,0.00002061021,0.000067466615,0.00003753615,0.0000075409253],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015784663,0.0003387031,0.00017432762,0.00044824896,0.00024180065,0.00059523224,0.00072269794,0.00023965098,0.0033180758],"category_scores_gemma":[0.00045402886,0.00014879591,0.00021046265,0.00029751452,0.0004072892,0.0006745954,0.00044402428,0.0005163338,0.00055188837],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027830302,0.00016871304,0.00069157605,0.0002469132,0.000046654655,0.00069081405,0.00032876703,0.03320857,0.3241958,0.14951944,0.003889255,0.48673522],"study_design_scores_gemma":[0.0001800466,0.00093890686,0.0011597049,0.00007298548,0.0001363118,0.0015181527,0.00008797511,0.4225092,0.38159758,0.06974501,0.1219881,0.00006610015],"about_ca_topic_score_codex":0.00039930176,"about_ca_topic_score_gemma":0.0005477648,"teacher_disagreement_score":0.0033180758,"about_ca_system_score_codex":0.0002373735,"about_ca_system_score_gemma":0.00019053955,"threshold_uncertainty_score":0.011100054},"labels":[],"label_agreement":null},{"id":"W2163435175","doi":"10.1109/newcas.2004.1359045","title":"Low-energy design of a 3G-compliant turbo decoder","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Turbo code; Turbo equalizer; Computer science; Turbo; Soft-decision decoder; Throughput; VHDL; CMOS; Serial concatenated convolutional codes; Power (physics); Electronic engineering; Efficient energy use; Real-time computing; Decoding methods; Computer hardware; Wireless; Electrical engineering; Algorithm; Telecommunications; Low-density parity-check code; Engineering; Concatenated error correction code; Field-programmable gate array; Block code; Physics","score_opus":0.033578937584217726,"score_gpt":0.25662214212341966,"score_spread":0.22304320453920193,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163435175","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19296966,0.00059658586,0.7857587,0.00034641067,0.000105282474,0.00016802172,0.0003201521,0.0037809957,0.015954169],"genre_scores_gemma":[0.846337,0.00020536577,0.14733924,0.00017722168,0.000020219719,0.00008083508,0.0001681409,0.00010068727,0.005571353],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99984694,0.000028869248,0.000008791056,0.000022091546,0.00006679664,0.000026564012],"domain_scores_gemma":[0.99978286,0.000045771634,0.00003221076,0.000021562304,0.00010614776,0.000011495422],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014483406,0.00030043986,0.00024594003,0.00021188839,0.00032009132,0.00046879367,0.0006324014,0.0004516747,0.0013581791],"category_scores_gemma":[0.0003576676,0.0001670819,0.00020472835,0.00018688268,0.00021315362,0.00025557916,0.00017885905,0.00022050332,0.000709355],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006919368,0.000089779875,0.0031815239,0.0003379531,0.00014706924,0.0012733677,0.00033844882,0.31240374,0.49645704,0.022508418,0.0074781827,0.1550925],"study_design_scores_gemma":[0.000056228895,0.0004467873,0.0010609028,0.00001913968,0.00006272069,0.0007386378,0.00004157553,0.7489381,0.23130736,0.001932956,0.01535866,0.00003690413],"about_ca_topic_score_codex":0.002636098,"about_ca_topic_score_gemma":0.0056889434,"teacher_disagreement_score":0.002636098,"about_ca_system_score_codex":0.0005846923,"about_ca_system_score_gemma":0.0010227598,"threshold_uncertainty_score":0.0052414536},"labels":[],"label_agreement":null},{"id":"W2166419724","doi":"10.1109/newcas.2004.1358997","title":"An investigation into transistor-based adiabatic logic styles","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Adiabatic process; Pass transistor logic; Transistor; CMOS; Logic gate; Adiabatic circuit; Electronic engineering; Power (physics); Computer science; Logic family; Electrical engineering; Logic synthesis; Engineering; Physics; Voltage","score_opus":0.023731547665809153,"score_gpt":0.23670882979141789,"score_spread":0.21297728212560874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166419724","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84124124,0.0029444234,0.116841964,0.00029061773,0.000119632896,0.00013606022,0.0002864116,0.0009295759,0.03721011],"genre_scores_gemma":[0.97498614,0.00083472946,0.021756997,0.000082697625,0.000030238296,0.000024315374,0.00010926241,0.000057982696,0.0021177607],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996519,0.000066200606,0.000025544912,0.000060100116,0.00014476913,0.00005149929],"domain_scores_gemma":[0.9989329,0.00035842715,0.00017466513,0.00021605012,0.00028259977,0.00003536834],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034098982,0.00017933857,0.00016378157,0.0004315007,0.0002904999,0.0006388376,0.00088759005,0.00022726276,0.0027865442],"category_scores_gemma":[0.0016764682,0.00012819398,0.0002635281,0.0007488874,0.00029995618,0.0011028323,0.00029174308,0.00025689986,0.00032492183],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010722119,0.00023507174,0.014995025,0.00058581796,0.00020154192,0.0006853346,0.0006248341,0.14888553,0.31187594,0.109754495,0.0047416403,0.40634257],"study_design_scores_gemma":[0.00013528467,0.0035373203,0.013018803,0.00009879418,0.0006095232,0.0024638511,0.0004705608,0.7080159,0.18831052,0.036876183,0.046352386,0.00011082853],"about_ca_topic_score_codex":0.0005256873,"about_ca_topic_score_gemma":0.0009667441,"teacher_disagreement_score":0.0027865442,"about_ca_system_score_codex":0.0004002973,"about_ca_system_score_gemma":0.00031603442,"threshold_uncertainty_score":0.009321928},"labels":[],"label_agreement":null},{"id":"W2170518693","doi":"10.1109/newcas.2004.1359065","title":"On low power shift register hardware realizations for convolutional encoders and decoders","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Shift register; Computer science; Encoder; Convolutional code; Decoding methods; Field-programmable gate array; Computer hardware; Coding (social sciences); Dissipation; Power (physics); Linear feedback shift register; Algorithm; Parallel computing; Electronic engineering; Chip; Engineering; Mathematics; Telecommunications","score_opus":0.03053235459895815,"score_gpt":0.27730021329306664,"score_spread":0.2467678586941085,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170518693","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06047576,0.0031510366,0.9063384,0.00035180408,0.00019024669,0.00010997862,0.00011396184,0.0012195416,0.028049184],"genre_scores_gemma":[0.5145974,0.0030236144,0.46620598,0.00022152415,0.00017330723,0.00016456186,0.0003287865,0.00016007332,0.015124738],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977285,0.000055628327,0.000018917957,0.000026846537,0.000098212164,0.000027480275],"domain_scores_gemma":[0.9998191,0.00008882335,0.000021790547,0.00003300331,0.000030750616,0.0000065486824],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019644284,0.00050777255,0.00018376985,0.00044371965,0.00025562473,0.00064364757,0.0005122208,0.00039684784,0.003727537],"category_scores_gemma":[0.0007275701,0.00025646767,0.0002256914,0.0004862433,0.00035220198,0.0007941857,0.000261278,0.00072021043,0.0009939048],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029775774,0.000082395374,0.00049198105,0.00053276814,0.000043020653,0.00045009973,0.00020141687,0.057143107,0.1290612,0.49085525,0.0053948006,0.3154463],"study_design_scores_gemma":[0.00016456087,0.0009285802,0.0011522857,0.00033655428,0.000117043426,0.0015033586,0.000099815115,0.45304126,0.20595561,0.21534586,0.1212768,0.00007828096],"about_ca_topic_score_codex":0.00035961336,"about_ca_topic_score_gemma":0.0012498564,"teacher_disagreement_score":0.003727537,"about_ca_system_score_codex":0.0003417786,"about_ca_system_score_gemma":0.00028395807,"threshold_uncertainty_score":0.012469828},"labels":[],"label_agreement":null},{"id":"W2171681271","doi":"10.1109/newcas.2004.1359092","title":"Leap-frog-based synthesis of CMOS micropower nth-order log-domain filters","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Chebyshev filter; CMOS; Micropower; Realization (probability); Filter (signal processing); Sensitivity (control systems); Topology (electrical circuits); Integrator; Network synthesis filters; Mathematics; Prototype filter; Computer science; Electronic engineering; Algorithm; Control theory (sociology); Filter design; Engineering; Physics; Mathematical analysis; Artificial intelligence; Combinatorics; Telecommunications; Statistics; Bandwidth (computing)","score_opus":0.01839409892984005,"score_gpt":0.22515945138095994,"score_spread":0.20676535245111988,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171681271","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018266663,0.00025015653,0.9769533,0.00008949376,0.00003870273,0.000045229568,0.00003782804,0.0004113256,0.003907231],"genre_scores_gemma":[0.26853567,0.00038367376,0.7246032,0.000117288284,0.000029481334,0.000107861175,0.000088240165,0.00005417227,0.006080375],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998771,0.000027196726,0.000008168228,0.000019234816,0.000055172757,0.0000129918135],"domain_scores_gemma":[0.9998828,0.000038655005,0.000019261031,0.000020876769,0.000031584095,0.0000067187957],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026486034,0.0002668422,0.00023927906,0.00024091355,0.00023632006,0.00044229775,0.00051576935,0.0004359872,0.0020537046],"category_scores_gemma":[0.0004419039,0.00021080386,0.00024326995,0.00019428335,0.00024309955,0.00038285737,0.00022512894,0.00046786378,0.0006494654],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027689585,0.000091693044,0.000502291,0.0002854178,0.000046544767,0.00028364128,0.0002441904,0.06645655,0.58780456,0.094137035,0.002097535,0.24777366],"study_design_scores_gemma":[0.000072104915,0.000508651,0.0005087131,0.000057080608,0.000043876804,0.00075045816,0.00003473073,0.6407338,0.30234146,0.018146696,0.03675363,0.000048863967],"about_ca_topic_score_codex":0.00032052066,"about_ca_topic_score_gemma":0.00083932996,"teacher_disagreement_score":0.0020537046,"about_ca_system_score_codex":0.00035063946,"about_ca_system_score_gemma":0.00040289504,"threshold_uncertainty_score":0.0068703294},"labels":[],"label_agreement":null},{"id":"W2172219312","doi":"10.1109/newcas.2004.1359038","title":"Performance of probabilistic approaches to Steiner tree problem","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Steiner tree problem; Heuristics; Computer science; Probabilistic logic; Heuristic; Class (philosophy); Tree (set theory); Mathematical optimization; Automation; Theoretical computer science; Algorithm; Artificial intelligence; Mathematics; Engineering; Combinatorics","score_opus":0.06073061505041603,"score_gpt":0.22675602689848376,"score_spread":0.16602541184806774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2172219312","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49057576,0.011442202,0.45325148,0.0011989151,0.00032065608,0.00015395638,0.00071621663,0.0041508544,0.038189955],"genre_scores_gemma":[0.8946359,0.001873235,0.10056627,0.00013711372,0.000081820326,0.000083339764,0.0007045484,0.00019876129,0.0017191059],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963258,0.0013327791,0.00015677631,0.0004949271,0.0013043996,0.00038540844],"domain_scores_gemma":[0.99213046,0.0054759816,0.00048487334,0.0008208605,0.0008814,0.00020636871],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029048976,0.00080662576,0.0008028946,0.0012419127,0.00078748807,0.001324386,0.0016596422,0.0011784823,0.0030968853],"category_scores_gemma":[0.010845256,0.0003167481,0.00058594637,0.002048938,0.0006243745,0.0022392748,0.001141283,0.0008050282,0.00051930686],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011105957,0.00017298936,0.0025232243,0.00028466043,0.00011400298,0.000050657556,0.000098810415,0.86431086,0.005183577,0.021639073,0.004029247,0.10048228],"study_design_scores_gemma":[0.000042371634,0.0002532556,0.0008332791,0.000018899396,0.000029599189,0.00010020536,0.000046794477,0.98631245,0.0032519544,0.00796081,0.0011306902,0.000019696692],"about_ca_topic_score_codex":0.002995643,"about_ca_topic_score_gemma":0.0025738876,"teacher_disagreement_score":0.0030968853,"about_ca_system_score_codex":0.0014394328,"about_ca_system_score_gemma":0.0017220925,"threshold_uncertainty_score":0.01536274},"labels":[],"label_agreement":null}]}