{"meta":{"query_hash":"60a25c24dffa","filters":{"venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology"},"cohort_total":21,"direct_labels_cover":0,"predictions_cover":21,"exported":21,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/60a25c24dffa","api":"https://metacan.xera.ac/api/v1/cohort?venue=The+Journal+of+VLSI+Signal+Processing+Systems+for+Signal+Image+and+Video+Technology"},"results":[{"id":"W1505157853","doi":"10.1023/a:1020268902913","title":"Polyphase Filter Approach for High Performance, FPGA-Based Quadrature Demodulation","year":2002,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Polyphase system; Field-programmable gate array; Bandwidth (computing); Electronic engineering; Computer science; Demodulation; Gate array; Finite impulse response; Digital signal processing; Digital filter; Computer hardware; Engineering; Telecommunications","score_opus":0.026122823913564533,"score_gpt":0.2593217240537918,"score_spread":0.23319890014022726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1505157853","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022881687,0.0008789956,0.96476716,0.00019356668,0.00022552052,0.00009579906,0.00007969008,0.0018262016,0.009051283],"genre_scores_gemma":[0.28192666,0.00069293106,0.7018709,0.00032428032,0.00014191205,0.00011390662,0.0002292907,0.00013440552,0.014565756],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99984133,0.000027534126,0.000009612586,0.000024101431,0.00007911619,0.000018258015],"domain_scores_gemma":[0.99984396,0.00004834827,0.000011326164,0.000029926594,0.000057695914,0.00000870657],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019469873,0.00041601018,0.00024920495,0.00047670715,0.00030103137,0.0006187523,0.00054402865,0.00047071624,0.0074738646],"category_scores_gemma":[0.00045216776,0.00018425008,0.00017050594,0.0003584968,0.00014132791,0.00047902818,0.00017698866,0.00051117723,0.0019634808],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005328766,0.00016179582,0.0005503356,0.0002958141,0.000090700225,0.00029130443,0.00011221612,0.01530792,0.32235995,0.032255523,0.0067600734,0.62128156],"study_design_scores_gemma":[0.00028096922,0.0013683013,0.0017012845,0.00010675428,0.00016369841,0.0017707559,0.00007186506,0.4365837,0.45132577,0.0098602455,0.0966999,0.00006678302],"about_ca_topic_score_codex":0.00082646357,"about_ca_topic_score_gemma":0.0022560165,"teacher_disagreement_score":0.0074738646,"about_ca_system_score_codex":0.0003009398,"about_ca_system_score_gemma":0.0003426083,"threshold_uncertainty_score":0.02500254},"labels":[],"label_agreement":null},{"id":"W1510840923","doi":"10.1023/a:1015397423173","title":"A Multiplication-Free Algorithm and A Parallel Architecture for Affine Transformation","year":2002,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Advanced Image and Video Retrieval Techniques","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"U.S. Department of Energy","keywords":"Computer science; Adder; Image warping; Mobile device; Affine transformation; MPEG-4; Architecture; CMOS; Computer architecture; Computer hardware; Latency (audio); Embedded system; Electronic engineering; Artificial intelligence; Coding (social sciences); Engineering","score_opus":0.016188339075876777,"score_gpt":0.26896069261079664,"score_spread":0.25277235353491984,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1510840923","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018944502,0.0004757355,0.9667303,0.00022069829,0.00020629416,0.00011164389,0.00008734012,0.00311183,0.010111675],"genre_scores_gemma":[0.16307287,0.0003488477,0.8193976,0.0001674631,0.00018830915,0.00015420392,0.00048725225,0.0002821996,0.01590129],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996158,0.00004557957,0.000028915885,0.000094334966,0.00016598876,0.000049335424],"domain_scores_gemma":[0.9996705,0.000049568225,0.000019684994,0.00012696232,0.00011378756,0.000019463285],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025256065,0.00072162674,0.0004476586,0.0007349086,0.0007655636,0.000958964,0.0012747609,0.0007237438,0.00981091],"category_scores_gemma":[0.00075396296,0.0004257206,0.0005581314,0.0011173711,0.00041970934,0.0014770405,0.0007929296,0.0008498588,0.004253125],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071346934,0.00016940646,0.00061993796,0.00018334472,0.00009220682,0.00034980793,0.00012323113,0.019956406,0.14415348,0.062424183,0.012465396,0.7587491],"study_design_scores_gemma":[0.00046430033,0.001143523,0.0017170743,0.00006887983,0.00024406142,0.0032055732,0.000109476896,0.546727,0.2843873,0.06616508,0.09560424,0.00016343933],"about_ca_topic_score_codex":0.0011240463,"about_ca_topic_score_gemma":0.0020601244,"teacher_disagreement_score":0.00981091,"about_ca_system_score_codex":0.0003801903,"about_ca_system_score_gemma":0.0007766319,"threshold_uncertainty_score":0.0328207},"labels":[],"label_agreement":null},{"id":"W1516483814","doi":"10.1023/a:1008140025773","title":"A Low Power Approach to Floating Point Adder Design for DSP Applications","year":2001,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada; Concordia University","funders":"","keywords":"Adder; Computer science; Latency (audio); Critical path method; Low latency (capital markets); Logic gate; Parallel computing; Electronic engineering; Arithmetic; Algorithm; Mathematics; Engineering; Telecommunications; Computer network","score_opus":0.013983587780079791,"score_gpt":0.24149312523165986,"score_spread":0.22750953745158006,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1516483814","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0060069575,0.0012096979,0.97544134,0.00040646287,0.0003020023,0.00011784696,0.00006241215,0.0009504396,0.015502855],"genre_scores_gemma":[0.15090594,0.001988876,0.80133975,0.000755874,0.00040776652,0.00023572858,0.0002213494,0.00033871428,0.043805998],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973375,0.0000346052,0.000017752585,0.000029987485,0.0001626654,0.00002118539],"domain_scores_gemma":[0.99978274,0.000057744455,0.0000139714,0.000044920675,0.000092562,0.0000080447135],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001661026,0.0008345828,0.0003315826,0.0007848185,0.00067782635,0.0009556968,0.0014385722,0.00053772953,0.010165891],"category_scores_gemma":[0.00074095104,0.00045068425,0.0004119975,0.00062266504,0.00037589358,0.0013174559,0.00052693946,0.0011064458,0.0033854062],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001921783,0.00016552513,0.00022176003,0.00045703564,0.000079157595,0.00023462434,0.00016342955,0.025857326,0.1363884,0.14268096,0.014930783,0.67862886],"study_design_scores_gemma":[0.00012540353,0.00091170473,0.00043554857,0.00018667795,0.0002454362,0.0015124297,0.000114982955,0.5005641,0.1571421,0.17084451,0.16782857,0.00008856853],"about_ca_topic_score_codex":0.0006479711,"about_ca_topic_score_gemma":0.0040615164,"teacher_disagreement_score":0.010165891,"about_ca_system_score_codex":0.0004407766,"about_ca_system_score_gemma":0.000569101,"threshold_uncertainty_score":0.034008324},"labels":[],"label_agreement":null},{"id":"W1543526270","doi":"10.1023/a:1021145919099","title":"Energy Efficient Adiabatic Multiplier-Accumulator Design","year":2003,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adiabatic process; Adiabatic circuit; Dissipation; Binary number; Computer science; Electronic engineering; Logic gate; Physics; Topology (electrical circuits); Mathematics; Logic synthesis; Arithmetic; Algorithm; Electrical engineering; Engineering; Logic family; Quantum mechanics","score_opus":0.012608334509384917,"score_gpt":0.22877716644755614,"score_spread":0.2161688319381712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1543526270","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1584654,0.0024458386,0.79027194,0.00058181334,0.00030601455,0.00029910993,0.00027456932,0.0033706785,0.04398457],"genre_scores_gemma":[0.81859237,0.0004565364,0.16440497,0.00020218368,0.000077674864,0.0000990969,0.00017865073,0.000073574396,0.015914898],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99985504,0.000030100842,0.000010554727,0.000025834914,0.00005097917,0.000027369959],"domain_scores_gemma":[0.99983203,0.000036072568,0.000019168087,0.000040452524,0.00006260005,0.000009644267],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015565044,0.00034522705,0.00025295708,0.00047307875,0.0006659793,0.0005458778,0.001381493,0.00033743161,0.0065183723],"category_scores_gemma":[0.00042391667,0.00022522686,0.00017722324,0.00057483243,0.00016638445,0.00074816844,0.00045391833,0.00029193648,0.00090405904],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00094329927,0.00025928437,0.0020230531,0.00051977864,0.00020621721,0.00055841694,0.0001581602,0.06450696,0.2312537,0.16160792,0.009976779,0.5279864],"study_design_scores_gemma":[0.00017809118,0.0009966985,0.0013402435,0.00007980377,0.0003438777,0.0017940361,0.00008445043,0.53365594,0.37463927,0.039329488,0.04747891,0.00007925224],"about_ca_topic_score_codex":0.0004062124,"about_ca_topic_score_gemma":0.0022751181,"teacher_disagreement_score":0.0065183723,"about_ca_system_score_codex":0.0003772975,"about_ca_system_score_gemma":0.0009624794,"threshold_uncertainty_score":0.02180612},"labels":[],"label_agreement":null},{"id":"W1587360322","doi":"10.1023/a:1022236132192","title":"Fast Fourier Transforms Using the Complex Logarithmic Number System","year":2003,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Ryerson University","keywords":"Logarithm; Fast Fourier transform; Arithmetic; Computer science; Point (geometry); Algorithm; Adder; Multiplication (music); Mathematics; Geometry; Telecommunications; Combinatorics","score_opus":0.029849803841538305,"score_gpt":0.3035803363279219,"score_spread":0.2737305324863836,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1587360322","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009410777,0.0014843523,0.97226113,0.00060146634,0.00069912255,0.00003889713,0.00007828229,0.00073990936,0.014686024],"genre_scores_gemma":[0.20138077,0.0027168493,0.76939243,0.00036719482,0.00077686826,0.00018016114,0.0003149117,0.0004978374,0.024373036],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994881,0.00016591993,0.000035650653,0.000061765095,0.0002191077,0.000029484598],"domain_scores_gemma":[0.9986488,0.0006133096,0.000099091296,0.0003071452,0.0002821597,0.000049536367],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009018802,0.0007901031,0.00043865648,0.0015063687,0.0003378327,0.0020304923,0.00057835487,0.00088471384,0.010455668],"category_scores_gemma":[0.0073025185,0.00023852556,0.00034877632,0.0014254352,0.00091422553,0.0030313535,0.0010999532,0.0018437341,0.0046389075],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003158739,0.00006291492,0.0004933168,0.00018244109,0.000023795154,0.0002377169,0.00017961432,0.024498323,0.030168572,0.5961543,0.0092106685,0.33847243],"study_design_scores_gemma":[0.00013198168,0.00015507732,0.00071280956,0.00014730362,0.000025323112,0.0010534864,0.00008850815,0.5396359,0.02531498,0.3534528,0.07918459,0.00009719329],"about_ca_topic_score_codex":0.00035844196,"about_ca_topic_score_gemma":0.00046181295,"teacher_disagreement_score":0.010455668,"about_ca_system_score_codex":0.0004616534,"about_ca_system_score_gemma":0.00046189106,"threshold_uncertainty_score":0.034977674},"labels":[],"label_agreement":null},{"id":"W1681298107","doi":"10.1023/a:1008135917341","title":"Power and Speed-Efficient Code Transformation of Video Compression Algorithms for RISC Processors","year":2001,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"McMaster University","keywords":"Computer science; Video decoder; Cache; Computer hardware; Bandwidth (computing); Software; Data compression; Embedded system; High memory; MPEG-4; Decoding methods; Parallel computing; Operating system; Computer network; Telecommunications; Coding (social sciences)","score_opus":0.02298798773144987,"score_gpt":0.28647604528673687,"score_spread":0.263488057555287,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1681298107","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25288293,0.0010016749,0.72597027,0.0002814795,0.000114946844,0.000115766874,0.00014207706,0.002856853,0.016634025],"genre_scores_gemma":[0.7675116,0.00030392324,0.22111931,0.00012196062,0.000062352075,0.00008573894,0.00043514656,0.00038585725,0.009974112],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979705,0.000027717932,0.000009747341,0.000018565386,0.00011813179,0.000028745639],"domain_scores_gemma":[0.9995253,0.00016637913,0.00003799693,0.00007749496,0.00018127858,0.000011531918],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012522271,0.00032604823,0.0001531845,0.000516607,0.00033357216,0.0003642621,0.00042970013,0.00022467478,0.0033524083],"category_scores_gemma":[0.0012194732,0.00014267898,0.0001681112,0.00066719146,0.00019697398,0.00045831202,0.00025066762,0.00035637984,0.0008172414],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009305081,0.00015639563,0.0016654494,0.0001164487,0.000034302884,0.00019645088,0.00016762169,0.059220638,0.21758729,0.028506126,0.005170227,0.6862486],"study_design_scores_gemma":[0.00008608862,0.00033168873,0.0021865857,0.000017960821,0.000037936385,0.00041830374,0.000054936685,0.7167748,0.26262042,0.008976746,0.0084729865,0.000021443442],"about_ca_topic_score_codex":0.0011614668,"about_ca_topic_score_gemma":0.0024157774,"teacher_disagreement_score":0.0033524083,"about_ca_system_score_codex":0.00029889992,"about_ca_system_score_gemma":0.00045708017,"threshold_uncertainty_score":0.011214912},"labels":[],"label_agreement":null},{"id":"W1975304868","doi":"10.1023/b:vlsi.0000017006.75431.c7","title":"A Low Power Architecture for HASM Motion Tracking","year":2004,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Affine transformation; Motion estimation; Motion compensation; Motion vector; Mesh networking; Computer vision; Mathematics","score_opus":0.016404825659260543,"score_gpt":0.2644000435190492,"score_spread":0.24799521785978867,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1975304868","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.087429225,0.0031733934,0.86865336,0.00048030156,0.0005894942,0.00022317722,0.00033485526,0.009903449,0.02921275],"genre_scores_gemma":[0.59969807,0.0006312409,0.3534301,0.0007193566,0.00018514747,0.00013048833,0.0005594941,0.00024645976,0.044399593],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998018,0.000022693463,0.000012938819,0.000042497726,0.00008952485,0.000030477166],"domain_scores_gemma":[0.99979264,0.0000516889,0.000018002313,0.000043998025,0.00008003764,0.0000136230365],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020726303,0.00049353606,0.0002852494,0.000895744,0.00068776595,0.00063646387,0.0014516996,0.00053396024,0.013486408],"category_scores_gemma":[0.00039651417,0.00030520835,0.00022934898,0.00077971705,0.00020316761,0.000873696,0.00060989003,0.0004205576,0.0027984895],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006461727,0.00015088831,0.0014934739,0.0003210397,0.00009229486,0.00025584098,0.00015745917,0.00610523,0.23312427,0.013264546,0.013944701,0.73044413],"study_design_scores_gemma":[0.00023411302,0.0023672476,0.003645721,0.00015584927,0.00033548608,0.0015593974,0.00017207005,0.39903712,0.46348974,0.016837813,0.11203513,0.00013026151],"about_ca_topic_score_codex":0.0017254322,"about_ca_topic_score_gemma":0.0063501555,"teacher_disagreement_score":0.013486408,"about_ca_system_score_codex":0.0005564632,"about_ca_system_score_gemma":0.00048775203,"threshold_uncertainty_score":0.045116544},"labels":[],"label_agreement":null},{"id":"W1987430645","doi":"10.1007/s11265-007-0051-z","title":"Real-time DSP and FPGA Implementation of Wiener LMS Based Multipath Channel Estimation in 3G CDMA Systems","year":2007,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Wireless Communication Networks Research","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Trois-Rivières","funders":"National Science Council","keywords":"Computer science; Field-programmable gate array; Multipath propagation; Digital signal processing; Fast Fourier transform; Asynchronous communication; Real-time computing; Channel (broadcasting); Computer hardware; Embedded system; Algorithm; Computer network","score_opus":0.020159054167742937,"score_gpt":0.32338417952512594,"score_spread":0.303225125357383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1987430645","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32290402,0.0011065399,0.6513136,0.0003486162,0.0003200003,0.00011701838,0.00018798058,0.006562653,0.017139524],"genre_scores_gemma":[0.84470534,0.00025638414,0.14482473,0.00010050954,0.000045752535,0.00005021493,0.00014122936,0.00009793576,0.009778048],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998585,0.000032539057,0.000010785337,0.000018171682,0.00005384626,0.000026175758],"domain_scores_gemma":[0.9997657,0.00009275703,0.000018479837,0.000028723005,0.00008140385,0.000012971499],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020591609,0.00036476267,0.00021985317,0.00041477967,0.0002678153,0.000502932,0.0003621496,0.00035134045,0.0070698312],"category_scores_gemma":[0.0006003701,0.0001844095,0.00011810713,0.0002589335,0.00011789907,0.00034305413,0.0001599882,0.0002900718,0.0010480384],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020892487,0.00018317133,0.0025186555,0.00028225078,0.00009661938,0.000465423,0.0003036698,0.059777617,0.30820614,0.0092715025,0.004808174,0.6119975],"study_design_scores_gemma":[0.00029198962,0.0010673968,0.005688762,0.000068025234,0.00010422447,0.0008008696,0.00012120438,0.61170053,0.36198628,0.0016552613,0.016453013,0.000062398045],"about_ca_topic_score_codex":0.0026505827,"about_ca_topic_score_gemma":0.006214489,"teacher_disagreement_score":0.0070698312,"about_ca_system_score_codex":0.00027899034,"about_ca_system_score_gemma":0.00046326552,"threshold_uncertainty_score":0.023650944},"labels":[],"label_agreement":null},{"id":"W1990583874","doi":"10.1007/s11265-006-5919-9","title":"Design and Implementation of Flexible Resampling Mechanism for High-Speed Parallel Particle Filters","year":2006,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Advanced Algorithms and Applications","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Resampling; Mechanism (biology); Speedup; Particle filter; Parallel computing; Auxiliary particle filter; Algorithm; Filter (signal processing); Artificial intelligence; Physics; Kalman filter; Ensemble Kalman filter; Computer vision","score_opus":0.016992363777027886,"score_gpt":0.2817532261074687,"score_spread":0.2647608623304408,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1990583874","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013583148,0.00021260933,0.9831844,0.000083185434,0.00009790569,0.000082445884,0.000037975973,0.0016456557,0.0010726403],"genre_scores_gemma":[0.32701966,0.0001572577,0.6694023,0.00013884244,0.00007952934,0.0001874937,0.00017569182,0.000104024875,0.0027351517],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99963725,0.000050371917,0.000033384327,0.0000804008,0.0001504542,0.00004810012],"domain_scores_gemma":[0.9992931,0.00012366408,0.000092408554,0.00018159027,0.00027246305,0.00003670441],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007070596,0.00068160164,0.0005965403,0.00074399175,0.00065158296,0.00087488437,0.0021399294,0.0008500127,0.002808923],"category_scores_gemma":[0.0013174866,0.0005671767,0.00042287438,0.00048669617,0.00027719245,0.0007945138,0.0004957261,0.0005817727,0.0008216881],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001466776,0.00032271686,0.001581233,0.00028208355,0.00025757245,0.00041562892,0.00020582993,0.05144863,0.35833848,0.024524529,0.007508056,0.5536485],"study_design_scores_gemma":[0.00030230827,0.00055751513,0.0013330849,0.000018842695,0.00012743156,0.0005077748,0.000026105212,0.7214415,0.2565916,0.002983966,0.01603249,0.00007739309],"about_ca_topic_score_codex":0.00204514,"about_ca_topic_score_gemma":0.0025684494,"teacher_disagreement_score":0.002808923,"about_ca_system_score_codex":0.0005316685,"about_ca_system_score_gemma":0.0009040009,"threshold_uncertainty_score":0.009396791},"labels":[],"label_agreement":null},{"id":"W1997343952","doi":"10.1007/s11265-005-4161-1","title":"A Computational Memory Architecture for MPEG-4 Applications with Mobile Devices","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Block (permutation group theory); Encoder; Pixel; Computer hardware; Frame (networking); Motion estimation; Block size; Architecture; CMOS; Clock rate; Frame rate; Process (computing); Embedded system; Real-time computing; Electronic engineering; Artificial intelligence; Engineering; Telecommunications","score_opus":0.011298658641158279,"score_gpt":0.2661542212039765,"score_spread":0.25485556256281827,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997343952","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3398668,0.0067884494,0.5929089,0.0012851431,0.0012377691,0.00055901136,0.00074272486,0.016246567,0.04036459],"genre_scores_gemma":[0.7378946,0.001293438,0.23007978,0.00072733517,0.00025750676,0.00033078145,0.0009546091,0.00036883357,0.028093074],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998292,0.000023540751,0.000019121417,0.00002539441,0.00006381774,0.00003899133],"domain_scores_gemma":[0.99965525,0.00006732958,0.000025843723,0.000088812005,0.00013273256,0.000029953266],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023737893,0.0006179744,0.00034864995,0.00088221504,0.0007944571,0.0011055508,0.0026878333,0.0005284003,0.008780935],"category_scores_gemma":[0.0005966608,0.0003025231,0.00038412504,0.0007436345,0.00030353747,0.0012351114,0.0007211049,0.00068061176,0.0015032822],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0030673875,0.00051833614,0.0026028843,0.00063799316,0.00023163328,0.00096135587,0.00034586867,0.022122147,0.2826188,0.052356377,0.052810825,0.5817264],"study_design_scores_gemma":[0.0005846907,0.0025041266,0.0018682895,0.00019632521,0.0007215286,0.0012693704,0.00031519475,0.43686226,0.4050452,0.024221761,0.1262193,0.0001920246],"about_ca_topic_score_codex":0.002759005,"about_ca_topic_score_gemma":0.005618808,"teacher_disagreement_score":0.008780935,"about_ca_system_score_codex":0.0006089468,"about_ca_system_score_gemma":0.0010280086,"threshold_uncertainty_score":0.029375136},"labels":[],"label_agreement":null},{"id":"W2000095678","doi":"10.1007/s11265-007-0050-0","title":"A Novel Application-specific Instruction-set Processor Design Approach for Video Processing Acceleration","year":2007,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"CCD and CMOS Imaging Sensors","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Instruction set; Video processing; Overhead (engineering); Flexibility (engineering); Computer architecture; Set (abstract data type); Application-specific instruction-set processor; Embedded system; Hardware acceleration; Parallel computing; Computer hardware; Computer engineering; Field-programmable gate array; Programming language","score_opus":0.025740946474339395,"score_gpt":0.26060544659333723,"score_spread":0.23486450011899784,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000095678","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033384785,0.001044642,0.9480409,0.00024133596,0.00030708904,0.00014922142,0.00012333102,0.005993288,0.01071542],"genre_scores_gemma":[0.28928658,0.00073972455,0.69294655,0.0005369602,0.00022009615,0.00026801976,0.00060162216,0.00030180474,0.015098637],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997651,0.000024050116,0.000017526578,0.000041446117,0.00011109404,0.000040840772],"domain_scores_gemma":[0.999764,0.000035542715,0.000018816436,0.000038039074,0.00012811844,0.00001544744],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001477532,0.00069051085,0.0003704087,0.0006743351,0.0004444077,0.00062376214,0.0016017602,0.00036719695,0.0049780617],"category_scores_gemma":[0.0003731464,0.00027427755,0.00040297685,0.00068840693,0.0001632893,0.00065555633,0.0003834778,0.000853192,0.0015225688],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003664857,0.0002627862,0.00105528,0.00035143006,0.00013032802,0.00028976504,0.00013399846,0.0203009,0.2844247,0.019698745,0.01908895,0.6538966],"study_design_scores_gemma":[0.00011756691,0.0011603616,0.0011510385,0.0000631478,0.00022973942,0.0010460274,0.00006357751,0.62530386,0.29549664,0.00850669,0.0667881,0.00007321984],"about_ca_topic_score_codex":0.0011739972,"about_ca_topic_score_gemma":0.0038572042,"teacher_disagreement_score":0.0049780617,"about_ca_system_score_codex":0.0004005353,"about_ca_system_score_gemma":0.00087826,"threshold_uncertainty_score":0.0166533},"labels":[],"label_agreement":null},{"id":"W2005671325","doi":"10.1007/s11265-006-0030-9","title":"On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC","year":2007,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Field-programmable gate array; Encoder; Quantization (signal processing); Computer hardware; Pixel; MPEG-4; Discrete cosine transform; Embedded system; Coding (social sciences); Virtex; Algorithm; Artificial intelligence; Image (mathematics)","score_opus":0.025192159654209026,"score_gpt":0.31428201495344343,"score_spread":0.2890898552992344,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2005671325","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15123135,0.015980808,0.76537645,0.0011822712,0.0013253062,0.0004915662,0.0008870802,0.006917983,0.056607235],"genre_scores_gemma":[0.4440769,0.0047792355,0.5164875,0.00045616273,0.0003620288,0.0002105614,0.0021883098,0.00032566453,0.031113641],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995696,0.00008625492,0.000038328682,0.000028949093,0.00021397341,0.000062846004],"domain_scores_gemma":[0.99948275,0.00018511285,0.000028897895,0.00007423756,0.00021064699,0.000018234035],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042286568,0.00077294285,0.00031662974,0.0008293699,0.00047617714,0.00079211063,0.0010303652,0.0005524773,0.009389636],"category_scores_gemma":[0.0014719372,0.0004109034,0.0003337398,0.00075768057,0.00021946695,0.00097082986,0.0003085201,0.00059677736,0.0025058696],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014451183,0.00015957483,0.0013128784,0.00043230702,0.000081189275,0.00038702754,0.00015279482,0.03018374,0.11037092,0.026826521,0.03715223,0.79149574],"study_design_scores_gemma":[0.000707496,0.0018070558,0.0048631425,0.0003930072,0.00027780686,0.0014212666,0.00033142627,0.6330923,0.1954138,0.020279255,0.14129354,0.000119913595],"about_ca_topic_score_codex":0.011217142,"about_ca_topic_score_gemma":0.03308255,"teacher_disagreement_score":0.011217142,"about_ca_system_score_codex":0.00063002366,"about_ca_system_score_gemma":0.0010923216,"threshold_uncertainty_score":0.03141147},"labels":[],"label_agreement":null},{"id":"W2013346672","doi":"10.1023/b:vlsi.0000042493.11467.64","title":"A Pipeline Architecture for Processing of DNA Microarrays Images","year":2004,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Gene expression and cancer classification","field":"Biochemistry, Genetics and Molecular Biology","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Pipeline (software); DNA microarray; Computer science; Architecture; Computational biology; Computer architecture; Biology; Geography; Genetics; Operating system; Gene; Gene expression","score_opus":0.010518680667881801,"score_gpt":0.2675127534273182,"score_spread":0.25699407275943636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2013346672","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04453148,0.0012977635,0.9222506,0.0004498324,0.00031890383,0.000289839,0.0008209603,0.020679757,0.009360916],"genre_scores_gemma":[0.25632077,0.00086135586,0.7179063,0.00053706294,0.00014476967,0.00034559378,0.0026537755,0.00051873765,0.020711616],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997842,0.000025351308,0.000014820296,0.00005128857,0.000081372455,0.000043020886],"domain_scores_gemma":[0.9997557,0.00007635172,0.000014244361,0.00004129131,0.00009115352,0.000021144517],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031754846,0.0007563907,0.00036946067,0.0008673493,0.00053660746,0.0007397943,0.0016249291,0.0006191004,0.014665446],"category_scores_gemma":[0.0005126301,0.00046756977,0.00047872463,0.000995183,0.00027390363,0.00096491247,0.00052465586,0.00056280696,0.0031508682],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014029411,0.00026117446,0.0010708442,0.00062640937,0.000112454654,0.00039541797,0.00024089286,0.012063812,0.4169889,0.01686557,0.040046033,0.50992554],"study_design_scores_gemma":[0.00038299078,0.001577272,0.0022680454,0.00011738388,0.00027318767,0.0009062937,0.0001035835,0.49557313,0.38896865,0.022934869,0.08675646,0.00013806834],"about_ca_topic_score_codex":0.0037751065,"about_ca_topic_score_gemma":0.007212154,"teacher_disagreement_score":0.014665446,"about_ca_system_score_codex":0.00074143027,"about_ca_system_score_gemma":0.0010983768,"threshold_uncertainty_score":0.04906082},"labels":[],"label_agreement":null},{"id":"W2013392609","doi":"10.1023/b:vlsi.0000047274.68702.8d","title":"Towards a VLSI Architecture for Interpolation-Based Soft-Decision Reed-Solomon Decoders","year":2004,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":56,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; McGill University","funders":"","keywords":"Very-large-scale integration; Reed–Solomon error correction; Interpolation (computer graphics); Computer science; Parallel computing; Soft-decision decoder; Arithmetic; Algorithm; Decoding methods; Mathematics; Linear code; Embedded system; Artificial intelligence; Block code","score_opus":0.011656878434417484,"score_gpt":0.2669418569395721,"score_spread":0.25528497850515464,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2013392609","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050572775,0.0009271129,0.9376427,0.0004279031,0.00019934007,0.0001434658,0.00013658447,0.003752486,0.0061976193],"genre_scores_gemma":[0.33122298,0.0006564239,0.6575284,0.00040337225,0.00017041457,0.00012552,0.00047676224,0.00014257042,0.009273568],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997148,0.000049083825,0.000024594667,0.000043430322,0.00012463749,0.00004341864],"domain_scores_gemma":[0.9995351,0.00011561858,0.000044589477,0.000071882314,0.00020260908,0.000030322964],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046549385,0.00045967186,0.00040686986,0.00069441664,0.0004424894,0.0009153821,0.0018681687,0.0006809527,0.004103363],"category_scores_gemma":[0.00091499026,0.00034973887,0.00033243943,0.00054278685,0.0002738937,0.0008069275,0.000586995,0.00082437607,0.0018681564],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011158219,0.00025274302,0.0017494204,0.00057050295,0.00014746883,0.0003997086,0.00031948584,0.050941516,0.41928995,0.060030203,0.008652227,0.45653105],"study_design_scores_gemma":[0.00021658921,0.0017284794,0.0012781464,0.00016316332,0.00019934266,0.00068895513,0.0000880363,0.59395903,0.33245555,0.02124787,0.047870126,0.00010477066],"about_ca_topic_score_codex":0.0012333961,"about_ca_topic_score_gemma":0.0030424758,"teacher_disagreement_score":0.004103363,"about_ca_system_score_codex":0.0006608832,"about_ca_system_score_gemma":0.00090217544,"threshold_uncertainty_score":0.0137271285},"labels":[],"label_agreement":null},{"id":"W2017264709","doi":"10.1007/s11265-006-0001-1","title":"Buffer and Register Allocation for Memory Space Optimization","year":2007,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Université du Québec à Montréal; Polytechnique Montréal","funders":"","keywords":"Register allocation; Computer science; Translation lookaside buffer; Cache; Write buffer; Processor register; Parallel computing; CPU cache; Unix; Memory hierarchy; Operating system; Cache algorithms; Memory address; Physical address; Semiconductor memory","score_opus":0.015495876634167604,"score_gpt":0.27785053230130624,"score_spread":0.2623546556671386,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2017264709","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.048312806,0.0017293083,0.93670267,0.00040223516,0.00018145276,0.00009200921,0.00019474469,0.0033478497,0.009036937],"genre_scores_gemma":[0.61268884,0.0005022559,0.37432232,0.00023757608,0.00011042509,0.00017850532,0.00023692627,0.00057030196,0.011152801],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995845,0.00012664545,0.00002389296,0.00006691132,0.000100100566,0.00009787596],"domain_scores_gemma":[0.99939156,0.00030280024,0.00004644172,0.000118295335,0.00011362386,0.000027192777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005553082,0.0007758939,0.00073706324,0.0010269582,0.0005557913,0.0012197637,0.0018424393,0.0005533997,0.00964036],"category_scores_gemma":[0.0029863038,0.00036984708,0.0003747615,0.0013851165,0.00032225548,0.001812073,0.0006882758,0.0006463376,0.00081677735],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001123612,0.0002610108,0.00072925317,0.00020361533,0.000094565024,0.00011849082,0.000113609596,0.44049278,0.04452123,0.080581225,0.013751112,0.41800952],"study_design_scores_gemma":[0.000056867313,0.00009766356,0.00012199298,0.000011153777,0.00004061733,0.000031924963,0.000015967984,0.9721985,0.012333969,0.012394753,0.002681612,0.000015091263],"about_ca_topic_score_codex":0.0029418685,"about_ca_topic_score_gemma":0.006422221,"teacher_disagreement_score":0.00964036,"about_ca_system_score_codex":0.0008361883,"about_ca_system_score_gemma":0.0019446893,"threshold_uncertainty_score":0.032250226},"labels":[],"label_agreement":null},{"id":"W2023426888","doi":"10.1007/s11265-005-4841-x","title":"Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Control reconfiguration; Digital signal processing; Computer science; Embedded system; Throughput; Power consumption; Signal processing; Digital signal processor; Real-time computing; Computer hardware; Computer architecture; Power (physics); Telecommunications","score_opus":0.021779155849940418,"score_gpt":0.27980409704848547,"score_spread":0.258024941198545,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023426888","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02645621,0.7064123,0.23691422,0.0008610541,0.00064739754,0.000108859225,0.00016191322,0.0012247305,0.027213268],"genre_scores_gemma":[0.18869838,0.62869525,0.16221106,0.0011237478,0.0019182907,0.00016979141,0.0008361185,0.00034428696,0.016003009],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99959916,0.000045223645,0.000052553834,0.00010246162,0.00016443958,0.000036180085],"domain_scores_gemma":[0.99927074,0.00034806793,0.00007588388,0.000087665765,0.00018796619,0.000029632674],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004931486,0.0007098003,0.0010256706,0.0013563288,0.00023159475,0.0014718481,0.0015015841,0.0008341053,0.0030634517],"category_scores_gemma":[0.0009843535,0.00044108724,0.00046122563,0.002465308,0.00031694354,0.001547679,0.00038429443,0.00091403606,0.0016939121],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017736577,0.00015751712,0.0012866764,0.0028725462,0.0000950058,0.00021121623,0.000119888486,0.01106514,0.01570126,0.024079252,0.005633008,0.93860114],"study_design_scores_gemma":[0.00019683875,0.0017204887,0.0047962735,0.0015227785,0.0005217126,0.0057056244,0.00032131176,0.121100605,0.037330013,0.04687176,0.77967644,0.00023611664],"about_ca_topic_score_codex":0.00049282104,"about_ca_topic_score_gemma":0.00057299994,"teacher_disagreement_score":0.0030634517,"about_ca_system_score_codex":0.00023532221,"about_ca_system_score_gemma":0.00046844906,"threshold_uncertainty_score":0.010248244},"labels":[],"label_agreement":null},{"id":"W2091831372","doi":"10.1007/s11265-005-5268-0","title":"An Efficient Architecture for a Lifted 2D Biorthogonal DWT","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Advanced Data Compression Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Transpose; Parallel computing; Biorthogonal system; Wavelet; Lifting scheme; Architecture; Signal processing; Discrete wavelet transform; Second-generation wavelet transform; Algorithm; Factoring; Wavelet transform; Image processing; Digital signal processing; Computer hardware; Image (mathematics); Artificial intelligence","score_opus":0.012348886256349627,"score_gpt":0.29195555628600695,"score_spread":0.27960667002965733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2091831372","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07640184,0.0008610044,0.90449053,0.00036785373,0.00045181884,0.0001529706,0.0003104649,0.0044846525,0.012478861],"genre_scores_gemma":[0.39817965,0.0005677942,0.58396196,0.00043976214,0.00019114095,0.00019804154,0.00077276514,0.0001431009,0.015545785],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998877,0.00001175282,0.000009217032,0.000017415654,0.000057443303,0.000016535072],"domain_scores_gemma":[0.99991965,0.000012182557,0.000009862377,0.00002055794,0.000028688937,0.000008978067],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000085707805,0.0004285408,0.00031263966,0.0004628307,0.0002790084,0.00053324155,0.00066910364,0.00035785843,0.0059155812],"category_scores_gemma":[0.00019682191,0.00024937323,0.00023150092,0.00038228135,0.00011036822,0.00053742796,0.0005125795,0.00035618013,0.002277063],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035776504,0.00010821525,0.00060929137,0.00025233996,0.00006279627,0.00051941094,0.00011053646,0.010527938,0.54618645,0.010150422,0.01040638,0.42070848],"study_design_scores_gemma":[0.00020482283,0.001884078,0.0029082226,0.00010053577,0.00017300117,0.0032386873,0.000100316545,0.5008565,0.37972143,0.008748727,0.10194319,0.000120413155],"about_ca_topic_score_codex":0.0006200904,"about_ca_topic_score_gemma":0.0019379625,"teacher_disagreement_score":0.0059155812,"about_ca_system_score_codex":0.00019337573,"about_ca_system_score_gemma":0.00031416139,"threshold_uncertainty_score":0.019789577},"labels":[],"label_agreement":null},{"id":"W2102792919","doi":"10.1023/a:1022869805515","title":"Modeling of the Coding Gain of Joint Coding for Multi-Program Video Transmission","year":2003,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada","funders":"","keywords":"Computer science; Constant bitrate; Coding (social sciences); Statistical time division multiplexing; Multiplexing; Channel code; Variable-length code; Context-adaptive binary arithmetic coding; Channel (broadcasting); Coding gain; Bit rate; Theoretical computer science; Algorithm; Real-time computing; Decoding methods; Data compression; Variable bitrate; Computer network; Telecommunications; Statistics; Mathematics","score_opus":0.05072885929433482,"score_gpt":0.301342746853878,"score_spread":0.25061388755954317,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102792919","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15921906,0.0009773338,0.8232532,0.0006116745,0.00007647306,0.000062406565,0.0001857963,0.00033042114,0.015283666],"genre_scores_gemma":[0.97883725,0.00039306984,0.015571298,0.000046713983,0.000025478397,0.000031426654,0.000061741135,0.00006297862,0.004970085],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997212,0.00006738079,0.000008156804,0.00004214041,0.00010867808,0.000052489224],"domain_scores_gemma":[0.99892277,0.000622573,0.00009602679,0.00006581277,0.00025927878,0.00003357722],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00065793167,0.00057440746,0.00044988736,0.00039968643,0.00025415857,0.0007563669,0.0009358413,0.0012206702,0.002128105],"category_scores_gemma":[0.0029521622,0.000452771,0.00050472957,0.0004355241,0.0006743136,0.0013960627,0.00044714366,0.000774161,0.00040355063],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006700296,0.00002519505,0.0003820174,0.00003761717,0.00001741896,0.00008964713,0.00005466756,0.95812535,0.00840858,0.02705271,0.00026825094,0.005471586],"study_design_scores_gemma":[0.0000015623615,0.000004723168,0.00006568595,0.0000016746129,0.0000035783519,0.000014801956,0.000002320867,0.9984308,0.0003880192,0.0010317292,0.000052124655,0.000002982159],"about_ca_topic_score_codex":0.008374068,"about_ca_topic_score_gemma":0.0070642703,"teacher_disagreement_score":0.008374068,"about_ca_system_score_codex":0.0012907634,"about_ca_system_score_gemma":0.000706343,"threshold_uncertainty_score":0.016650617},"labels":[],"label_agreement":null},{"id":"W2121208961","doi":"10.1023/a:1015385120447","title":"A New Algorithm for the Elimination of Common Subexpressions in Hardware Implementation of Digital Filters by Using Genetic Programming","year":2002,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Constant (computer programming); Computer science; Multiplication (music); Genetic programming; Digital signal processing; Parallel computing; Algorithm; Mathematics; Computer hardware; Programming language; Artificial intelligence","score_opus":0.02961118696753076,"score_gpt":0.3054483298543305,"score_spread":0.2758371428867997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121208961","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007122647,0.00006370595,0.9910938,0.00005278578,0.000036772937,0.000049961895,0.000010297662,0.00062534,0.0009446675],"genre_scores_gemma":[0.05208584,0.00006113245,0.94610524,0.0000799502,0.000019419453,0.0001552843,0.000048408798,0.00009951662,0.0013452373],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995633,0.000094911855,0.000027618447,0.00010321653,0.00014585727,0.0000651171],"domain_scores_gemma":[0.9994541,0.00030278045,0.000040933763,0.00004682202,0.00012986756,0.000025466647],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007642104,0.00084593956,0.0008815927,0.0009447788,0.00074146135,0.00083862006,0.0017564445,0.0013611193,0.0024220494],"category_scores_gemma":[0.0016060071,0.0004929897,0.00082714896,0.0007390404,0.00079783006,0.00077022344,0.00088131434,0.0012780696,0.0005218635],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020267081,0.00026045844,0.0012210411,0.00020489603,0.00014769075,0.00033152744,0.00035063323,0.26001143,0.036969595,0.03688111,0.0031739383,0.6602451],"study_design_scores_gemma":[0.00012160827,0.00013645664,0.00031014186,0.000035341523,0.0000896218,0.00022754258,0.000032244498,0.97050047,0.0101469755,0.013355889,0.0050130724,0.00003069924],"about_ca_topic_score_codex":0.0030261541,"about_ca_topic_score_gemma":0.0032869722,"teacher_disagreement_score":0.0030261541,"about_ca_system_score_codex":0.0005842912,"about_ca_system_score_gemma":0.0010927212,"threshold_uncertainty_score":0.008102536},"labels":[],"label_agreement":null},{"id":"W2137933077","doi":"10.1007/s11265-005-4840-y","title":"IEEE-Compliant IDCT on FPGA-Augmented TriMedia","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Field-programmable gate array; Computer science; Control reconfiguration; Decoding methods; Parallel computing; Computation; Computer architecture; Scheme (mathematics); Embedded system; Computer hardware; Algorithm; Mathematics","score_opus":0.023469186407768464,"score_gpt":0.29062560529653053,"score_spread":0.26715641888876207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137933077","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27923405,0.0017176472,0.5589091,0.0007895728,0.00088334724,0.0004657524,0.0013232114,0.03125394,0.1254234],"genre_scores_gemma":[0.81064725,0.00020633645,0.15350834,0.0005495894,0.000052360927,0.000088843866,0.00071952725,0.0004585473,0.03376912],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996486,0.00007050355,0.000019291369,0.000061900624,0.00014777452,0.000051994783],"domain_scores_gemma":[0.99972814,0.000050957344,0.000017527233,0.00009693937,0.000090561625,0.000015904363],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028637476,0.00035859147,0.00037737828,0.00047162708,0.0002951909,0.0009967448,0.0008766985,0.0005192462,0.014198165],"category_scores_gemma":[0.0006081594,0.00018832479,0.0001550647,0.0003823907,0.00016844255,0.0006030348,0.00057637243,0.00037524413,0.0035110796],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003368444,0.00021793053,0.004057642,0.0006335107,0.00012478557,0.0017997366,0.00024158935,0.021777451,0.45086744,0.022811834,0.042379264,0.45172027],"study_design_scores_gemma":[0.00032263613,0.0011067421,0.0049147303,0.00017954325,0.00013760295,0.0036427286,0.00013516237,0.18296757,0.678291,0.0037110907,0.124488965,0.00010227042],"about_ca_topic_score_codex":0.00080027955,"about_ca_topic_score_gemma":0.0016895424,"teacher_disagreement_score":0.014198165,"about_ca_system_score_codex":0.00037272935,"about_ca_system_score_gemma":0.00057136494,"threshold_uncertainty_score":0.04749757},"labels":[],"label_agreement":null},{"id":"W2165989566","doi":"10.1007/s11265-006-0022-9","title":"Energy-efficient Hardware Accelerators for the SA-DCT and Its Inverse","year":2007,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Calgary","keywords":"Computer science; Discrete cosine transform; Hardware acceleration; Embedded system; Efficient energy use; Energy consumption; Very-large-scale integration; Obstacle; Computer hardware; Abstraction; Energy (signal processing); Computer architecture; Computer engineering; Field-programmable gate array; Artificial intelligence; Electrical engineering; Image (mathematics); Engineering","score_opus":0.025908373840917792,"score_gpt":0.27427146137749026,"score_spread":0.24836308753657246,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165989566","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20348671,0.0041561755,0.7466708,0.0010513854,0.00070044515,0.00014749294,0.00044985706,0.0037312196,0.03960603],"genre_scores_gemma":[0.7014329,0.0005775678,0.27396882,0.00023818153,0.00011315839,0.00008886454,0.00054595945,0.0001669388,0.022867564],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99989235,0.00001379073,0.0000067911783,0.00001240448,0.000056046516,0.000018661347],"domain_scores_gemma":[0.9997826,0.00006962228,0.000018069144,0.000033663284,0.000081570215,0.000014457122],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001566631,0.0003429559,0.00025915084,0.00031959792,0.0002856252,0.0005308517,0.0005600378,0.00030763602,0.008283979],"category_scores_gemma":[0.0005800444,0.00018282885,0.00020878571,0.00046531617,0.00014377169,0.0005098029,0.0002510721,0.00055982376,0.0014549978],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019910226,0.00027970175,0.002072412,0.00044536413,0.00012120786,0.0005071412,0.00019384871,0.036579892,0.39371857,0.06856468,0.025389189,0.4701369],"study_design_scores_gemma":[0.00026252,0.0008894677,0.0018384926,0.000083588086,0.00008914093,0.000712533,0.00011905191,0.71764886,0.2114427,0.019156033,0.047701914,0.00005564546],"about_ca_topic_score_codex":0.0007479973,"about_ca_topic_score_gemma":0.003154834,"teacher_disagreement_score":0.008283979,"about_ca_system_score_codex":0.00024057612,"about_ca_system_score_gemma":0.00046363132,"threshold_uncertainty_score":0.027712643},"labels":[],"label_agreement":null}]}