{"meta":{"query_hash":"24b6fadaa1ee","filters":{"venue":"VLSI design"},"cohort_total":21,"direct_labels_cover":0,"predictions_cover":21,"exported":21,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/24b6fadaa1ee","api":"https://metacan.xera.ac/api/v1/cohort?venue=VLSI+design"},"results":[{"id":"W1552305351","doi":"10.1080/10655140290010097","title":"A Parallel Residue‐to‐binary Converter for the Moduli Set {2m−1111,220m+,221m+,…,22km+}","year":2000,"lang":"en","type":"article","venue":"VLSI design","topic":"Silicon Carbide Semiconductor Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Algorithm; Computer science","score_opus":0.04497083817674858,"score_gpt":0.2461312240838162,"score_spread":0.20116038590706764,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1552305351","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8798949,0.0057326667,0.089163765,0.004976596,0.0018888526,0.006146125,0.0002129117,0.00785979,0.0041244053],"genre_scores_gemma":[0.987611,0.0002955172,0.00746375,0.0009318418,0.0002010687,0.000823435,0.000013696941,0.00015329335,0.002506414],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984067,0.000049226004,0.00032551697,0.00039775838,0.00020794103,0.00061282114],"domain_scores_gemma":[0.9983907,0.0005246498,0.000028056158,0.0009103595,0.000046167155,0.00010009493],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002971069,0.00034306783,0.00031740734,0.00014605025,0.0001300943,0.00008037891,0.00074990327,0.00024225231,0.0006011372],"category_scores_gemma":[0.00010557186,0.00027320322,0.00013814612,0.00034476718,0.000107582404,0.00017194738,0.000048848095,0.00028190794,0.00060575054],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018774162,0.000039315684,0.00016223131,0.000094348456,0.0003015354,0.000039733444,0.0012759602,0.16752858,0.21813029,0.00047053024,0.5530692,0.058700554],"study_design_scores_gemma":[0.0028945315,0.00074524025,0.0026817366,0.00014658028,0.00022546574,0.00010217195,0.0011638285,0.5906486,0.24252558,0.00570416,0.15117228,0.0019898224],"about_ca_topic_score_codex":0.000037050366,"about_ca_topic_score_gemma":0.000009664211,"teacher_disagreement_score":0.42312002,"about_ca_system_score_codex":0.00010303601,"about_ca_system_score_gemma":0.000032864973,"threshold_uncertainty_score":0.999972},"labels":[],"label_agreement":null},{"id":"W1975127546","doi":"10.1155/2014/690594","title":"Radix-2<sup><i>α</i></sup>/4<sup><i>β</i></sup> Building Blocks for Efficient VLSI’s Higher Radices Butterflies Implementation","year":2014,"lang":"en","type":"article","venue":"VLSI design","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Trois-Rivières","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Very-large-scale integration; Radix (gastropod); Fast Fourier transform; Block (permutation group theory); Parallel computing; Arithmetic; Multiplier (economics); Computer science; Critical path method; Block diagram; Mathematics; Algorithm; Embedded system; Engineering; Electrical engineering","score_opus":0.035646930355570663,"score_gpt":0.2877866411278946,"score_spread":0.25213971077232394,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1975127546","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051571455,0.00012866936,0.94319594,0.0013605094,0.0004789625,0.0016959718,0.000049727823,0.0004951927,0.0010235554],"genre_scores_gemma":[0.8687922,0.000017950444,0.12709425,0.0019082796,0.0005531694,0.00042236832,0.00010562138,0.000082194434,0.0010239634],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9955115,0.00033223792,0.00094496144,0.0012134104,0.00083433534,0.001163587],"domain_scores_gemma":[0.99733794,0.00081985025,0.00037254044,0.00092467136,0.00022595756,0.00031906227],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0016140599,0.0005963529,0.0005186769,0.00047037832,0.0005422905,0.0012991381,0.0014303877,0.00014483547,0.0001416667],"category_scores_gemma":[0.00007430809,0.00057984743,0.00025672984,0.0007051363,0.000105683415,0.0015168,0.0002714884,0.00018781635,0.00012262164],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032844653,0.000669111,0.0010632294,0.00032481167,0.00047267007,0.00002696964,0.0124055855,0.14387871,0.028009437,0.098036095,0.14003794,0.57474697],"study_design_scores_gemma":[0.00511937,0.0017414409,0.00038634273,0.00011336271,0.0001392403,0.00003683521,0.00062362093,0.76363385,0.08581788,0.0077702836,0.13318755,0.0014302232],"about_ca_topic_score_codex":0.00006183975,"about_ca_topic_score_gemma":0.0000021558194,"teacher_disagreement_score":0.81722075,"about_ca_system_score_codex":0.00020312385,"about_ca_system_score_gemma":0.00013267659,"threshold_uncertainty_score":0.9997376},"labels":[],"label_agreement":null},{"id":"W1984337894","doi":"10.1155/2009/537341","title":"A Multilevel Congestion-Based Global Router","year":2009,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Hierarchical routing; Routing (electronic design automation); Router; Mathematical optimization; Distributed computing; Static routing; Computer network; Routing protocol; Mathematics","score_opus":0.019516569084140994,"score_gpt":0.22890199833658068,"score_spread":0.2093854292524397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1984337894","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0020583721,0.00015287836,0.9907619,0.00010706598,0.000119153985,0.00026139716,0.000012293488,0.0017154827,0.0048114727],"genre_scores_gemma":[0.93728083,0.000009162943,0.06210311,0.00039916844,0.000069326685,0.000025666,0.0000061611904,0.000017140916,0.000089427325],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992554,0.000033591048,0.00016367176,0.00015700904,0.00013086741,0.00025944965],"domain_scores_gemma":[0.9995967,0.00004719625,0.000016698317,0.00021813535,0.00003428174,0.00008696761],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012774262,0.00017295193,0.00015005334,0.000053599895,0.00003841389,0.00004469096,0.0001523206,0.00012375938,0.00006584019],"category_scores_gemma":[0.00002114075,0.00016932003,0.000057757672,0.00014142672,0.000018178049,0.00009616163,0.0000038841317,0.000097284385,0.000117073956],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006852723,0.00021417007,0.0007900674,0.00005706836,0.00007134964,0.00015312008,0.00017215419,0.097272165,0.054515768,0.0036856916,0.13014732,0.7128526],"study_design_scores_gemma":[0.001504895,0.0005172513,0.01978705,0.00013331282,0.00005746263,0.000031047075,0.000009843671,0.84379023,0.11625233,0.0076519703,0.00915564,0.001108953],"about_ca_topic_score_codex":0.000005266945,"about_ca_topic_score_gemma":7.5880416e-7,"teacher_disagreement_score":0.93522245,"about_ca_system_score_codex":0.00009704481,"about_ca_system_score_gemma":0.00002355283,"threshold_uncertainty_score":0.69046706},"labels":[],"label_agreement":null},{"id":"W1986698381","doi":"10.1155/2013/624369","title":"Architecture Exploration Based on GA-PSO Optimization, ANN Modeling, and Static Scheduling","year":2013,"lang":"en","type":"article","venue":"VLSI design","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Particle swarm optimization; Computer science; Scheduling (production processes); Design space exploration; Digital signal processing; Artificial neural network; Computation; Computer engineering; Embedded system; Engineering; Artificial intelligence; Algorithm","score_opus":0.037676222491438476,"score_gpt":0.24515381657412202,"score_spread":0.20747759408268354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1986698381","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00043069158,0.000051717063,0.9967441,0.0010241083,0.00006853369,0.0008410483,6.611275e-7,0.00057354535,0.00026560386],"genre_scores_gemma":[0.35960144,0.000006981293,0.63976395,0.00043000863,0.000030027726,0.000101447964,0.0000031778718,0.000018508586,0.00004445766],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998336,0.0003404847,0.00030249666,0.00044804494,0.0003197447,0.00025319456],"domain_scores_gemma":[0.9988734,0.00018083853,0.00011104449,0.0005554001,0.00016784393,0.00011148463],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005361232,0.00019919596,0.00017945003,0.00026746202,0.00014176827,0.00039763056,0.0004011974,0.000094406816,0.000014202492],"category_scores_gemma":[0.000109078544,0.00017839653,0.000030320318,0.0003312012,0.000025799964,0.0008445688,0.00003745852,0.00015344867,0.00003147134],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000034264535,0.000023030414,0.0000073325646,0.000020565267,0.0000041758376,0.000002510203,0.00052467524,0.9929107,0.00095109007,0.0010150637,0.00068266003,0.0038547954],"study_design_scores_gemma":[0.0001899114,0.00018502184,0.0000022675517,0.000087333705,0.0000039037,0.000004302654,0.00002652763,0.9860252,0.003336085,0.009917696,0.000018884177,0.00020286815],"about_ca_topic_score_codex":0.000034781664,"about_ca_topic_score_gemma":6.8919786e-7,"teacher_disagreement_score":0.35917073,"about_ca_system_score_codex":0.00004273166,"about_ca_system_score_gemma":0.00007785762,"threshold_uncertainty_score":0.72747993},"labels":[],"label_agreement":null},{"id":"W1988805628","doi":"10.1155/2001/87048","title":"Random Pattern Testability Enhancement by Circuit Rewiring","year":2000,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Testability; Observability; Design for testing; Overhead (engineering); Node (physics); Computer science; Fault (geology); Algorithm; Electronic engineering; Engineering; Reliability engineering; Mathematics","score_opus":0.030540473453511106,"score_gpt":0.222682090309043,"score_spread":0.1921416168555319,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988805628","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021405948,0.0002302538,0.9724845,0.0002631395,0.00010327379,0.00025330516,0.0000017831343,0.00028290902,0.004974885],"genre_scores_gemma":[0.9961232,0.000023157385,0.0021194813,0.00053392124,0.0000681272,0.000037316346,0.0000027166157,0.000012982685,0.0010790874],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981247,0.0001922513,0.00032813582,0.0005612613,0.00032181107,0.00047183098],"domain_scores_gemma":[0.9987895,0.00033717006,0.00006820376,0.0006258197,0.000045085086,0.00013421198],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085743447,0.00018614063,0.00021850181,0.000045550267,0.00020864216,0.00019758819,0.0007652736,0.00005504756,0.00048316122],"category_scores_gemma":[0.00007556311,0.0001768774,0.00007394841,0.00032039083,0.000038965696,0.00037881505,0.000053875156,0.00014965294,0.00035472124],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.5967345e-7,0.00008836452,0.0014124373,0.000012111659,0.000010213347,0.000015725436,0.0003508607,0.0001539375,0.015805202,0.000043656742,0.002218047,0.9798888],"study_design_scores_gemma":[0.014584611,0.0017155897,0.012311172,0.0008090911,0.00013324029,0.00027511173,0.00012297425,0.51087713,0.38198656,0.01845343,0.053369086,0.0053620376],"about_ca_topic_score_codex":0.00006266774,"about_ca_topic_score_gemma":0.0000016975988,"teacher_disagreement_score":0.97471726,"about_ca_system_score_codex":0.000069806025,"about_ca_system_score_gemma":0.00005553862,"threshold_uncertainty_score":0.7212851},"labels":[],"label_agreement":null},{"id":"W1988904108","doi":"10.1080/1065514021000012156","title":"Minimizing Spurious Switching Activities with Transistor Sizing","year":2001,"lang":"en","type":"article","venue":"VLSI design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Transistor; Spurious relationship; Pass transistor logic; Electronic engineering; CMOS; Logic gate; Electronic circuit; Computer science; Transistor count; Power consumption; Multiple-emitter transistor; Path (computing); Electrical engineering; Power (physics); Engineering; Voltage; Threshold voltage; Physics","score_opus":0.01117276583864977,"score_gpt":0.17478591252139236,"score_spread":0.1636131466827426,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988904108","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43230256,0.0009158774,0.55893576,0.00006490238,0.00046738258,0.0004214897,0.0000023457537,0.0013630912,0.0055265753],"genre_scores_gemma":[0.96994275,0.0001870193,0.028990138,0.000084535175,0.00023350908,0.00006949698,0.0000027871408,0.00017068491,0.0003190849],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981186,0.00006481501,0.0003308647,0.0003592299,0.00038005222,0.00074646476],"domain_scores_gemma":[0.99912745,0.00020908672,0.000054990487,0.0004152955,0.00003065274,0.00016255569],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031614827,0.00043432935,0.00039893464,0.0003012392,0.0002266651,0.00014072083,0.00030198472,0.00014197115,0.00008084591],"category_scores_gemma":[0.000013005036,0.00039737517,0.0000852334,0.0004902469,0.000049971557,0.00078017643,0.000015142643,0.00037257947,0.00009949627],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005355521,0.0001919164,0.0024018267,0.000490756,0.0006490412,0.0011044398,0.01552155,0.4886667,0.3636179,0.00024609108,0.004647656,0.12192656],"study_design_scores_gemma":[0.008182464,0.0016959152,0.0034776088,0.0015196633,0.000629509,0.0016728155,0.0039360346,0.4758349,0.41311762,0.00035202596,0.08308715,0.0064942855],"about_ca_topic_score_codex":0.000021231914,"about_ca_topic_score_gemma":0.000020412655,"teacher_disagreement_score":0.5376402,"about_ca_system_score_codex":0.00021689686,"about_ca_system_score_gemma":0.00006161227,"threshold_uncertainty_score":0.9998478},"labels":[],"label_agreement":null},{"id":"W1991343829","doi":"10.1155/2012/395260","title":"A New Length‐Based Algebraic Multigrid Clustering Algorithm","year":2012,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates; Alberta Innovates - Technology Futures; Western Canada Research Grid; Compute Canada","keywords":"Multigrid method; Cluster analysis; Algorithm; Computer science; Algebraic number; Mathematics; Artificial intelligence","score_opus":0.02468681697919865,"score_gpt":0.22419740696303606,"score_spread":0.19951058998383742,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1991343829","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00031156972,0.0011506965,0.99371535,0.000024927498,0.0005090236,0.0003520465,0.0000048174284,0.0020478966,0.0018836716],"genre_scores_gemma":[0.3455165,0.000054484284,0.65296423,0.0001488877,0.00065560074,0.000072036,0.000008664162,0.00011776276,0.00046186347],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986967,0.000058392045,0.00025112528,0.00017936545,0.000196022,0.0006184226],"domain_scores_gemma":[0.99921054,0.000110876135,0.000030024194,0.00033332186,0.000021277772,0.00029394118],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003238668,0.00027810218,0.00023548144,0.00017484877,0.00006581115,0.000051698153,0.00022672857,0.00016656489,0.00028571728],"category_scores_gemma":[0.000021602837,0.0002804971,0.000094541254,0.00023331861,0.000017989609,0.00033208446,0.000026921225,0.00021844127,0.00026633582],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010592561,0.00006234837,0.00017881127,0.000079359794,0.00007476873,0.000018272183,0.0005415748,0.0063780993,0.04712515,0.000088372886,0.0679799,0.87746274],"study_design_scores_gemma":[0.0008980404,0.00012772555,0.0005505524,0.00009608828,0.000056716282,0.00003570064,0.000033968256,0.67815995,0.28163546,0.00017218299,0.037307348,0.0009262466],"about_ca_topic_score_codex":0.00002935369,"about_ca_topic_score_gemma":0.0000015330526,"teacher_disagreement_score":0.8765365,"about_ca_system_score_codex":0.00009039071,"about_ca_system_score_gemma":0.00003151472,"threshold_uncertainty_score":0.9999647},"labels":[],"label_agreement":null},{"id":"W1993279477","doi":"10.1155/2007/45269","title":"Flexible Architecture of Ultra-Low-Power Current-Mode Interleaved Successive Approximation Analog-to-Digital Converter for Wireless Sensor Networks","year":2007,"lang":"en","type":"article","venue":"VLSI design","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"CMOS; Analog-to-digital converter; Electronic engineering; Computer science; Power (physics); Dissipation; Sampling (signal processing); Figure of merit; Electrical engineering; Successive approximation ADC; Voltage; Capacitor; Engineering; Physics","score_opus":0.013671786919329368,"score_gpt":0.24377153164926932,"score_spread":0.23009974472993994,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993279477","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0144791575,0.00020606484,0.98300606,0.0000048498796,0.00043534747,0.00089043676,0.000058623566,0.00025193908,0.00066754525],"genre_scores_gemma":[0.998609,0.0000089121695,0.0008612927,0.000055348053,0.00017118383,0.000056289344,0.000078442674,0.00007575254,0.000083800216],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983367,0.00004349206,0.0005034539,0.0003264484,0.0002160381,0.0005738896],"domain_scores_gemma":[0.99871534,0.0005558949,0.00010527484,0.00025936976,0.00016491939,0.00019922009],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035589258,0.00032221907,0.0004174971,0.00029256433,0.00006346969,0.00006836758,0.00025812534,0.00018045894,0.000019239054],"category_scores_gemma":[0.00007069971,0.00030642445,0.00017227879,0.00036601126,0.00006695636,0.00019640307,0.000011196793,0.00026317177,0.000022176075],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00085629564,0.00026218838,0.0005456461,0.0008214564,0.00049458357,0.000028790519,0.0037119337,0.4623817,0.16753452,0.004918162,0.007201774,0.35124296],"study_design_scores_gemma":[0.0041065677,0.0011487094,0.0006052133,0.0010033135,0.0002492012,0.000053544834,0.0009403949,0.47523168,0.5071073,0.0048847613,0.002357785,0.0023115028],"about_ca_topic_score_codex":0.0000051493384,"about_ca_topic_score_gemma":0.0000052863898,"teacher_disagreement_score":0.98412985,"about_ca_system_score_codex":0.00008048758,"about_ca_system_score_gemma":0.00003318652,"threshold_uncertainty_score":0.9999388},"labels":[],"label_agreement":null},{"id":"W2010982041","doi":"10.1155/2011/356137","title":"New Considerations for Spectral Classification of Boolean Switching Functions","year":2011,"lang":"en","type":"article","venue":"VLSI design","topic":"Receptor Mechanisms and Signaling","field":"Biochemistry, Genetics and Molecular Biology","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria; University of Lethbridge","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Boolean function; Computer science; Algorithm; Theoretical computer science; Data mining","score_opus":0.09276390712383112,"score_gpt":0.26126488100447043,"score_spread":0.1685009738806393,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010982041","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038946047,0.000063224,0.959642,0.000038354618,0.00015632036,0.00022470231,0.000005465587,0.000010844647,0.0009130201],"genre_scores_gemma":[0.8529257,0.000008406325,0.14628386,0.000036733498,0.00015449028,0.000018425399,0.000017048853,0.000012156094,0.00054317433],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994967,0.000030103,0.00015863289,0.00015966345,0.00004641938,0.00010845521],"domain_scores_gemma":[0.999644,0.000025087274,0.000070785965,0.00015228213,0.000059761238,0.00004810946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000162391,0.000070781156,0.00007641219,0.000032069875,0.00008233502,0.00001066126,0.0000504676,0.000070101836,0.00020575267],"category_scores_gemma":[0.000074757816,0.000069068505,0.00006809127,0.000033027118,0.000010734911,0.000004068805,0.000008609544,0.00003182481,0.00000500563],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030238007,0.000021016833,0.00004852829,0.0000037979878,0.00002566365,1.2917609e-7,0.00011928697,0.000051706334,0.9883043,0.006093401,0.0034406474,0.0018612971],"study_design_scores_gemma":[0.00027148495,0.00030957864,0.00028257977,0.0000057066127,0.00002646015,0.0000041000803,0.00015833467,0.0004622248,0.99129325,0.006036896,0.0010560355,0.000093368995],"about_ca_topic_score_codex":0.000020433969,"about_ca_topic_score_gemma":0.0000104183155,"teacher_disagreement_score":0.8139796,"about_ca_system_score_codex":0.0000051797538,"about_ca_system_score_gemma":0.00009262761,"threshold_uncertainty_score":0.2816532},"labels":[],"label_agreement":null},{"id":"W2014177245","doi":"10.1155/2008/291686","title":"MEMS Switches and SiGe Logic for Multi‐GHz Loopback Testing","year":2008,"lang":"en","type":"article","venue":"VLSI design","topic":"Semiconductor Lasers and Optical Devices","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"IBM (Canada)","funders":"IBM Canada; Georgia Institute of Technology","keywords":"PCI Express; Computer science; Debugging; Jitter; Waveform; Electronic engineering; Modular design; Computer hardware; Embedded system; Electrical engineering; Engineering; Voltage; Field-programmable gate array","score_opus":0.20417817582191938,"score_gpt":0.2636514828399535,"score_spread":0.059473307018034105,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2014177245","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.841309,0.0020881807,0.15429267,0.000033656055,0.00025694564,0.00047938866,0.000008592967,0.0004598398,0.0010717453],"genre_scores_gemma":[0.89430535,0.00007507335,0.105199166,0.00009569206,0.00010024806,0.00003143406,0.0000024358167,0.000034365243,0.00015621808],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993981,0.0000060575367,0.00013728529,0.00016013239,0.00006157558,0.0002368246],"domain_scores_gemma":[0.9994087,0.00035701695,0.000016324591,0.00010075806,0.000032970525,0.000084214895],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010058126,0.00013403616,0.00015525932,0.0000353583,0.00008401136,0.000024745528,0.00007686459,0.00007379797,0.000014771685],"category_scores_gemma":[0.00015207032,0.00011552096,0.000029144217,0.00010195283,0.000042452546,0.000100358026,0.000012333458,0.00007346318,0.000023839408],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025670503,0.000084263,0.0066679013,0.00037987056,0.00011342933,0.000060108476,0.0007807509,0.021317454,0.95231766,0.00033363418,0.004992583,0.012926677],"study_design_scores_gemma":[0.0015009177,0.0002645044,0.0052268924,0.00008913756,0.000059706937,0.000079979545,0.00022743743,0.77959824,0.2087111,0.0010041556,0.0024483206,0.00078958663],"about_ca_topic_score_codex":0.000009178468,"about_ca_topic_score_gemma":0.0000020673508,"teacher_disagreement_score":0.7582808,"about_ca_system_score_codex":0.000015573703,"about_ca_system_score_gemma":0.000009233357,"threshold_uncertainty_score":0.4710808},"labels":[],"label_agreement":null},{"id":"W2035756086","doi":"10.1155/2008/283451","title":"A Pull‐in Based Test Mechanism for Device Diagnostic and Process Characterization","year":2008,"lang":"en","type":"article","venue":"VLSI design","topic":"Advanced MEMS and NEMS Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Microelectromechanical systems; Capacitive sensing; Accelerometer; Characterization (materials science); Voltage; Process (computing); Electronic engineering; Materials science; Computer science; Engineering; Optoelectronics; Nanotechnology; Electrical engineering","score_opus":0.0247649382164066,"score_gpt":0.22548614299167724,"score_spread":0.20072120477527064,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2035756086","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43339264,0.00005491234,0.5657256,0.000046884175,0.000036239227,0.00039360416,0.000009770623,0.00032511592,0.000015165305],"genre_scores_gemma":[0.98360944,0.00019729887,0.015781635,0.000044333563,0.00001610519,0.00030298327,0.000009094273,0.00002378642,0.000015306343],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99960184,0.0000020478253,0.000096612624,0.00011301364,0.000041171174,0.00014530784],"domain_scores_gemma":[0.9995517,0.00031449585,0.000016592352,0.00007466572,0.000022206597,0.00002034806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004133885,0.00008939596,0.00009845726,0.000075138465,0.00004068652,0.0000071199183,0.000050660685,0.00006577982,0.0000016011346],"category_scores_gemma":[0.00036748426,0.000088333756,0.000009464383,0.00013085514,0.000015410575,0.000104327555,0.000004471334,0.00005198618,0.0000015988036],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000070212373,0.00003533651,0.000345089,0.00015826891,0.000003729138,0.000019669204,0.00009649813,0.0029719307,0.9888481,0.0003051154,0.000029175742,0.0071800593],"study_design_scores_gemma":[0.0007202974,0.00014413863,0.006596536,0.00010150991,0.000009271579,0.000014202506,0.000031242656,0.07697824,0.9116133,0.003181765,0.00032587833,0.00028362317],"about_ca_topic_score_codex":0.0000010043183,"about_ca_topic_score_gemma":0.0000022065376,"teacher_disagreement_score":0.5502168,"about_ca_system_score_codex":0.000017285378,"about_ca_system_score_gemma":0.000010807616,"threshold_uncertainty_score":0.3602146},"labels":[],"label_agreement":null},{"id":"W2042736646","doi":"10.1155/2012/242989","title":"Low Cost Design of a Hybrid Architecture of Integer Inverse DCT for H.264, VC‐1, AVS, and HEVC","year":2012,"lang":"en","type":"article","venue":"VLSI design","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Algorithm; Discrete cosine transform; Computer science; Coding (social sciences); Field-programmable gate array; Inverse; Artificial intelligence; Computer hardware; Mathematics; Image (mathematics)","score_opus":0.053923909971742096,"score_gpt":0.2572256735439772,"score_spread":0.2033017635722351,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042736646","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00669516,0.00043845695,0.9917656,0.00023672897,0.00015532126,0.0004926186,0.000005774204,0.00016456003,0.0000457778],"genre_scores_gemma":[0.7598563,0.000040250634,0.23985392,0.00007852534,0.000020829024,0.00006013371,5.964288e-7,0.000009930635,0.00007955378],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988711,0.00013115305,0.00025642518,0.0002499322,0.00017917091,0.00031221693],"domain_scores_gemma":[0.99860084,0.00054057554,0.00017354471,0.0005150598,0.000088193665,0.000081781574],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00060642924,0.00016053012,0.00027994078,0.00020067269,0.00006721647,0.000029497005,0.00068012666,0.00006958695,0.000004875552],"category_scores_gemma":[0.00026646777,0.00012632445,0.00006738675,0.00022519992,0.00014363152,0.00020936457,0.00023094128,0.00013336797,0.0000039902484],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027572166,0.0005264834,0.0008042728,0.000424154,0.00013627447,0.000011949334,0.0028437523,0.00822589,0.12806219,0.014074296,0.04384068,0.80077434],"study_design_scores_gemma":[0.00065415865,0.00041095386,0.00010183696,0.00020161032,0.0000207135,0.000041197683,0.00008865473,0.05798313,0.9269603,0.011538493,0.0017398592,0.00025908643],"about_ca_topic_score_codex":0.00000664288,"about_ca_topic_score_gemma":3.47703e-7,"teacher_disagreement_score":0.80051523,"about_ca_system_score_codex":0.000015948364,"about_ca_system_score_gemma":0.000056479385,"threshold_uncertainty_score":0.5151362},"labels":[],"label_agreement":null},{"id":"W2055948327","doi":"10.1155/2012/793196","title":"An Empirical Investigation on System and Statement Level Parallelism Strategies for Accelerating Scatter Search Using Handel‐C and Impulse‐C","year":2012,"lang":"en","type":"article","venue":"VLSI design","topic":"Metaheuristic Optimization Algorithms Research","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Parallelism (grammar); Parallel computing; Field-programmable gate array; Computer engineering; Population; Impulse (physics); Software; Gate array; Algorithm; Computer hardware; Programming language","score_opus":0.39832346553150794,"score_gpt":0.4102852528555367,"score_spread":0.01196178732402875,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2055948327","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08134893,0.00005949808,0.91754156,0.0002694024,0.00008286371,0.0006013449,0.000004737698,0.000056355148,0.000035319812],"genre_scores_gemma":[0.53328335,0.0000041128965,0.46647173,0.000106607964,0.00006922574,0.000033188655,0.000003924362,0.000010119902,0.000017699445],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980997,0.00046481314,0.00028442527,0.00035624378,0.0003884788,0.0004063404],"domain_scores_gemma":[0.9989257,0.0003037123,0.00007012359,0.00026468872,0.00016175001,0.00027401902],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019973253,0.00014580307,0.00016446022,0.00016699446,0.0003231737,0.0008369304,0.00022120777,0.00006191187,0.0000044632548],"category_scores_gemma":[0.000036751037,0.00012505024,0.000015389041,0.00019034655,0.00006913127,0.0011619478,0.00009567773,0.00010928257,0.0000034980267],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032161354,0.00091820926,0.04001627,0.0024726174,0.0004057348,0.000046245914,0.0611776,0.39321676,0.07456576,0.18200013,0.005516213,0.23934285],"study_design_scores_gemma":[0.00041837984,0.00019201725,0.0026545941,0.00003355757,0.0000066060775,0.000014474037,0.00055792823,0.9935631,0.0020773131,0.00031098246,0.00001997421,0.00015107695],"about_ca_topic_score_codex":0.000026213746,"about_ca_topic_score_gemma":7.3708344e-7,"teacher_disagreement_score":0.6003463,"about_ca_system_score_codex":0.000078356854,"about_ca_system_score_gemma":0.00017157853,"threshold_uncertainty_score":0.8070539},"labels":[],"label_agreement":null},{"id":"W2066977219","doi":"10.1155/2014/529392","title":"Gate-Level Circuit Reliability Analysis: A Survey","year":2014,"lang":"en","type":"article","venue":"VLSI design","topic":"Radiation Effects in Electronics","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Reliability (semiconductor); Reliability engineering; Computer science; Nanoelectronics; Circuit design; Electronic circuit; Electronic engineering; Engineering; Electrical engineering; Embedded system; Materials science","score_opus":0.036767862386354926,"score_gpt":0.22262521415036882,"score_spread":0.18585735176401388,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2066977219","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0636482,0.00009456558,0.9339287,0.000011429355,0.00017652598,0.0001762568,0.000010615925,0.0003980112,0.0015556639],"genre_scores_gemma":[0.99741256,0.000010133502,0.0022826109,0.00003832867,0.00005051177,0.000017820264,0.00002223608,0.000033589386,0.0001322222],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985857,0.00044731944,0.00022484727,0.00022748754,0.00018726347,0.0003273784],"domain_scores_gemma":[0.99855,0.0007565151,0.000032505628,0.00051973213,0.00005831767,0.000082949504],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002198032,0.00015088389,0.0002509925,0.0001679024,0.000046374906,0.000037981998,0.00020735234,0.00010214706,0.000067713285],"category_scores_gemma":[0.00055656745,0.00015620845,0.00008964095,0.0009208462,0.000023180444,0.000090823334,0.00000872365,0.00017073192,0.00016318043],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000031875675,0.000012832824,0.0016767601,0.000014351907,0.00016604752,4.1740847e-7,0.00005856669,0.99182737,0.0002734783,0.00022406311,0.0013615646,0.0043813675],"study_design_scores_gemma":[0.00014935798,0.0000386363,0.1076616,0.0000025132756,0.000102776285,6.255886e-7,0.0000013910218,0.88913417,0.0011775583,0.00070699514,0.00083468645,0.00018970497],"about_ca_topic_score_codex":0.00006687256,"about_ca_topic_score_gemma":0.000059137074,"teacher_disagreement_score":0.93376434,"about_ca_system_score_codex":0.00016297244,"about_ca_system_score_gemma":0.00002820335,"threshold_uncertainty_score":0.6369996},"labels":[],"label_agreement":null},{"id":"W2093383161","doi":"10.1155/2014/712085","title":"A Low-Power Scalable Stream Compute Accelerator for General Matrix Multiply (GEMM)","year":2014,"lang":"en","type":"article","venue":"VLSI design","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Scalability; Computation; Xeon; Xeon Phi; Block (permutation group theory); Parallel computing; Matrix multiplication; Hardware acceleration; Power (physics); Embedded system; Power budget; Matrix (chemical analysis); Computer hardware; Field-programmable gate array; Computer engineering; Algorithm; Electric power system; Operating system","score_opus":0.024231851145745446,"score_gpt":0.27244286873594153,"score_spread":0.2482110175901961,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2093383161","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0025688293,0.000041440653,0.9945384,0.00023614534,0.00033597916,0.00052164425,0.000002912092,0.0010710302,0.00068356795],"genre_scores_gemma":[0.19041233,0.000005429913,0.8079222,0.0004919075,0.00014387579,0.000060283288,0.0000049158743,0.000022777134,0.0009362678],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998305,0.00016852737,0.00031482513,0.0005397129,0.0002252084,0.00044673172],"domain_scores_gemma":[0.99862146,0.000268839,0.00013558066,0.0006229316,0.00020475186,0.00014642873],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006389392,0.00022962494,0.00026879937,0.00014922241,0.00024845984,0.00027833527,0.0010177257,0.00011515443,0.000010597098],"category_scores_gemma":[0.00007367733,0.00021503831,0.00011009998,0.0003316239,0.000034585704,0.00032228214,0.00018703612,0.00010649397,0.000061010578],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000118801516,0.00092357607,0.0005946296,0.00013788312,0.00014853927,0.00001689485,0.0010496626,0.411139,0.012021702,0.13479683,0.32514647,0.11390598],"study_design_scores_gemma":[0.00063346856,0.00026028848,0.0001152621,0.000024266847,0.0000050502213,0.0000053011695,0.0000014168634,0.96017194,0.026204618,0.0018980517,0.010385815,0.00029455032],"about_ca_topic_score_codex":0.000011032485,"about_ca_topic_score_gemma":5.602477e-7,"teacher_disagreement_score":0.54903287,"about_ca_system_score_codex":0.00004173248,"about_ca_system_score_gemma":0.00007765119,"threshold_uncertainty_score":0.87690073},"labels":[],"label_agreement":null},{"id":"W2093533836","doi":"10.1155/2011/343787","title":"Lossless and Low-Power Image Compressor for Wireless Capsule Endoscopy","year":2011,"lang":"en","type":"article","venue":"VLSI design","topic":"Advanced Data Compression Techniques","field":"Computer Science","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Lossless compression; Lossy compression; Image compression; Computer science; Lossless JPEG; Computer vision; Data compression; Artificial intelligence; JPEG; Data compression ratio; Algorithm; Image (mathematics); Image processing","score_opus":0.041726713411382794,"score_gpt":0.27218438468903944,"score_spread":0.23045767127765665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2093533836","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003203992,0.00016453398,0.9945079,0.000050563496,0.00018239055,0.0006904611,0.000029293775,0.0005194311,0.0006514409],"genre_scores_gemma":[0.20524219,0.00003845022,0.7941617,0.00018429782,0.000022571929,0.00019760926,0.000003973824,0.000026093634,0.00012313902],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985032,0.00009654823,0.0002540011,0.0005758223,0.00018776025,0.00038265527],"domain_scores_gemma":[0.9985451,0.00017434378,0.0001293824,0.00088093354,0.00012301728,0.00014721495],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027849525,0.00022078298,0.00025763572,0.00010832168,0.00016249526,0.0001175826,0.0011289042,0.0000837402,0.00003274277],"category_scores_gemma":[0.000041198866,0.00019749066,0.000047627527,0.000159115,0.00013460036,0.0009857089,0.00043084737,0.00012075943,0.000023973183],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016233335,0.0005179066,0.00008083195,0.00020116848,0.000057561672,0.00010194359,0.002640349,0.0000105127765,0.814108,0.07429448,0.042030968,0.06579393],"study_design_scores_gemma":[0.0006554067,0.0002168964,0.0001657829,0.000072925635,0.000007125613,0.000015841126,0.000018889454,0.017945735,0.9608002,0.017398736,0.0023555234,0.00034695864],"about_ca_topic_score_codex":0.00001531775,"about_ca_topic_score_gemma":5.5879536e-7,"teacher_disagreement_score":0.2020382,"about_ca_system_score_codex":0.000021328111,"about_ca_system_score_gemma":0.00003935351,"threshold_uncertainty_score":0.8053435},"labels":[],"label_agreement":null},{"id":"W2095713387","doi":"10.1155/2007/84650","title":"A <mml:math xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"><mml:mi>Q</mml:mi></mml:math>-Enhanced 3.6 GHz, Tunable, Sixth-Order Bandpass Filter Using 0.18 <mml:math xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"><mml:mi>μ</mml:mi></mml:math>m CMOS","year":2007,"lang":"en","type":"article","venue":"VLSI design","topic":"Radio Frequency Integrated Circuit Design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Algorithm; CMOS; Computer science; Physics; Optoelectronics","score_opus":0.027180181565600318,"score_gpt":0.2428742153216842,"score_spread":0.2156940337560839,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095713387","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9088043,0.0016530809,0.059927862,0.00015040228,0.0032953531,0.00037258834,0.00021423337,0.0017128937,0.023869295],"genre_scores_gemma":[0.98174304,0.0006908223,0.011157438,0.0011014221,0.0018609529,0.0011587557,0.00042156663,0.001378729,0.00048730403],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9879142,0.00044543357,0.0028133201,0.0024207074,0.0026127908,0.0037935472],"domain_scores_gemma":[0.9920621,0.0015957985,0.0014101194,0.0033053374,0.00041599263,0.0012106749],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","research_integrity","insufficient_payload"],"consensus_categories":["metaepi_narrow","research_integrity","insufficient_payload"],"category_scores_codex":[0.003317517,0.0019353662,0.0010597929,0.00087335485,0.0015365068,0.0014655447,0.002464173,0.0028777064,0.00093088066],"category_scores_gemma":[0.0012986491,0.0025641203,0.0015294389,0.0021525288,0.0009519903,0.0022019772,0.0003913341,0.002738625,0.0056431787],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046818005,0.00034611157,0.00000690741,0.001002623,0.001388595,0.0020482987,0.0023595733,0.028066939,0.07550078,0.8794648,0.007056254,0.0022909015],"study_design_scores_gemma":[0.0016745814,0.0008417465,0.000034610188,0.0012960406,0.0008924386,0.0013820069,0.0010223404,0.72347426,0.26226163,0.0008337683,0.0042969044,0.001989658],"about_ca_topic_score_codex":0.0010081658,"about_ca_topic_score_gemma":0.00024501214,"teacher_disagreement_score":0.87863106,"about_ca_system_score_codex":0.00023953135,"about_ca_system_score_gemma":0.001373864,"threshold_uncertainty_score":0.9999824},"labels":[],"label_agreement":null},{"id":"W2158218013","doi":"10.1155/2001/28741","title":"Defect Level Estimation for Pseudorandom Testing Using Stochastic Analysis","year":2000,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Pseudorandom number generator; Fault (geology); Markov chain; Algorithm; Computer science; Markov process; Pseudorandomness; Stuck-at fault; Fault detection and isolation; Mathematics; Statistics; Artificial intelligence","score_opus":0.18113956198271997,"score_gpt":0.3016059024174237,"score_spread":0.12046634043470372,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158218013","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01271227,0.000059998514,0.98639786,0.000046059664,0.00005182153,0.00030938163,0.000005062534,0.00024364368,0.00017391141],"genre_scores_gemma":[0.6357805,3.6190778e-7,0.3639873,0.00012188495,0.00003506846,0.000019016956,0.0000038307826,0.000010247557,0.000041805233],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985639,0.00010355271,0.00029796307,0.00044130228,0.00021881465,0.00037449357],"domain_scores_gemma":[0.99811774,0.0012140318,0.000114607574,0.00034555988,0.000118309086,0.00008972052],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007937902,0.00017057285,0.00027406722,0.0002652206,0.00038054094,0.00023870006,0.0004193762,0.000048859416,0.000016994913],"category_scores_gemma":[0.0005699221,0.00016654629,0.00019366149,0.0017555861,0.000024535302,0.0004225991,0.000024552155,0.00007984889,0.000026349646],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011305106,0.000023469092,0.0001723912,0.0000082598535,0.00007599295,0.0000035452947,0.00009739681,0.6707104,0.0010919152,0.0001057058,0.000040235023,0.32766956],"study_design_scores_gemma":[0.0005604263,0.000059732094,0.00040936464,0.000032884403,0.00020543044,0.000028704733,0.000003212725,0.9967815,0.00014919227,0.0015482896,0.000009996033,0.00021125932],"about_ca_topic_score_codex":0.000060030186,"about_ca_topic_score_gemma":0.000002507864,"teacher_disagreement_score":0.6230682,"about_ca_system_score_codex":0.000054930188,"about_ca_system_score_gemma":0.00009770531,"threshold_uncertainty_score":0.67915606},"labels":[],"label_agreement":null},{"id":"W2169402337","doi":"10.1155/2014/465907","title":"On the Use of an Algebraic Signature Analyzer for Mixed-Signal Systems Testing","year":2014,"lang":"en","type":"article","venue":"VLSI design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Spectrum analyzer; Signature (topology); Computer science; Logic analyzer; Radix (gastropod); Algebraic number; SIGNAL (programming language); Computer engineering; Cryptography; Algorithm; Coding (social sciences); Theoretical computer science; Arithmetic; Computer hardware; Mathematics","score_opus":0.10859457373587268,"score_gpt":0.24466832101335767,"score_spread":0.136073747277485,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169402337","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020383423,0.000041489107,0.97860086,0.00010370486,0.00018876043,0.00038520867,0.0000037502764,0.00014885899,0.00014392685],"genre_scores_gemma":[0.97465986,2.6979964e-7,0.024690224,0.00036518197,0.00015389828,0.000037485413,0.0000023954221,0.000018621482,0.000072055605],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99822724,0.0004322925,0.0003001897,0.00039826654,0.00030346416,0.0003385781],"domain_scores_gemma":[0.9933757,0.005485552,0.00022093081,0.0006073034,0.0002176318,0.000092851136],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013683336,0.00017875883,0.00023168992,0.00011913395,0.00025300024,0.00028578378,0.0008609213,0.00008979974,0.0000028833106],"category_scores_gemma":[0.0013293336,0.00012038565,0.000080161415,0.00053591264,0.000046080313,0.0003857456,0.000050917875,0.0001690421,0.000009105403],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000055313376,0.00025150614,0.0005867731,0.0001472108,0.00010249167,0.00001729446,0.00061311846,0.20023511,0.08367067,0.31969756,0.010449864,0.3842229],"study_design_scores_gemma":[0.0001812708,0.0004364193,0.0004742384,0.00012422791,0.000016884049,0.000013102877,0.000013373702,0.9905069,0.0028137534,0.0048208744,0.00041072417,0.0001882371],"about_ca_topic_score_codex":0.00003739034,"about_ca_topic_score_gemma":0.000001966598,"teacher_disagreement_score":0.95427644,"about_ca_system_score_codex":0.000019531415,"about_ca_system_score_gemma":0.00006203361,"threshold_uncertainty_score":0.49091843},"labels":[],"label_agreement":null},{"id":"W2176549292","doi":"10.1155/2001/17268","title":"Strain‐Dependence of Electron Transport in BulkSi and Deep‐Submicron MOSFETs","year":2001,"lang":"en","type":"article","venue":"VLSI design","topic":"Advancements in Semiconductor Devices and Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"MOSFET; Velocity saturation; Materials science; Saturation (graph theory); Condensed matter physics; Electron mobility; Electron; Monte Carlo method; Drift velocity; Saturation velocity; Electron transport chain; Saturation current; Substrate (aquarium); Strain (injury); Nanotechnology; Optoelectronics; Electrical engineering; Transistor; Physics; Chemistry; Engineering; Voltage","score_opus":0.017706339634550403,"score_gpt":0.2279449512627259,"score_spread":0.2102386116281755,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2176549292","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.81044024,0.0034285611,0.18373139,0.000008650431,0.00011523095,0.00035337737,0.000007783285,0.000104110375,0.0018106743],"genre_scores_gemma":[0.99675333,0.0015098708,0.0015604618,0.000022199762,0.00002325972,0.000016363005,0.0000051512643,0.0000300556,0.00007929807],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99904704,0.000022808325,0.00027879907,0.00020050826,0.00013675516,0.00031410973],"domain_scores_gemma":[0.9996849,0.0000425512,0.0000341997,0.0001656533,0.000017420365,0.000055312103],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019210325,0.00016067212,0.00020932654,0.00009381149,0.000019334993,0.000007713824,0.00013790492,0.00008366984,0.00006396965],"category_scores_gemma":[0.0000049304535,0.0001720436,0.000025366748,0.00020390963,0.00003594163,0.00018784292,0.0000042610327,0.00014649342,0.000005079596],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037683985,0.00006549827,0.0061127134,0.00012831412,0.000045414534,0.00008391208,0.00089595834,0.04207146,0.90118676,0.0005282326,0.00004126851,0.04880277],"study_design_scores_gemma":[0.005257865,0.0009235893,0.057254888,0.0005337142,0.00016518825,0.00034245095,0.0010598457,0.04869111,0.8628699,0.008429735,0.011944468,0.0025272302],"about_ca_topic_score_codex":0.000020100022,"about_ca_topic_score_gemma":0.000033367618,"teacher_disagreement_score":0.18631312,"about_ca_system_score_codex":0.000051241033,"about_ca_system_score_gemma":0.000015176846,"threshold_uncertainty_score":0.70157343},"labels":[],"label_agreement":null},{"id":"W2782719366","doi":"10.1155/2018/6153274","title":"First Steps in Creating Online Testable Reversible Sequential Circuits","year":2018,"lang":"en","type":"article","venue":"VLSI design","topic":"Quantum Computing Algorithms and Architecture","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Lethbridge","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Electronic circuit; Quantum dot cellular automaton; Sequential logic; Computer science; FLOPS; Quantum; Computer engineering; Logic gate; Algorithm; Electronic engineering; Parallel computing; Engineering; Electrical engineering","score_opus":0.035127033324592126,"score_gpt":0.2555582966352801,"score_spread":0.220431263310688,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2782719366","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06075036,0.0000796116,0.93679845,0.00043286599,0.0004267577,0.00019547406,0.0000032888695,0.0002281207,0.0010850794],"genre_scores_gemma":[0.67341715,0.0000058485075,0.32532007,0.00028221053,0.00046591373,0.0000049400746,0.0000024398726,0.000017207847,0.00048419746],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99848723,0.00011951384,0.00024324993,0.0004625992,0.00023402633,0.0004533745],"domain_scores_gemma":[0.9990635,0.00023752257,0.00008393561,0.00044797134,0.00007613759,0.00009095662],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005120493,0.00015987015,0.00018105161,0.00017845554,0.0002802283,0.00016140318,0.00074544945,0.000068587404,0.000027529875],"category_scores_gemma":[0.0001098787,0.00015024375,0.000043926393,0.00080057053,0.00006111432,0.00023352026,0.00023915674,0.00020367475,0.00006747046],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050140035,0.0015932977,0.0072392304,0.000277174,0.00013187011,0.0010075596,0.021885816,0.21648245,0.024187569,0.014524409,0.017617606,0.6950029],"study_design_scores_gemma":[0.00044803796,0.00027318395,0.0020475914,0.00015409783,0.000003783069,0.000042925247,0.000025025496,0.98930335,0.0031254436,0.0018239968,0.002504022,0.00024855492],"about_ca_topic_score_codex":0.00018471036,"about_ca_topic_score_gemma":0.00006814621,"teacher_disagreement_score":0.7728209,"about_ca_system_score_codex":0.00005791288,"about_ca_system_score_gemma":0.00011925166,"threshold_uncertainty_score":0.61267626},"labels":[],"label_agreement":null}]}