{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":746,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":746,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"18510ed790cd","filters":{"topic":"Advancements in PLL and VCO Technologies"}},"results":[{"id":"W2100965353","doi":"10.1109/tie.2004.825282","title":"A Magnitude/Phase-Locked Loop System Based on Estimation of Frequency and In-Phase/Quadrature-Phase Amplitudes","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Industrial Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":208,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; Control theory (sociology); PLL multibit; Robustness (evolution); Quadrature (astronomy); Phase noise; Electronic engineering; Amplitude; Frequency modulation; Computer science; Engineering; Bandwidth (computing); Physics; Telecommunications","authors":[{"name":"Masoud Karimi-Ghartemani","is_ca":true},{"name":"Houshang Karimi","is_ca":true},{"name":"Mohammad Reza Iravani","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02178274589004404,"gpt":0.2814964414128794,"spread":0.2597136955228354,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004920775,0.0003368948,0.0004393217,0.0004979921,0.0002333972,0.0008097443,0.0006456015,0.0005764114,0.00228587],"category_scores_gemma":[0.001377713,0.0002164582,0.0001894876,0.0003478301,0.0004235537,0.001099155,0.000374362,0.000551586,0.0009024737],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002323643,"about_ca_system_score_gemma":0.0003633475,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002717781,"about_ca_topic_score_gemma":0.0004487414,"domain_scores_codex":[0.9995428,0.00007689749,0.0000336986,0.0001282427,0.0001967639,0.00002162949],"domain_scores_gemma":[0.9995342,0.0001614201,0.00008508343,0.00005067093,0.0001418733,0.00002665702],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006034641,0.0001568111,0.00363363,0.0005812309,0.00007655265,0.0003447517,0.0002591272,0.01949739,0.3560248,0.038408,0.003834319,0.5765799],"study_design_scores_gemma":[0.0004376835,0.001863305,0.005165769,0.0001564895,0.0002631161,0.002420776,0.00009181479,0.6575214,0.2034655,0.01842159,0.1100091,0.0001835005],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01198823,0.0004103218,0.9818009,0.0001892701,0.0003428753,0.0001044171,0.00007097048,0.001217918,0.003875158],"genre_scores_gemma":[0.480279,0.0007278362,0.5116714,0.0003288258,0.0006744339,0.0002407017,0.0001897963,0.0001072591,0.005780764],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00228587,"threshold_uncertainty_score":0.007646978,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2164964876","doi":"10.1109/tcsii.2010.2043382","title":"A Brief Introduction to Time-to-Digital and Digital-to-Time Converters","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":171,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Converters; Field-programmable gate array; Electronic engineering; Robustness (evolution); Digital signal processing; Computer science; Time-to-digital converter; Electronic circuit; Engineering; Electrical engineering; Voltage; Computer hardware; Clock signal","authors":[{"name":"Gordon W. Roberts","is_ca":true},{"name":"Mohammad Ali-Bakhshian","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.005173164751363025,"gpt":0.191370219746058,"spread":0.1861970549946949,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003719444,0.0009786511,0.0006580054,0.001478681,0.0005256535,0.001904813,0.0009375674,0.001522379,0.02034883],"category_scores_gemma":[0.001083707,0.0004464353,0.0005179872,0.002496689,0.0006697071,0.002816513,0.000616864,0.002207696,0.01225954],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005406268,"about_ca_system_score_gemma":0.0004974451,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006594459,"about_ca_topic_score_gemma":0.000518715,"domain_scores_codex":[0.9994616,0.00006950329,0.00006775527,0.0001299951,0.000226259,0.00004482931],"domain_scores_gemma":[0.9995168,0.0002328662,0.00003681739,0.0000377992,0.0001503966,0.00002526456],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001552248,0.0001245112,0.0004215069,0.003944504,0.00003691646,0.0006117088,0.0003264501,0.003573591,0.01827996,0.1494178,0.08849301,0.7346148],"study_design_scores_gemma":[0.000004999616,0.0001000428,0.0002357356,0.0002811404,0.000008158836,0.0009345186,0.00004354731,0.001813683,0.001651593,0.02434923,0.9705492,0.00002827962],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"review","genre_gemma":"methods","genre_scores_codex":[0.00310039,0.4915348,0.3221588,0.003195648,0.01474461,0.0003138985,0.001239398,0.00135122,0.1623612],"genre_scores_gemma":[0.03758658,0.574237,0.1913752,0.005705523,0.02619095,0.0005193957,0.002129519,0.0004295102,0.1618263],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.02034883,"threshold_uncertainty_score":0.06807357,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2158959564","doi":"10.1109/tvlsi.2003.810787","title":"A digitally programmable delay element: design and analysis","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":168,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Delay calculation; Group delay and phase delay; Elmore delay; Delay-locked loop; Computer science; Electronic engineering; Propagation delay; Digital delay line; Electronic circuit; Static timing analysis; Delay line oscillator; Control theory (sociology); Engineering; Electrical engineering; Digital signal processing; Digital signal; Telecommunications; Phase-locked loop; Control (management)","authors":[{"name":"Mohammad Maymandi‐Nejad","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01251244688518255,"gpt":0.2259897415152469,"spread":0.2134772946300644,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002572158,0.0003939243,0.0003173644,0.0003819591,0.0002344161,0.0009389114,0.000848316,0.0008979758,0.002255433],"category_scores_gemma":[0.0005954723,0.0002648745,0.0002546294,0.0004629439,0.0003540588,0.0009384798,0.0002544008,0.0005490158,0.0009778654],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007808477,"about_ca_system_score_gemma":0.0005399586,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007402107,"about_ca_topic_score_gemma":0.0006760181,"domain_scores_codex":[0.9997767,0.00002524073,0.000009374166,0.00004735418,0.0001247143,0.00001672972],"domain_scores_gemma":[0.9998154,0.00005531259,0.0000295798,0.00001696043,0.00007395264,0.000008931717],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001431878,0.00009315905,0.001475402,0.001238113,0.00009962656,0.0003876222,0.0002621283,0.1368989,0.3006016,0.2180906,0.004438785,0.336271],"study_design_scores_gemma":[0.00005713,0.000593262,0.0008661016,0.0001674866,0.00008683665,0.001649808,0.00007010551,0.742708,0.11133,0.02103831,0.121365,0.0000678912],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007266538,0.00286988,0.9816969,0.000217951,0.0001004132,0.000121757,0.00005354492,0.0004020596,0.007270784],"genre_scores_gemma":[0.3946652,0.006411182,0.5801549,0.0002417857,0.0001732676,0.0004083326,0.0002008839,0.0001134787,0.017631],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002255433,"threshold_uncertainty_score":0.007545173,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2102674458","doi":"10.1109/tns.2007.903183","title":"A Fine Resolution TDC Architecture for Next Generation PET Imaging","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Nuclear Science","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":119,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Effective number of bits; CMOS; Least significant bit; Time-to-digital converter; Electronic engineering; Differential nonlinearity; Calibration; Linearity; Computer science; Physics; Engineering; Jitter; Clock signal","authors":[{"name":"Abdel Yousif","is_ca":true},{"name":"J.W. Haslett","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02519058125555801,"gpt":0.2576902721773037,"spread":0.2324996909217457,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000345205,0.0003088459,0.0002475041,0.0005171808,0.0002842046,0.0006303978,0.0008684393,0.0005987142,0.003629985],"category_scores_gemma":[0.000736789,0.0001700103,0.000167979,0.0005087485,0.0001927318,0.0008202055,0.0003133143,0.0006436111,0.00100384],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000631609,"about_ca_system_score_gemma":0.0007267635,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00112607,"about_ca_topic_score_gemma":0.002368508,"domain_scores_codex":[0.999746,0.00002312339,0.00001477525,0.00005237112,0.0001398368,0.00002391545],"domain_scores_gemma":[0.9996127,0.00006475673,0.00003726395,0.00005931009,0.0001933091,0.00003262324],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00029945,0.00007155997,0.001136151,0.0002388736,0.00002842981,0.0003612252,0.0000707368,0.007003121,0.6270139,0.01276641,0.0073662,0.343644],"study_design_scores_gemma":[0.0002172711,0.001605114,0.005126362,0.0001245827,0.0001401806,0.007494288,0.00009767246,0.2887398,0.5241966,0.008943859,0.1631442,0.0001700507],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03533851,0.002115671,0.9441239,0.0007552763,0.0003488622,0.000270974,0.0002917865,0.004870442,0.01188455],"genre_scores_gemma":[0.3218201,0.0007326204,0.6684242,0.0008092819,0.0001756949,0.0001897673,0.0005319679,0.0001227407,0.007193583],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003629985,"threshold_uncertainty_score":0.01214349,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2171277643","doi":"10.1109/tcsi.2002.808235","title":"A method to derive an equation for the oscillation frequency of a ring oscillator","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":112,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Oscillation (cell signaling); Ring oscillator; Mathematics; Ring (chemistry); Topology (electrical circuits); Characteristic equation; Mathematical analysis; Delay line oscillator; Control theory (sociology); Voltage-controlled oscillator; Physics; Differential equation; Computer science; Voltage; Quantum mechanics; Control (management)","authors":[{"name":"S. Docking","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03664010335656036,"gpt":0.2921161700906155,"spread":0.2554760667340551,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008044495,0.0007771775,0.000613857,0.001640891,0.000572444,0.0007667519,0.001233303,0.001176617,0.01118043],"category_scores_gemma":[0.002698909,0.0004444389,0.0009374826,0.0009197964,0.0004941146,0.001496575,0.000768732,0.002312723,0.00578551],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004950421,"about_ca_system_score_gemma":0.0009604251,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001366011,"about_ca_topic_score_gemma":0.001636453,"domain_scores_codex":[0.9994461,0.00009392525,0.00004421601,0.0001112717,0.000277319,0.00002716966],"domain_scores_gemma":[0.9992774,0.0003068506,0.00004305267,0.00006712029,0.0002881751,0.00001749746],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.00005023565,0.00008572701,0.0007344825,0.0008347893,0.00008254324,0.000503779,0.0005306704,0.05286555,0.07590459,0.4751484,0.01943307,0.3738263],"study_design_scores_gemma":[0.00007248287,0.0001624946,0.0005836753,0.0002290812,0.00007991599,0.001235354,0.00009732915,0.6196574,0.02308996,0.1154045,0.2392508,0.0001370027],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0005956538,0.0003161795,0.9951538,0.00008911163,0.0002375198,0.00004914556,0.0000685695,0.0001766613,0.00331335],"genre_scores_gemma":[0.02584395,0.001070052,0.9573356,0.0002314626,0.0002011755,0.0003569693,0.0001936429,0.0002937573,0.01447344],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.01118043,"threshold_uncertainty_score":0.03740227,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2113001378","doi":"10.1109/mwscas.2001.986202","title":"A new phase-locked loop (PLL) system","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":104,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; PLL multibit; Robustness (evolution); Control theory (sociology); Computer science; Realization (probability); Electronic engineering; Loop (graph theory); Amplitude; Phase noise; Engineering; Physics; Mathematics; Optics","authors":[{"name":"Masoud Karimi-Ghartemani","is_ca":true},{"name":"Mohammad Reza Iravani","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02000346347757051,"gpt":0.2263507136477444,"spread":0.2063472501701739,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002215389,0.0002203745,0.0003591868,0.0003156887,0.0002296089,0.0007705424,0.0005430758,0.0005559272,0.004638996],"category_scores_gemma":[0.0003836444,0.0001269929,0.0001728639,0.0002593263,0.0003059836,0.001220602,0.0005956287,0.0005279708,0.001593458],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000166088,"about_ca_system_score_gemma":0.0003182294,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001191126,"about_ca_topic_score_gemma":0.0001649665,"domain_scores_codex":[0.9996812,0.00003515441,0.00002003974,0.00008836309,0.0001509017,0.000024319],"domain_scores_gemma":[0.9998012,0.00003758953,0.00002749393,0.00002526285,0.00007657425,0.00003184822],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003725082,0.0001283683,0.0009951184,0.0005326965,0.00004819148,0.001036205,0.0001792451,0.007931275,0.5095743,0.07046919,0.0107478,0.3979852],"study_design_scores_gemma":[0.0002684913,0.001220945,0.002056397,0.0001127835,0.000167411,0.00746677,0.00007331413,0.1307871,0.1561393,0.01961857,0.6819534,0.0001354734],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04304049,0.003370834,0.9116225,0.0007113565,0.001423548,0.0001902902,0.0002714898,0.002775369,0.03659413],"genre_scores_gemma":[0.4724919,0.003049236,0.465349,0.001170405,0.00179233,0.0003186099,0.0005473367,0.0001236099,0.05515757],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004638996,"threshold_uncertainty_score":0.01551902,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2099361479","doi":"10.1109/tim.2011.2172999","title":"Derivation and Design of In-Loop Filters in Phase-Locked Loop Systems","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"","keywords":"Phase-locked loop; Control theory (sociology); Harmonics; PLL multibit; Loop (graph theory); Transfer function; Delay-locked loop; Electronic engineering; Filter (signal processing); Noise (video); Stationary Reference Frame; Computer science; Phase noise; Engineering; Mathematics","authors":[{"name":"Masoud Karimi-Ghartemani","is_ca":true},{"name":"S. Ali Khajehoddin","is_ca":false},{"name":"Praveen Jain","is_ca":true},{"name":"Alireza Bakhshai","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.09137532815439882,"gpt":0.2597303892565359,"spread":0.1683550611021371,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005494768,0.0007317753,0.0005965189,0.0004035597,0.0003445873,0.001081739,0.0007231265,0.0008510306,0.003482001],"category_scores_gemma":[0.001562893,0.0003617016,0.0003771082,0.0003421752,0.0003976594,0.0008303287,0.0005090454,0.001126768,0.001827326],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004621939,"about_ca_system_score_gemma":0.00057351,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006938802,"about_ca_topic_score_gemma":0.0006800564,"domain_scores_codex":[0.9996599,0.00008121457,0.00002416575,0.00004614704,0.0001688651,0.00001974604],"domain_scores_gemma":[0.9997209,0.00009929469,0.00003866062,0.00002158166,0.0001102971,0.000009432],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.00007827734,0.00008302825,0.0004837433,0.0007274493,0.00006607215,0.0003410648,0.0004404638,0.2250826,0.07144553,0.4456151,0.003806941,0.2518297],"study_design_scores_gemma":[0.00003004929,0.000174201,0.0003119249,0.0001168129,0.00003402356,0.0002881973,0.00005110378,0.8310166,0.02748253,0.08459334,0.05585969,0.00004156483],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001005603,0.000186193,0.9960682,0.00003569522,0.00004627056,0.00002100787,0.00001818828,0.00007228321,0.002546598],"genre_scores_gemma":[0.2275034,0.002968676,0.7549185,0.0002631408,0.000246206,0.0003573838,0.0001865805,0.000304954,0.01325115],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.003482001,"threshold_uncertainty_score":0.01164848,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2219472191","doi":"10.1109/ted.2015.2503718","title":"Recent Developments and Design Challenges of High-Performance Ring Oscillator CMOS Time-to-Digital Converters","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Electron Devices","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":97,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs; FedDev Ontario; Canada Foundation for Innovation; CMC Microsystems","keywords":"CMOS; Electronic engineering; Ring oscillator; Converters; Computer science; Noise (video); Phase noise; Time-to-digital converter; Dynamic range; Engineering; Electrical engineering; Jitter; Voltage; Artificial intelligence","authors":[{"name":"Cheng Zeng","is_ca":true},{"name":"Xiaoqing Zheng","is_ca":true},{"name":"M. Jamal Deen","is_ca":true},{"name":"Hao Peng","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02350547789907072,"gpt":0.2225759626234851,"spread":0.1990704847244143,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00190661,0.0004445886,0.000510317,0.0006215163,0.0002552528,0.001888313,0.001463178,0.0010556,0.002683413],"category_scores_gemma":[0.002073081,0.0003826,0.0003101755,0.0008707507,0.0004537613,0.002196182,0.0004729308,0.0011315,0.001447432],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008345676,"about_ca_system_score_gemma":0.0006196405,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004222128,"about_ca_topic_score_gemma":0.0004033614,"domain_scores_codex":[0.9991494,0.0001178272,0.00007052402,0.0001757372,0.0004248529,0.00006166785],"domain_scores_gemma":[0.9986696,0.0004791741,0.000144902,0.0001103972,0.0005224117,0.00007355725],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002773126,0.0001122184,0.001391112,0.002616231,0.00007225246,0.0004587056,0.0004559411,0.01845871,0.2135924,0.1116176,0.005550839,0.6453967],"study_design_scores_gemma":[0.00008501211,0.001855476,0.001533268,0.0005884724,0.0002107886,0.003951678,0.0003278051,0.1322614,0.1961065,0.02430155,0.6385862,0.0001919622],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04923087,0.2950238,0.599,0.00502077,0.001318158,0.0001932204,0.0001659773,0.001073005,0.0489742],"genre_scores_gemma":[0.4676332,0.1572238,0.3459445,0.001622648,0.002009919,0.0002046433,0.000269314,0.0002037442,0.0248882],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002683413,"threshold_uncertainty_score":0.0100832,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2585026918","doi":"10.1109/tmtt.2016.2647698","title":"A 28-GHz Quadrature Fractional-N Frequency Synthesizer for 5G Transceivers With Less Than 100-fs Jitter Based on Cascaded PLL Architecture","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Microwave Theory and Techniques","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":95,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; Samsung; Alberta Innovates - Technology Futures","keywords":"Phase-locked loop; PLL multibit; Phase noise; Jitter; Electronic engineering; CMOS; dBc; Quadrature (astronomy); Frequency synthesizer; Transceiver; Physics; Engineering","authors":[{"name":"Waleed El-Halwagy","is_ca":true},{"name":"Amlan Nag","is_ca":true},{"name":"Philip Hisayasu","is_ca":false},{"name":"Farshid Aryanfar","is_ca":false},{"name":"Pedram Mousavi","is_ca":true},{"name":"Masum Hossain","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01283329424077095,"gpt":0.2441681670631476,"spread":0.2313348728223766,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002489205,0.0003674881,0.0002641515,0.0003841739,0.0003408635,0.0003591551,0.000773214,0.0003736836,0.001992918],"category_scores_gemma":[0.0003212684,0.0001835671,0.0002635452,0.0002572322,0.0001834138,0.000489943,0.000205045,0.0002794978,0.000459919],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005282109,"about_ca_system_score_gemma":0.0003909742,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005721549,"about_ca_topic_score_gemma":0.00228522,"domain_scores_codex":[0.999728,0.00002705784,0.00001322033,0.00006940687,0.0001332486,0.00002900196],"domain_scores_gemma":[0.9998583,0.0000299956,0.00003801738,0.0000193062,0.00004315479,0.00001127697],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002599074,0.00008444583,0.00132649,0.000146331,0.00003273282,0.0003074928,0.00007811751,0.006923938,0.8592272,0.007537828,0.001403252,0.1226723],"study_design_scores_gemma":[0.0002296872,0.002565733,0.005295724,0.00006140172,0.000203712,0.002767988,0.00005589933,0.2386378,0.681661,0.002923514,0.06549502,0.00010242],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2605017,0.002043191,0.71631,0.0004297338,0.0002556349,0.0002371555,0.0001808298,0.002163448,0.01787829],"genre_scores_gemma":[0.8251038,0.00048648,0.169743,0.0001535635,0.000148529,0.00005424481,0.0001364719,0.00005318203,0.004120764],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001992918,"threshold_uncertainty_score":0.006666958,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1979486444","doi":"10.1109/isscc.2010.5433972","title":"A 40GS/s 6b ADC in 65nm CMOS","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":89,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Effective number of bits; CMOS; Successive approximation ADC; Offset (computer science); Electronic engineering; Chip; Converters; Low-power electronics; Computer science; Electrical engineering; Power (physics); Engineering; Power consumption; Voltage; Capacitor; Physics","authors":[{"name":"Yuriy Greshishchev","is_ca":true},{"name":"Jeorge Aguirre","is_ca":true},{"name":"Marinette Besson","is_ca":true},{"name":"Robert Gibbins","is_ca":true},{"name":"Chris Falt","is_ca":true},{"name":"Philip Flemke","is_ca":true},{"name":"Naim Ben‐Hamida","is_ca":true},{"name":"D. Pollex","is_ca":true},{"name":"Peter Schvan","is_ca":true},{"name":"Shing-Chi Wang","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.00285756631303517,"gpt":0.19523387920958,"spread":0.1923763128965448,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003957738,0.0005145579,0.0004301589,0.0008617123,0.0006219958,0.00108801,0.0005818565,0.0008903061,0.02159642],"category_scores_gemma":[0.0007449924,0.000434615,0.0002095182,0.0006565145,0.000311619,0.001403553,0.0006014339,0.0008186509,0.009566295],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007396872,"about_ca_system_score_gemma":0.001220223,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.004379434,"about_ca_topic_score_gemma":0.008108567,"domain_scores_codex":[0.9990461,0.00005474268,0.00005644959,0.0001996616,0.0004729777,0.0001700161],"domain_scores_gemma":[0.9996779,0.00005553113,0.00004211271,0.0000473197,0.0001206138,0.00005659734],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000630108,0.0001078862,0.001251005,0.0005067161,0.00004428456,0.0004249159,0.0002814268,0.004377278,0.7158104,0.01704045,0.01598505,0.2435405],"study_design_scores_gemma":[0.0002875908,0.001055809,0.002855304,0.0003077273,0.0001061816,0.002167633,0.0002657184,0.04752926,0.5353696,0.008920622,0.4010012,0.0001332609],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2810257,0.006721549,0.526213,0.003575217,0.001624343,0.0007797951,0.003649603,0.03706103,0.1393497],"genre_scores_gemma":[0.5976135,0.002271509,0.3200152,0.0007650665,0.0002390196,0.0002156045,0.00190805,0.0004096183,0.07656237],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.02159642,"threshold_uncertainty_score":0.07224727,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2151659230","doi":"10.1109/jssc.2010.2076591","title":"A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter","year":2010,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":88,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"TDC Research","keywords":"Time-to-digital converter; Phase noise; Electronic engineering; Vernier scale; CMOS; Phase-locked loop; Chip; Electrical engineering; Frequency synthesizer; Bandwidth (computing); Computer science; Engineering; Jitter; Physics; Telecommunications; Optics; Clock signal","authors":[{"name":"Takashi Tokairin","is_ca":false},{"name":"Mitsuji Okada","is_ca":false},{"name":"Masaki Kitsunezuka","is_ca":false},{"name":"Tadashi Maeda","is_ca":false},{"name":"M. Fukaishi","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.008128948042326991,"gpt":0.236324029248052,"spread":0.228195081205725,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003407662,0.0004872469,0.0006824535,0.0005347031,0.0002951763,0.0005852596,0.0009511876,0.0006331327,0.003932307],"category_scores_gemma":[0.0005321233,0.0003194173,0.000260279,0.0004137003,0.0001745665,0.0005351752,0.0002777885,0.0005286492,0.001530844],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003735173,"about_ca_system_score_gemma":0.000525801,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003772822,"about_ca_topic_score_gemma":0.0007343765,"domain_scores_codex":[0.9995251,0.00005478407,0.00002957319,0.0001303678,0.0002155427,0.00004473973],"domain_scores_gemma":[0.999676,0.00007303016,0.00004565349,0.00005384213,0.0001144225,0.00003714003],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003791745,0.0001899853,0.001088428,0.0002551145,0.00004674467,0.0004140952,0.0001066586,0.001798204,0.8884018,0.00283463,0.002958424,0.1015268],"study_design_scores_gemma":[0.0004061352,0.002560016,0.005092353,0.00005991272,0.0001553677,0.0046308,0.00005145802,0.04664517,0.8712015,0.0008591851,0.06821353,0.0001244163],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2462852,0.001472811,0.7156157,0.0007690045,0.000697879,0.0006649169,0.001040651,0.01296194,0.02049193],"genre_scores_gemma":[0.6991003,0.0003470571,0.2829222,0.000506776,0.0002346304,0.0002927259,0.0005740991,0.000298493,0.01572375],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003932307,"threshold_uncertainty_score":0.01315486,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2168901237","doi":"10.1109/mdt.2004.34","title":"Jitter models for the design and test of Gbps-speed serial interconnects","year":2004,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":85,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"University of British Columbia","keywords":"Jitter; Bit error rate; Computer science; Gigabit; Serial communication; Noise (video); Electronic engineering; Computer hardware; Engineering; Telecommunications; Decoding methods","authors":[{"name":"Ning Ou","is_ca":true},{"name":"T. Farahmand","is_ca":true},{"name":"A. Kuo","is_ca":true},{"name":"S. Tabatabaei","is_ca":true},{"name":"A. Ivanov","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0395368072549954,"gpt":0.2375596827076595,"spread":0.1980228754526641,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00178155,0.001614254,0.0009236042,0.001377946,0.0005625322,0.001087201,0.001686915,0.0009881797,0.001629939],"category_scores_gemma":[0.006164406,0.0006168992,0.0008630591,0.0008597543,0.0006915996,0.001270068,0.0007239839,0.0009605881,0.0006637868],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001600393,"about_ca_system_score_gemma":0.001182164,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.004842605,"about_ca_topic_score_gemma":0.003188301,"domain_scores_codex":[0.9979925,0.0004408092,0.000108072,0.0001642279,0.001109583,0.0001847998],"domain_scores_gemma":[0.9976274,0.001226863,0.0004818695,0.0002339608,0.0003707448,0.00005911659],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003681853,0.00001789989,0.0004793236,0.00004104972,0.00001640144,0.00004026054,0.00002285112,0.9721415,0.002143079,0.01427604,0.0003202452,0.01046447],"study_design_scores_gemma":[0.000005982334,0.00003812303,0.0001050699,0.000009588595,0.00001327776,0.00002116977,0.000002819975,0.9910541,0.001448083,0.006375831,0.0009215346,0.000004483724],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.009150851,0.0009857016,0.9854812,0.0001113364,0.00005084348,0.00007814211,0.0001083511,0.0008093499,0.00322425],"genre_scores_gemma":[0.7137551,0.003939715,0.2692564,0.0003281703,0.0003092614,0.0007816312,0.0007103477,0.0004808863,0.01043842],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004842605,"threshold_uncertainty_score":0.01161176,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2100403807","doi":"10.1109/jssc.2014.2374176","title":"A 40 Gb/s Serial Link Transceiver in 28 nm CMOS Technology","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":85,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"SerDes; Jitter; Transceiver; CMOS; Computer science; Phase-locked loop; Chip; Intersymbol interference; Serial communication; Clock recovery; Electronic engineering; Channel (broadcasting); Frequency offset; Bandwidth (computing); Computer hardware; Engineering; Telecommunications; Clock signal; Orthogonal frequency-division multiplexing","authors":[{"name":"Reza Navid","is_ca":false},{"name":"E-Hung Chen","is_ca":false},{"name":"Masum Hossain","is_ca":true},{"name":"Brian Leibowitz","is_ca":false},{"name":"Jihong Ren","is_ca":false},{"name":"Chuen-Huei Adam Chou","is_ca":false},{"name":"Barry Daly","is_ca":false},{"name":"Marko Aleksic","is_ca":false},{"name":"Bruce Su","is_ca":false},{"name":"Simon Li","is_ca":false},{"name":"Makarand Shirasgaonkar","is_ca":false},{"name":"Fred Heaton","is_ca":false},{"name":"Jared Zerbe","is_ca":false},{"name":"J.C. Eble","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01214572694136371,"gpt":0.2452682738253764,"spread":0.2331225468840127,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001334896,0.0003858182,0.0003155723,0.0004141402,0.0002486792,0.0003834279,0.0005234682,0.0002681728,0.01047587],"category_scores_gemma":[0.0001822578,0.000224654,0.0001315481,0.0003755,0.0001551126,0.0004502632,0.0002669053,0.0003110016,0.005301173],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005424768,"about_ca_system_score_gemma":0.0007874348,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000885302,"about_ca_topic_score_gemma":0.001334476,"domain_scores_codex":[0.999826,0.00001617381,0.00001135347,0.00003170897,0.00008495022,0.00002983225],"domain_scores_gemma":[0.9999272,0.00001021831,0.00001484516,0.000009123469,0.0000298041,0.0000088069],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001819717,0.0001377137,0.001212333,0.0006017297,0.00004356746,0.000737332,0.0002077312,0.00478175,0.8487673,0.01131835,0.02016629,0.111844],"study_design_scores_gemma":[0.00023873,0.001713877,0.002919741,0.00009516143,0.00009137335,0.002237665,0.000169088,0.02720559,0.4300171,0.00225027,0.5329848,0.0000765763],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.3930031,0.003154947,0.376094,0.001580217,0.0007441086,0.001863359,0.004352241,0.02489061,0.1943174],"genre_scores_gemma":[0.5539348,0.00245518,0.3258873,0.0006876399,0.0001991843,0.0008733281,0.003705772,0.0005220757,0.1117348],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.01047587,"threshold_uncertainty_score":0.03504527,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2290610940","doi":"10.1109/tbcas.2015.2434957","title":"A Low-Power Gateable Vernier Ring Oscillator Time-to-Digital Converter for Biomedical Imaging Applications","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Biomedical Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":82,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Hamilton Health Sciences; McMaster University","funders":"","keywords":"Vernier scale; Ring oscillator; Integral nonlinearity; Time-to-digital converter; Differential nonlinearity; Ring (chemistry); CMOS; Chip; Power (physics); Resolution (logic); Calibration; Electronic engineering; Computer science; Electrical engineering; Physics; Electronic circuit; Voltage; Engineering; Optics; Converters; Artificial intelligence","authors":[{"name":"Cheng Zeng","is_ca":true},{"name":"M. Jamal Deen","is_ca":true},{"name":"Hao Peng","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01524561984638931,"gpt":0.2326901157933464,"spread":0.2174444959469571,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003086893,0.0002546379,0.0003538108,0.0004234599,0.0002081137,0.0008032898,0.001050286,0.0006033821,0.002875246],"category_scores_gemma":[0.0005396593,0.0001862489,0.0001992777,0.0005595824,0.0002159432,0.000711633,0.0002540108,0.0005937229,0.0006733994],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003430221,"about_ca_system_score_gemma":0.0003997135,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002676047,"about_ca_topic_score_gemma":0.0007980966,"domain_scores_codex":[0.9997341,0.00002494722,0.00001269321,0.00006529727,0.0001431107,0.00001981349],"domain_scores_gemma":[0.9996825,0.00009840147,0.00004951005,0.00004098535,0.00009311997,0.0000355078],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002160389,0.00005601414,0.000638443,0.0003056207,0.00002795947,0.0003135015,0.00005424258,0.001098146,0.8206228,0.00455768,0.001968706,0.1701409],"study_design_scores_gemma":[0.0001100021,0.001213239,0.003200891,0.00006240417,0.0001336247,0.005748473,0.00005818034,0.05427978,0.8485285,0.001333319,0.08522208,0.0001095882],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1341498,0.0105597,0.8342225,0.0008324358,0.000946986,0.0003386753,0.0004768504,0.003232662,0.01524027],"genre_scores_gemma":[0.5899045,0.002963143,0.3934619,0.000787578,0.00034192,0.00011581,0.0003835038,0.0001485249,0.01189315],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002875246,"threshold_uncertainty_score":0.00961864,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1826188091","doi":"10.1109/iscas.2006.1693099","title":"A CMOS Integrated Linear Voltage-to-Pulse-Delay-Time Converter for Time Based Analog-to-Digital Converters","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":75,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"CMOS; Voltage; Inverter; Converters; Integrating ADC; Electronic engineering; Computer science; Time-to-digital converter; Pulse-width modulation; Power (physics); Electrical engineering; Voltage source; Engineering; Clock signal; Physics; Negative impedance converter","authors":[{"name":"H. Pekau","is_ca":true},{"name":"Adil Yousif","is_ca":true},{"name":"J.W. Haslett","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006020081422505272,"gpt":0.2096276459089204,"spread":0.2036075644864151,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002833147,0.0003451773,0.0003757895,0.0003905564,0.0003088241,0.0009405494,0.001082179,0.0005594109,0.00348267],"category_scores_gemma":[0.0006358603,0.0002816965,0.0002647112,0.0005341687,0.000209396,0.0007624991,0.0002619692,0.0006257494,0.00126108],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007107726,"about_ca_system_score_gemma":0.0007970986,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007906088,"about_ca_topic_score_gemma":0.00165051,"domain_scores_codex":[0.9995395,0.00003347172,0.00002319994,0.00008253867,0.0002787219,0.00004262635],"domain_scores_gemma":[0.9996718,0.0000669275,0.0000343305,0.00002674039,0.0001723897,0.0000278193],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000264707,0.0001271128,0.001038682,0.0003757995,0.00005013714,0.0003182455,0.00009677283,0.004912562,0.7219846,0.0130228,0.00468373,0.2531248],"study_design_scores_gemma":[0.0001766705,0.00213237,0.002602277,0.00009620555,0.0002035281,0.003153594,0.00004485303,0.1540444,0.7332935,0.002711669,0.1014393,0.000101635],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04442657,0.002801386,0.9297239,0.0004445152,0.0006893272,0.0002393456,0.0002886197,0.004993175,0.01639321],"genre_scores_gemma":[0.4760029,0.001363631,0.5031452,0.0005353508,0.0002927194,0.0001504359,0.0002892287,0.0001163275,0.0181042],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00348267,"threshold_uncertainty_score":0.01165068,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2079016261","doi":"10.1109/jssc.2003.822896","title":"A 2.4-GHz Ring-Oscillator-Based CMOS Frequency Synthesizer With a Fractional Divider Dual-PLL Architecture","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":64,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Phase noise; dBc; PLL multibit; Ring oscillator; Frequency synthesizer; Voltage-controlled oscillator; Frequency divider; CMOS; Chip; Electrical engineering; Frequency multiplier; Electronic engineering; Physics; Engineering; Voltage","authors":[{"name":"K.L. Lee","is_ca":false},{"name":"Bosco Leung","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01292243431477897,"gpt":0.236957944838409,"spread":0.2240355105236301,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001480852,0.0002961431,0.0004333098,0.0004073719,0.0002753384,0.0004285525,0.0005563481,0.0004213859,0.002037695],"category_scores_gemma":[0.0003004777,0.0002372079,0.0002440175,0.0002183332,0.0001789022,0.0004005511,0.0002033118,0.0002802035,0.000698442],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003558606,"about_ca_system_score_gemma":0.0003966319,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004104874,"about_ca_topic_score_gemma":0.000937407,"domain_scores_codex":[0.9997712,0.00002608412,0.00001549772,0.00007508104,0.00008019377,0.00003192618],"domain_scores_gemma":[0.9998593,0.00002410115,0.00003359633,0.00002030674,0.00004497564,0.00001769241],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002563932,0.00006627992,0.0008606195,0.0001332289,0.00003574394,0.000273331,0.00006479389,0.004868235,0.8910191,0.004522843,0.001392166,0.09650721],"study_design_scores_gemma":[0.0003054463,0.001673453,0.003260279,0.00003584997,0.0001691026,0.003071028,0.00003618384,0.09483942,0.8310273,0.00133604,0.06415112,0.00009479863],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3514754,0.002067565,0.6144279,0.0005759335,0.000406197,0.0002759642,0.0004809707,0.006150739,0.02413922],"genre_scores_gemma":[0.6962914,0.0003556645,0.293864,0.0002287861,0.0001583793,0.0001065036,0.0002809197,0.0000727102,0.008641721],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002037695,"threshold_uncertainty_score":0.006816804,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2128446766","doi":"10.1109/tcsii.2006.883103","title":"A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur Reduction","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":63,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"dBc; Frequency multiplier; Phase noise; Jitter; CMOS; Voltage-controlled oscillator; Multiplier (economics); Frequency offset; Phase-locked loop; Electrical engineering; Electronic engineering; Physics; Computer science; Engineering; Voltage; Orthogonal frequency-division multiplexing","authors":[{"name":"Qingjin Du","is_ca":true},{"name":"Jingcheng Zhuang","is_ca":true},{"name":"Tad Kwasniewski","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01827238323677546,"gpt":0.2384945336597722,"spread":0.2202221504229967,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002601093,0.0003341798,0.000303528,0.0005137812,0.0002652065,0.0003888276,0.0009321758,0.0003175375,0.002198795],"category_scores_gemma":[0.0004291491,0.0002102965,0.0001424101,0.000383037,0.00021915,0.0004103993,0.0002442617,0.0003981522,0.0007989171],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000327893,"about_ca_system_score_gemma":0.0003289855,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000195504,"about_ca_topic_score_gemma":0.0005287517,"domain_scores_codex":[0.999721,0.00004200318,0.00001355081,0.0000647288,0.0001227621,0.00003588415],"domain_scores_gemma":[0.9997221,0.00005815692,0.00007614619,0.00003642638,0.00008026719,0.00002682301],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003318634,0.00006912521,0.001175728,0.0002970518,0.00002609185,0.0003297611,0.00009866344,0.0009697933,0.8487059,0.002537204,0.00129594,0.1441629],"study_design_scores_gemma":[0.0001977042,0.001886647,0.003167706,0.00003782592,0.00008751702,0.002915211,0.00002993521,0.02718457,0.919502,0.0005121404,0.04442974,0.00004900381],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.3216865,0.002629701,0.6523234,0.000707056,0.0004259024,0.0003550293,0.0004539266,0.004390167,0.0170283],"genre_scores_gemma":[0.7655455,0.0004633241,0.2252774,0.0003003104,0.000193928,0.0001321289,0.0001901676,0.00008687133,0.007810287],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.002198795,"threshold_uncertainty_score":0.00735569,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2115194774","doi":"10.1109/jssc.2003.822778","title":"An Analytical Equation for the Oscillation Frequency of High-Frequency Ring Oscillators","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":61,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Oscillation (cell signaling); Parasitic extraction; Ring (chemistry); Ring oscillator; Physics; Range (aeronautics); Control theory (sociology); Mathematics; Mathematical analysis; CMOS; Materials science; Computer science; Optoelectronics; Chemistry","authors":[{"name":"S. Docking","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03518847619314647,"gpt":0.2932027764459249,"spread":0.2580143002527784,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004315817,0.0005594549,0.0004538158,0.0008363899,0.000473713,0.0006145168,0.0008960343,0.001149987,0.005957329],"category_scores_gemma":[0.002348715,0.000320719,0.0005636184,0.0007969721,0.0004207373,0.001410496,0.0004645404,0.001106925,0.003317841],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008465617,"about_ca_system_score_gemma":0.000659508,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001435866,"about_ca_topic_score_gemma":0.001683031,"domain_scores_codex":[0.9995657,0.00005245944,0.00002328708,0.00007762302,0.0002448876,0.00003614246],"domain_scores_gemma":[0.9994045,0.0001906405,0.00005971246,0.00003942569,0.0002908428,0.00001483963],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.00006463629,0.00007514642,0.001346384,0.0005080146,0.00005379068,0.0008853775,0.000693645,0.223913,0.1477811,0.3718326,0.0138505,0.2389958],"study_design_scores_gemma":[0.00002563733,0.00006765368,0.001009991,0.000127889,0.00003050304,0.001062068,0.00008155005,0.8573281,0.01596834,0.06000818,0.06422806,0.00006203806],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00532245,0.001289327,0.9784787,0.0003776091,0.0002579762,0.00005180845,0.0001217686,0.0003807373,0.01371969],"genre_scores_gemma":[0.3291529,0.004513966,0.6100771,0.0006403411,0.0003388058,0.0003258234,0.0004172373,0.0003689881,0.05416485],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.005957329,"threshold_uncertainty_score":0.01992929,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1985574186","doi":"10.1109/tcsii.2014.2362715","title":"Truly Random Number Generator Based on a Ring Oscillator Utilizing Last Passage Time","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":60,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"National Institute of Standards and Technology; CMC Microsystems","keywords":"Jitter; Ring oscillator; Phase noise; Random number generation; Voltage-controlled oscillator; Randomness tests; NIST; CMOS; Computer science; Randomness; Electronic engineering; Electrical engineering; Voltage; Engineering; Mathematics; Statistics","authors":[{"name":"Stewart Robson","is_ca":true},{"name":"Bosco Leung","is_ca":true},{"name":"Guang Gong","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01201091583298698,"gpt":0.2154116592969984,"spread":0.2034007434640115,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004909194,0.0002792099,0.0003292195,0.0002738731,0.0001784897,0.0003656067,0.0007013421,0.0003378862,0.00112252],"category_scores_gemma":[0.0008473433,0.0001651599,0.0002235756,0.0002345,0.0002717923,0.0004615251,0.000235002,0.0003681219,0.0003415411],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003414754,"about_ca_system_score_gemma":0.0002887966,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000279026,"about_ca_topic_score_gemma":0.0004394894,"domain_scores_codex":[0.9994627,0.0001395671,0.00003234812,0.000115078,0.0002043363,0.00004599612],"domain_scores_gemma":[0.9996685,0.0001268183,0.00006225921,0.00005237515,0.00007289233,0.00001724453],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003756484,0.0001028832,0.002097476,0.0005824947,0.00009506461,0.0007681384,0.000184386,0.1052491,0.6865538,0.08059274,0.002928382,0.12047],"study_design_scores_gemma":[0.000082915,0.0008122661,0.001144369,0.0000351729,0.00005616509,0.0008344025,0.0000138755,0.7274143,0.242106,0.004590501,0.0228327,0.00007727437],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05315531,0.0006462008,0.937951,0.0001691009,0.0001985873,0.0002962053,0.000203044,0.001779798,0.005600718],"genre_scores_gemma":[0.5796793,0.0003592508,0.4161467,0.0001395163,0.00005738695,0.0002838979,0.0001818425,0.00008898952,0.003063149],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00112252,"threshold_uncertainty_score":0.003755271,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1966954653","doi":"10.1109/jssc.2014.2348556","title":"A 4–32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":59,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"International Business Machines Corporation; Intel Corporation","keywords":"CMOS; Transmitter; Channel (broadcasting); Jitter; Transceiver; Computer science; Equalization (audio); Electronic engineering; Electrical engineering; Telecommunications; Engineering","authors":[{"name":"Tawfiq Musah","is_ca":false},{"name":"James Jaussi","is_ca":false},{"name":"Ganesh Balamurugan","is_ca":false},{"name":"Sami Hyvonen","is_ca":false},{"name":"Tzu-Chien Hsueh","is_ca":false},{"name":"Gokce Keskin","is_ca":false},{"name":"Sudip Shekhar","is_ca":true},{"name":"Joseph Kennedy","is_ca":false},{"name":"Shreyas Sen","is_ca":false},{"name":"Rajesh Inti","is_ca":false},{"name":"Mozhgan Mansuri","is_ca":false},{"name":"Michael Leddige","is_ca":false},{"name":"Bryce Horine","is_ca":false},{"name":"Clark Roberts","is_ca":false},{"name":"Randy Mooney","is_ca":false},{"name":"Bryan Casper","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.008782161097100555,"gpt":0.23648715193962,"spread":0.2277049908425194,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000269658,0.0003514054,0.0002660544,0.0003599471,0.0004897535,0.0007404975,0.0008412368,0.0007276068,0.003675539],"category_scores_gemma":[0.0002731427,0.0002737754,0.0002940965,0.0002670932,0.0001824277,0.0005906859,0.0005039352,0.0004603511,0.00193205],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004985425,"about_ca_system_score_gemma":0.0005712743,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001130675,"about_ca_topic_score_gemma":0.002857745,"domain_scores_codex":[0.9996799,0.00003583969,0.00001318834,0.00007074203,0.0001301433,0.00007010127],"domain_scores_gemma":[0.9997932,0.00003435098,0.00005160727,0.00002986919,0.00007068423,0.00002032765],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000266301,0.0001419974,0.001735389,0.0002463887,0.00005533901,0.0005484255,0.0002293283,0.004921614,0.8789333,0.004501966,0.003086633,0.1053333],"study_design_scores_gemma":[0.0001441077,0.002079171,0.00383606,0.00009220607,0.0001073473,0.002062442,0.0001281622,0.05394919,0.8413189,0.001180895,0.09499421,0.0001073725],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.543669,0.001728565,0.4090801,0.0006007657,0.0002869962,0.0004440126,0.0005083014,0.004979784,0.03870245],"genre_scores_gemma":[0.7140261,0.0004740591,0.2658325,0.0002433839,0.0001157423,0.0001998586,0.0003056919,0.0001361061,0.01866653],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.003675539,"threshold_uncertainty_score":0.01229596,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2050607432","doi":"10.1109/4.845188","title":"Differential CMOS circuits for 622-MHz/933-MHz clock and data recovery applications","year":2000,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":58,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Phase-locked loop; Ring oscillator; Electronic engineering; Computer science; Electronic circuit; CPU multiplier; Filter (signal processing); Chip; Controller (irrigation); Clock skew; Clock signal; Electrical engineering; Engineering","authors":[{"name":"H. Djahanshahi","is_ca":false},{"name":"C.A.T. Salama","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03435196677715407,"gpt":0.2924389003723104,"spread":0.2580869335951563,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001542527,0.0003639759,0.0001619701,0.0002174397,0.000273169,0.0005226705,0.0006668904,0.0003690624,0.008663576],"category_scores_gemma":[0.000636505,0.0001748357,0.0001900467,0.0003018323,0.0001731215,0.0005975736,0.0002996689,0.0004046242,0.001515791],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004435794,"about_ca_system_score_gemma":0.0003246772,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004984114,"about_ca_topic_score_gemma":0.001259142,"domain_scores_codex":[0.9997891,0.00002651411,0.00001270604,0.00003676534,0.0001019523,0.00003303904],"domain_scores_gemma":[0.9997584,0.00006696778,0.00003058168,0.00003660688,0.00009529794,0.00001205522],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003431477,0.00007092911,0.00106781,0.0005103754,0.00004640346,0.0002820152,0.0001929308,0.007439048,0.5995362,0.02933276,0.007156397,0.3540221],"study_design_scores_gemma":[0.0002059819,0.001433023,0.004047318,0.0001904908,0.0002368187,0.003181162,0.0001289743,0.08351903,0.5360183,0.01495608,0.3559872,0.00009564911],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08341011,0.007072658,0.8661327,0.0006116834,0.0004714422,0.0002895538,0.0006502812,0.004802811,0.03655877],"genre_scores_gemma":[0.6660808,0.002106505,0.3144588,0.0007918056,0.0001598201,0.0001992851,0.0006676321,0.0002240162,0.01531128],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.008663576,"threshold_uncertainty_score":0.02898252,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2166155244","doi":"10.1109/jssc.2013.2259031","title":"A Digital Phase-Locked Loop With Calibrated Coarse and Stochastic Fine TDC","year":2013,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":56,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Loop (graph theory); Phase-locked loop; Phase (matter); Computer science; Materials science; Physics; Mathematics","authors":[{"name":"Amer Samarah","is_ca":true},{"name":"Anthony Chan Carusone","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01253014514547824,"gpt":0.2378546619340376,"spread":0.2253245167885594,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000505183,0.0003823686,0.000469953,0.0005533037,0.000469511,0.000848875,0.001031575,0.0007912521,0.002807753],"category_scores_gemma":[0.001342637,0.0002864542,0.0002596554,0.0005374936,0.0003536273,0.0006805968,0.0004683575,0.0006277229,0.0008499966],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006100848,"about_ca_system_score_gemma":0.0008016396,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008262065,"about_ca_topic_score_gemma":0.001398141,"domain_scores_codex":[0.9989486,0.0001242519,0.00005285699,0.0003219857,0.0004691768,0.00008310554],"domain_scores_gemma":[0.999458,0.0001535163,0.00007775409,0.0001129832,0.0001590161,0.00003868936],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0008275814,0.0003323711,0.003214324,0.0003136389,0.00008104705,0.0004470325,0.0002608246,0.02349238,0.597219,0.01305504,0.004199488,0.3565574],"study_design_scores_gemma":[0.0008176841,0.002998294,0.004840768,0.0001061477,0.0001751739,0.002887103,0.00006081512,0.4859739,0.4381969,0.007037557,0.05668235,0.0002233611],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07952299,0.0004493821,0.9024895,0.0005041995,0.0003151094,0.000397888,0.0002750764,0.006438517,0.009607302],"genre_scores_gemma":[0.7191842,0.0001109581,0.2749539,0.0005184465,0.0001429742,0.0002099367,0.0001733357,0.0001219542,0.00458432],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002807753,"threshold_uncertainty_score":0.009392917,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2525320820","doi":"10.1109/jssc.2016.2602224","title":"A 20 Gb/s CMOS Optical Receiver With Limited-Bandwidth Front End and Local Feedback IIR-DFE","year":2016,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":55,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Fujitsu","keywords":"Transimpedance amplifier; Intersymbol interference; CMOS; Bandwidth (computing); Electronic engineering; Front and back ends; Photodiode; Bandwidth extension; Analog front-end; Electrical engineering; Computer science; Engineering; Amplifier; Physics; Operational amplifier; Telecommunications; Optoelectronics; Channel (broadcasting); Digital signal processing","authors":[{"name":"Alireza Sharif-Bakhtiar","is_ca":true},{"name":"Anthony Chan Carusone","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01258461821103225,"gpt":0.2253113048931827,"spread":0.2127266866821505,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003774438,0.0006024514,0.0006159152,0.000492165,0.0005528319,0.0007244149,0.0009718395,0.001266994,0.002101682],"category_scores_gemma":[0.0004497313,0.0003489778,0.0003472452,0.0003869448,0.0002933494,0.0009029399,0.0003405942,0.0006479294,0.001737243],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008299031,"about_ca_system_score_gemma":0.0009048557,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001045927,"about_ca_topic_score_gemma":0.00218987,"domain_scores_codex":[0.9996213,0.00003434533,0.00002397944,0.00008760273,0.0001686456,0.00006416883],"domain_scores_gemma":[0.9998296,0.00002975445,0.00004035833,0.00002033967,0.00006000771,0.00001992425],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002344704,0.0001686987,0.0008333692,0.0001426194,0.00002928992,0.0002512079,0.00009739306,0.001688008,0.9532551,0.005075834,0.001236709,0.03698723],"study_design_scores_gemma":[0.0001517161,0.001467228,0.002224576,0.0000549634,0.0001196069,0.00212595,0.00003855084,0.0465991,0.903216,0.0008273555,0.04308316,0.00009174972],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2612455,0.002802434,0.7017661,0.001267226,0.0004845201,0.000477367,0.0005930286,0.006630267,0.02473352],"genre_scores_gemma":[0.5518248,0.001166042,0.4204074,0.0009568434,0.0003028201,0.0001643708,0.0003534695,0.0001567737,0.0246675],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002101682,"threshold_uncertainty_score":0.007030845,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2121955149","doi":"10.1109/test.2001.966708","title":"A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":54,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Vernier scale; Jitter; Computer science; Field-programmable gate array; Delay calculation; Computer hardware; Propagation delay","authors":[{"name":"A.H. Chan","is_ca":true},{"name":"Gordon W. Roberts","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.07123008876189064,"gpt":0.2339315738458216,"spread":0.162701485083931,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004965334,0.0002812701,0.000454862,0.0005551171,0.0002632193,0.0009630018,0.001028348,0.0005547426,0.001581321],"category_scores_gemma":[0.0009041994,0.0002183499,0.0002399988,0.0004630666,0.0003822041,0.0007058433,0.0002781704,0.0004993796,0.0005610647],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004414178,"about_ca_system_score_gemma":0.0004304814,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005055074,"about_ca_topic_score_gemma":0.000792814,"domain_scores_codex":[0.999604,0.00005908612,0.00003043426,0.0001115491,0.0001559593,0.00003900527],"domain_scores_gemma":[0.9992983,0.0002548077,0.0001379713,0.0001448581,0.0001152522,0.00004887867],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00016529,0.0000459179,0.0005476696,0.0001723776,0.00002042383,0.0003037341,0.0001608462,0.001624051,0.911837,0.01010549,0.0005462398,0.07447088],"study_design_scores_gemma":[0.00009089748,0.000941349,0.001504912,0.00002750837,0.00006514085,0.001375586,0.00004329743,0.028931,0.9397485,0.0007077976,0.02649079,0.00007338078],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1623872,0.001549655,0.8159885,0.0004010151,0.0004123652,0.0003470705,0.0003606502,0.004153817,0.01439957],"genre_scores_gemma":[0.5529348,0.0005253794,0.4401019,0.000193424,0.00009422561,0.0001008806,0.0001939852,0.0001212844,0.00573412],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001581321,"threshold_uncertainty_score":0.005290031,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2094282675","doi":"10.1109/tcsi.2012.2190669","title":"A Digital Implementation of a Dual-Path Time-to-Time Integrator","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":54,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Integrator; Trimming; Realization (probability); Computer science; Asynchronous communication; CMOS; Electronic engineering; Response time; Computer hardware; Engineering; Mathematics; Telecommunications","authors":[{"name":"Mohammad Ali-Bakhshian","is_ca":true},{"name":"Gordon W. Roberts","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.008867781280808507,"gpt":0.2215193299566381,"spread":0.2126515486758296,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002544372,0.0003122554,0.00026667,0.0004362947,0.0003054086,0.0008050182,0.001259873,0.0006376673,0.002693468],"category_scores_gemma":[0.0005082357,0.0002529988,0.0002190123,0.0003553512,0.0002455153,0.0006925559,0.0003412693,0.0006038668,0.0007775423],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003581045,"about_ca_system_score_gemma":0.000494566,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003228733,"about_ca_topic_score_gemma":0.0006715744,"domain_scores_codex":[0.9997384,0.00002761236,0.00001835941,0.00007543469,0.0001088236,0.00003134278],"domain_scores_gemma":[0.9997947,0.00004387534,0.00002837561,0.00004561295,0.00006421743,0.00002324526],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003241425,0.0001610908,0.0007508246,0.0002267926,0.00004148644,0.0003513685,0.000151077,0.005000566,0.818586,0.0318027,0.001264451,0.1413395],"study_design_scores_gemma":[0.0002955602,0.001460231,0.00132433,0.00005999609,0.0001460165,0.002385618,0.00004722774,0.2649864,0.6655533,0.005522923,0.05813647,0.00008203935],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05678093,0.0005774434,0.9308206,0.0002146492,0.0003939908,0.000160774,0.0001335416,0.001843653,0.009074388],"genre_scores_gemma":[0.4512377,0.0002984269,0.5426286,0.000208321,0.0001142367,0.00008902574,0.0001090567,0.00004410074,0.005270578],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002693468,"threshold_uncertainty_score":0.009010553,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2153506412","doi":"10.1109/jssc.2003.822898","title":"A CMOS 10-Gb/s Power-Efficient 4-PAM Transmitter","year":2004,"lang":"fr","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Transmitter; CMOS; Electrical engineering; Transmitter power output; Power (physics); Modulation (music); Voltage; Block (permutation group theory); Radio transmitter design; Electronic engineering; Pulse-amplitude modulation; Computer science; Physics; Telecommunications; Engineering; Channel (broadcasting); Pulse (music); Mathematics; Acoustics","authors":[{"name":"K. Farzan","is_ca":true},{"name":"D.A. Johns","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.016831649733661,"gpt":0.2607117921951085,"spread":0.2438801424614475,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001023159,0.0002177895,0.0002365782,0.0001843093,0.0002268752,0.0003623927,0.0005317298,0.0004408716,0.00268586],"category_scores_gemma":[0.0001622322,0.0001774732,0.0001768287,0.0001979013,0.0001363225,0.0004293652,0.0002181763,0.0003348792,0.001037999],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003793818,"about_ca_system_score_gemma":0.0004004083,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003285984,"about_ca_topic_score_gemma":0.000985524,"domain_scores_codex":[0.9998965,0.0000103533,0.000005385214,0.00002216323,0.00004789162,0.00001769982],"domain_scores_gemma":[0.9999251,0.00001637581,0.00001722611,0.000008198777,0.0000243983,0.000008535149],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001193455,0.0000423524,0.0007492448,0.0001559295,0.00002730742,0.0002418797,0.00007679172,0.002113675,0.9252081,0.004828882,0.00186151,0.06457501],"study_design_scores_gemma":[0.0001270874,0.001042209,0.002498952,0.00006043121,0.0001009774,0.002333896,0.00004787948,0.05867232,0.8554658,0.001927039,0.07767177,0.00005168891],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3449964,0.00262009,0.6155571,0.001068383,0.0005357728,0.0002512353,0.0005004918,0.00409827,0.03037218],"genre_scores_gemma":[0.6388298,0.0008673674,0.338558,0.0003505502,0.0001300856,0.00009504321,0.0003033055,0.00005792475,0.02080788],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00268586,"threshold_uncertainty_score":0.008985162,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2163903773","doi":"10.1109/tim.2009.2024699","title":"An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Vernier scale; Time-to-digital converter; Calibration; Quantization (signal processing); Effective number of bits; Electronic engineering; Computer science; Engineering; Algorithm; Jitter; CMOS; Physics","authors":[{"name":"Rashid Rashidzadeh","is_ca":true},{"name":"Majid Ahmadi","is_ca":true},{"name":"William C. Miller","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02379023111361554,"gpt":0.2684918784568229,"spread":0.2447016473432073,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008440229,0.0004082287,0.0004333185,0.001118613,0.0003743724,0.0008171775,0.001077503,0.0006027987,0.0020897],"category_scores_gemma":[0.00320868,0.0003125401,0.000290193,0.0007467421,0.0005183398,0.001154426,0.0006138067,0.0009243151,0.0007512996],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005665843,"about_ca_system_score_gemma":0.0005246691,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003761736,"about_ca_topic_score_gemma":0.0006038006,"domain_scores_codex":[0.9984127,0.0001933914,0.00006097902,0.0003165559,0.0009783105,0.00003807173],"domain_scores_gemma":[0.9981267,0.0005339573,0.0002079846,0.0004443381,0.0006309972,0.0000560603],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002076257,0.0001000905,0.001397661,0.0002792604,0.00005768973,0.0001621518,0.0002228912,0.006915751,0.4687362,0.01529882,0.001935199,0.5046865],"study_design_scores_gemma":[0.00007733909,0.0004528812,0.002794098,0.00005336278,0.00008407722,0.00256954,0.00005182841,0.242536,0.6980732,0.003739489,0.0493728,0.0001954891],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01307738,0.0004799259,0.9827314,0.000101279,0.0001869415,0.00005718734,0.00004533634,0.001255381,0.00206521],"genre_scores_gemma":[0.2586328,0.0004980089,0.7357313,0.000246792,0.0001768207,0.0001107931,0.0001263519,0.0002198145,0.004257314],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.0020897,"threshold_uncertainty_score":0.00699079,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1862926453","doi":"10.1109/iscas.2002.1010739","title":"An overview of design techniques for CMOS phase detectors","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Detector; Lock (firearm); Computer science; Reliability (semiconductor); Sensitivity (control systems); Electronic engineering; Phase detector; Sampling (signal processing); Nonlinear system; Engineering; Electrical engineering; Physics; Telecommunications","authors":[{"name":"S.A. Soliman","is_ca":true},{"name":"Fei Yuan","is_ca":true},{"name":"Kaamran Raahemifar","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.09661998807205523,"gpt":0.3642144563972239,"spread":0.2675944683251686,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006195036,0.001109229,0.0007579442,0.001563679,0.0007647502,0.001806566,0.001689263,0.001400581,0.007007318],"category_scores_gemma":[0.001274355,0.001032592,0.0006866663,0.001689137,0.000339933,0.001946623,0.0006485578,0.001332989,0.006643831],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001094527,"about_ca_system_score_gemma":0.0007661742,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005379087,"about_ca_topic_score_gemma":0.0008758482,"domain_scores_codex":[0.9990059,0.00007839804,0.00007284845,0.0001258202,0.0006647362,0.00005229473],"domain_scores_gemma":[0.999503,0.0001338618,0.00007009388,0.00004479851,0.0002320218,0.00001627007],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001856447,0.00007210461,0.0004783567,0.003095343,0.0001372631,0.0004079406,0.000348414,0.009674836,0.1952153,0.08074791,0.02139594,0.6882411],"study_design_scores_gemma":[0.00007531523,0.0004552372,0.0004756398,0.000720238,0.0001527537,0.003407081,0.00007799822,0.028602,0.1307339,0.02561393,0.8095588,0.0001270819],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"review","genre_scores_codex":[0.002080694,0.0402946,0.9296074,0.000609744,0.0007939383,0.0002536481,0.0002377832,0.001810291,0.02431192],"genre_scores_gemma":[0.0485097,0.05839584,0.8556564,0.001093764,0.0008812367,0.000667059,0.0006451817,0.0004954912,0.03365539],"genre_candidate":"review","genre_consensus":null,"teacher_disagreement_score":0.007007318,"threshold_uncertainty_score":0.02344185,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2149726555","doi":"10.1109/cicc.2012.6330576","title":"A digital phase-locked loop with calibrated coarse and stochastic fine TDC","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"DPLL algorithm; Jitter; Phase-locked loop; dBc; Time-to-digital converter; Calibration; Phase noise; CMOS; Electronic engineering; Noise (video); Physics; Computer science; Engineering; Clock signal","authors":[{"name":"Amer Samarah","is_ca":true},{"name":"Anthony Chan Carusone","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01082532775848642,"gpt":0.2257444667458037,"spread":0.2149191389873172,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004168202,0.0003110728,0.0003853905,0.0004785488,0.0004040951,0.000708611,0.0009054694,0.0006624234,0.002692626],"category_scores_gemma":[0.001117762,0.0002329035,0.000226476,0.0004759618,0.0003187845,0.0005612535,0.0003886764,0.000531624,0.0007699068],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005442646,"about_ca_system_score_gemma":0.0007115639,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008373165,"about_ca_topic_score_gemma":0.001314013,"domain_scores_codex":[0.999171,0.00009436478,0.00003846926,0.0002657142,0.0003639424,0.00006644028],"domain_scores_gemma":[0.9995725,0.0001124883,0.00006118531,0.0000916605,0.0001295379,0.00003272422],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007426381,0.0003043174,0.003380892,0.0002524844,0.00007356782,0.0003843042,0.0002364606,0.02320478,0.5799909,0.01252948,0.003678759,0.3752215],"study_design_scores_gemma":[0.0007302046,0.002843398,0.005274033,0.0000909483,0.0001643629,0.002556761,0.00005767215,0.5094863,0.4157032,0.006377364,0.05653231,0.0001833678],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0888258,0.0003768844,0.8931572,0.0004801915,0.0002716842,0.0003551778,0.0002382047,0.005847552,0.01044731],"genre_scores_gemma":[0.7633958,0.00009317654,0.230943,0.0004375695,0.0001150624,0.0001748684,0.0001526341,0.00009679444,0.004591179],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002692626,"threshold_uncertainty_score":0.009007752,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2899996489","doi":"10.1109/jssc.2018.2874013","title":"A Type-I Sub-Sampling PLL With a &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$100\\times100\\,\\,\\mu\\text{m}^{2}$ &lt;/tex-math&gt; &lt;/inline-formula&gt; Footprint and −255-dB FOM","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; Indian Institute of Technology Madras; CMC Microsystems; Intel Corporation","keywords":"Voltage-controlled oscillator; Phase-locked loop; Figure of merit; Phase noise; CMOS; Jitter; dBc; Physics; Electrical engineering; Loop (graph theory); Electronic engineering; Voltage; Mathematics; Engineering; Optoelectronics","authors":[{"name":"Ahmad Sharkia","is_ca":true},{"name":"Shahriar Mirabbasi","is_ca":true},{"name":"Sudip Shekhar","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02356724713707766,"gpt":0.2703665669631488,"spread":0.2467993198260711,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001760181,0.0004587786,0.0006089215,0.000382951,0.0002261341,0.0008116934,0.0009650128,0.000630466,0.007491178],"category_scores_gemma":[0.000468327,0.0002278292,0.0003809961,0.000432548,0.000160366,0.0006011486,0.0003132384,0.000480981,0.004528079],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004052013,"about_ca_system_score_gemma":0.0004748538,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004225971,"about_ca_topic_score_gemma":0.0006534801,"domain_scores_codex":[0.9996954,0.00002029068,0.00002079003,0.0001111037,0.0001258472,0.00002664767],"domain_scores_gemma":[0.9997446,0.00006365778,0.00005829433,0.00004599721,0.00006293714,0.00002459089],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003258351,0.0001069695,0.0005063342,0.0002385134,0.00003694856,0.0002373256,0.00008439554,0.002033238,0.8246625,0.003947733,0.004831992,0.1629882],"study_design_scores_gemma":[0.0002335332,0.001043136,0.002582853,0.00004029755,0.0001392725,0.002898191,0.00004057993,0.08412385,0.7947651,0.001291166,0.11277,0.00007197448],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06811286,0.001206886,0.8880094,0.000486513,0.000535058,0.0003432543,0.001105158,0.01766418,0.02253673],"genre_scores_gemma":[0.4684234,0.0006244915,0.4994601,0.0005718367,0.0005022696,0.0003081965,0.001384837,0.001053096,0.02767183],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.007491178,"threshold_uncertainty_score":0.02506047,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1964894970","doi":"10.1109/jssc.2005.843604","title":"A multiband /spl Delta//spl Sigma/ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC","year":2005,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":51,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Frequency synthesizer; Phase-locked loop; Phase noise; Delta-sigma modulation; Electrical engineering; Electronic engineering; Transmitter; Transceiver; Physics; Engineering; CMOS","authors":[{"name":"John Rogers","is_ca":true},{"name":"Fa Foster Dai","is_ca":false},{"name":"M. Cavin","is_ca":false},{"name":"D.G. Rahn","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02082761935543508,"gpt":0.2697756687117381,"spread":0.248948049356303,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002809903,0.0003693381,0.0002663425,0.0003776318,0.0003299048,0.0005302107,0.0005569911,0.0004376497,0.002833178],"category_scores_gemma":[0.0003828972,0.000180285,0.0003208827,0.0001701408,0.0001747707,0.0003562219,0.0002834517,0.0004564588,0.001306365],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004091341,"about_ca_system_score_gemma":0.0003066901,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000271258,"about_ca_topic_score_gemma":0.000497774,"domain_scores_codex":[0.9996529,0.00005679912,0.00002133651,0.00008709202,0.0001448382,0.0000371498],"domain_scores_gemma":[0.9997912,0.00003552565,0.00004582495,0.00004397866,0.00006048664,0.00002300541],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002919084,0.00008276844,0.000782887,0.0001602997,0.00003932365,0.0004282673,0.000144136,0.00703241,0.8084234,0.007866523,0.002422675,0.1723254],"study_design_scores_gemma":[0.0001554665,0.00228923,0.003867029,0.00008115825,0.0001584296,0.004245779,0.00009231135,0.1036334,0.7546402,0.001647227,0.1290866,0.0001032234],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1658612,0.001434329,0.7944418,0.000520536,0.0004839008,0.0002591684,0.0002129266,0.004937558,0.03184866],"genre_scores_gemma":[0.7460146,0.0003780352,0.2344272,0.0004168671,0.0002866283,0.0001215892,0.000206351,0.0001710206,0.01797775],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002833178,"threshold_uncertainty_score":0.009477973,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2164132892","doi":"10.1109/mwscas.2001.986327","title":"A coupled two-stage ring oscillator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage-controlled oscillator; Ring oscillator; Vackář oscillator; Delay line oscillator; Variable-frequency oscillator; Ring (chemistry); Physics; Frequency drift; Local oscillator; Digitally controlled oscillator; Stage (stratigraphy); CMOS; Pierce oscillator; Voltage; Power (physics); Quadrature (astronomy); Phase noise; Electrical engineering; Optoelectronics; Engineering; Quantum mechanics; Optics","authors":[{"name":"A. Rezayee","is_ca":true},{"name":"K. Martin","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02163439170263021,"gpt":0.2344132064136503,"spread":0.2127788147110201,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002279151,0.0003731491,0.0003961484,0.0001758401,0.0002631999,0.0003720967,0.001053668,0.000630695,0.002536851],"category_scores_gemma":[0.0005240553,0.0002445954,0.0003931468,0.0001657586,0.0002230824,0.0005101106,0.0003090034,0.0002707116,0.0005978958],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003104625,"about_ca_system_score_gemma":0.0003090577,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009523007,"about_ca_topic_score_gemma":0.0009220642,"domain_scores_codex":[0.9995352,0.00006518629,0.00001518538,0.0001283373,0.0002225623,0.00003359294],"domain_scores_gemma":[0.9997591,0.00005633827,0.00003316934,0.00004179628,0.00008951035,0.0000200443],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004762384,0.0001630219,0.002069451,0.0002722717,0.0001905211,0.0005449607,0.0001682984,0.1133191,0.8258455,0.005684918,0.001246122,0.05001972],"study_design_scores_gemma":[0.0001324357,0.001307935,0.00208021,0.00002281302,0.0001490318,0.0006745763,0.00002519561,0.7823187,0.200024,0.0008513911,0.01235222,0.00006159808],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3479896,0.0009179522,0.6352819,0.000234314,0.000230528,0.0002634561,0.0003066304,0.002426872,0.01234875],"genre_scores_gemma":[0.914314,0.0001839013,0.07926538,0.00005253037,0.00002741056,0.0000860898,0.0001154147,0.00004869973,0.00590665],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002536851,"threshold_uncertainty_score":0.008486629,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2168354895","doi":"10.1109/jssc.2008.917516","title":"A 5.2-GHz BFSK Transceiver Using Injection-Locking and an On-Chip Antenna","year":2008,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":47,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; Transceiver; Loop antenna; Chip; Electrical engineering; Transmitter; Demodulation; Frequency synthesizer; Engineering; CMOS; Antenna (radio); Electronic engineering; Phase noise; Dipole antenna; Voltage; Channel (broadcasting); Antenna factor","authors":[{"name":"P.H.R. Popplewell","is_ca":true},{"name":"Victor Karam","is_ca":true},{"name":"Atif Shamim","is_ca":true},{"name":"John Rogers","is_ca":true},{"name":"Langis Roy","is_ca":true},{"name":"Calvin Plett","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04606699650005958,"gpt":0.2858812155701485,"spread":0.2398142190700889,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003122343,0.000431172,0.0004974721,0.0003031352,0.0002593036,0.000532242,0.0008995531,0.0008534119,0.002259838],"category_scores_gemma":[0.0004369181,0.0002796713,0.0002986464,0.000259643,0.0001931907,0.0005938513,0.0003034964,0.0004809946,0.001450077],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004048838,"about_ca_system_score_gemma":0.0005500892,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003833322,"about_ca_topic_score_gemma":0.0004979809,"domain_scores_codex":[0.9996835,0.00003835587,0.00002096817,0.00005664582,0.0001525386,0.00004805722],"domain_scores_gemma":[0.999765,0.0000446028,0.00003803305,0.00003220702,0.00008987732,0.00003036233],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002946976,0.000198448,0.001226579,0.0002358179,0.00005105657,0.000342708,0.0001044922,0.003367627,0.9254451,0.005056086,0.002191799,0.06148565],"study_design_scores_gemma":[0.0002748809,0.002992027,0.002748076,0.000103772,0.0001927608,0.003157305,0.00004058462,0.0695504,0.8651723,0.001091308,0.05458691,0.00008962635],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2770531,0.001269468,0.6941162,0.0006950531,0.0007453773,0.00045272,0.0003523171,0.005055557,0.02026018],"genre_scores_gemma":[0.7456377,0.0004320074,0.2346185,0.0004633769,0.0001861755,0.0002248287,0.0003473791,0.0001956362,0.0178943],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002259838,"threshold_uncertainty_score":0.007559955,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1961930787","doi":"10.1109/iscas.2003.1205659","title":"Performance characteristics of an ultra-low power VCO","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; CMOS; Electrical engineering; Transistor; Voltage; Low voltage; Power (physics); Electronic engineering; Ultra low power; Engineering; Materials science; Physics; Power consumption","authors":[{"name":"M. Jamal Deen","is_ca":true},{"name":"M.H. Kazemeini","is_ca":true},{"name":"Sasan Naseh","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006077647699996453,"gpt":0.2031803743698056,"spread":0.1971027266698092,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001635063,0.0002715758,0.0003094342,0.0002754999,0.0002565804,0.0005460407,0.0003457941,0.0005989667,0.002592581],"category_scores_gemma":[0.001099142,0.000108032,0.0001325708,0.0002835028,0.0002472166,0.000532417,0.0002426001,0.000246226,0.000687701],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002475841,"about_ca_system_score_gemma":0.0001711606,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003441664,"about_ca_topic_score_gemma":0.0002187243,"domain_scores_codex":[0.9997151,0.00002691081,0.00001288159,0.00005775911,0.0001438909,0.00004346464],"domain_scores_gemma":[0.9992884,0.0003241154,0.0000867417,0.0000503897,0.0002031792,0.00004719439],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005724252,0.00008115968,0.005121966,0.0002292671,0.00004521211,0.0004440439,0.0002076766,0.008128389,0.9265484,0.002902912,0.001057612,0.05466091],"study_design_scores_gemma":[0.0001465138,0.002568631,0.01560739,0.00009017048,0.0001566068,0.004109913,0.0001067998,0.1191188,0.8257948,0.002691535,0.02953168,0.00007723539],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8948301,0.00213565,0.07944316,0.0006670731,0.0002187829,0.00007371334,0.0005473093,0.002141632,0.0199426],"genre_scores_gemma":[0.9923043,0.0002162739,0.004576485,0.00009911426,0.00004371248,0.00002005191,0.0001525595,0.00007198225,0.002515498],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.002592581,"threshold_uncertainty_score":0.008673072,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3199475090","doi":"10.1109/jssc.2021.3109167","title":"A 112-Gb/s PAM-4 Low-Power Nine-Tap Sliding-Block DFE in a 7-nm FinFET Wireline Receiver","year":2021,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"Wireline; Computer science; Digital signal processing; Digital subscriber line; Electronic engineering; Computer hardware; Engineering; Telecommunications; Wireless","authors":[{"name":"James Bailey","is_ca":true},{"name":"Hossein Shakiba","is_ca":true},{"name":"Ehud Nir","is_ca":true},{"name":"Grigory Marderfeld","is_ca":true},{"name":"Peter Krotnev","is_ca":true},{"name":"Marc-Andre LaCroix","is_ca":true},{"name":"David Cassan","is_ca":true},{"name":"Davide Tonietto","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01332243341087471,"gpt":0.2522967356030443,"spread":0.2389743021921696,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001121196,0.0001982108,0.0001537271,0.0001110983,0.0001866019,0.0002342298,0.0004531948,0.000392316,0.001350949],"category_scores_gemma":[0.0001653659,0.0001105464,0.0001036751,0.0001055778,0.0001301661,0.0003333649,0.0001544486,0.0002661214,0.0003746524],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003348661,"about_ca_system_score_gemma":0.0003009019,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008485856,"about_ca_topic_score_gemma":0.002206076,"domain_scores_codex":[0.9999161,0.00001113138,0.000004461403,0.00002130593,0.0000323052,0.00001471531],"domain_scores_gemma":[0.9999291,0.00001846693,0.00001646774,0.000009222865,0.00002068151,0.000006002532],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001477605,0.00004103106,0.0009485544,0.00004814437,0.00001214008,0.0001899384,0.00005282937,0.002352474,0.9733431,0.00176016,0.000459221,0.02064463],"study_design_scores_gemma":[0.00005400836,0.0008106992,0.002636493,0.00002141979,0.00002580429,0.0004950051,0.00003400072,0.06742319,0.9194057,0.0003405009,0.008733028,0.00002022268],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8671505,0.0002235511,0.1227589,0.0002876301,0.0000776858,0.00005783296,0.00019637,0.001355986,0.007891444],"genre_scores_gemma":[0.9436043,0.00007829649,0.0514399,0.0000562481,0.00001385521,0.00002178304,0.00009650262,0.00002747967,0.004661667],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001350949,"threshold_uncertainty_score":0.004519343,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2540986639","doi":"10.1109/edssc.2005.1635283","title":"A Segmented Digital Pulse Width Modulator with Self-Calibration for Low-Power SMPS","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":44,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Pulse-width modulation; Converters; Power (physics); CMOS; Electronic engineering; Calibration; Delta-sigma modulation; Pulse (music); Computer science; Physics; Electrical engineering; Engineering; Voltage","authors":[{"name":"Guowen Wei Olivier Trescases","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.002777412007152581,"gpt":0.174010371604041,"spread":0.1712329595968884,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002447561,0.0002259446,0.0001880259,0.0002633207,0.0002317715,0.000316493,0.0006557338,0.0003569647,0.002350208],"category_scores_gemma":[0.0006949499,0.0001195054,0.0001260948,0.0003495757,0.0001697065,0.0005839627,0.0001932869,0.0003915988,0.0006702959],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002672475,"about_ca_system_score_gemma":0.0003377456,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002274355,"about_ca_topic_score_gemma":0.0006845698,"domain_scores_codex":[0.999778,0.00004558375,0.00001171291,0.00004083086,0.0001109113,0.0000129989],"domain_scores_gemma":[0.9997746,0.00007555623,0.00003179767,0.00003265931,0.0000716864,0.00001371132],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002877841,0.00005442738,0.000706043,0.0001597919,0.00002137799,0.0001523055,0.0001453678,0.002570746,0.7738672,0.005000311,0.001137447,0.2158971],"study_design_scores_gemma":[0.0001264409,0.001563205,0.004109773,0.00008247732,0.00009566778,0.002240128,0.00008698456,0.1406422,0.7643067,0.003341943,0.08336286,0.00004148965],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.2024759,0.00195973,0.7786826,0.0004148616,0.0002559176,0.0001692198,0.0001776003,0.003400916,0.01246342],"genre_scores_gemma":[0.6851948,0.0005812935,0.3032679,0.0002756566,0.000114517,0.0001316556,0.0001951878,0.00007403063,0.01016512],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.002350208,"threshold_uncertainty_score":0.00786221,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1518040729","doi":"10.1109/4.938372","title":"A GMSK modulator using a /spl Delta//spl Sigma/ frequency discriminator-based synthesizer","year":2001,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":43,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University; ON Semiconductor (Canada)","funders":"","keywords":"Delta-sigma modulation; Minimum-shift keying; Direct digital synthesizer; Frequency synthesizer; Electronic engineering; Modulation (music); dBc; Phase noise; Delta modulation; Voltage-controlled oscillator; Electrical engineering; Phase-locked loop; Engineering; Physics; Quadrature amplitude modulation; Pulse-amplitude modulation; Bit error rate; Acoustics; CMOS","authors":[{"name":"W.T. Bax","is_ca":true},{"name":"M.A. Copeland","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03269387281517813,"gpt":0.2758057032428001,"spread":0.243111830427622,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009944238,0.0001971818,0.0001851126,0.0001823607,0.0001830158,0.0003070119,0.0003695889,0.0003330393,0.001019362],"category_scores_gemma":[0.0001640686,0.0001540747,0.0001510653,0.0001618627,0.0001775564,0.0003398826,0.0002105419,0.0003875336,0.0006781843],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002157626,"about_ca_system_score_gemma":0.0002225074,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001930497,"about_ca_topic_score_gemma":0.000459957,"domain_scores_codex":[0.9998829,0.00001167492,0.000007997251,0.00003553704,0.00005004973,0.00001176788],"domain_scores_gemma":[0.9999263,0.00001795743,0.00001347775,0.00001263409,0.00001923529,0.00001036227],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001268943,0.00002878664,0.0007627617,0.000112278,0.00001569895,0.0001782857,0.00007023051,0.001406078,0.8896524,0.003301637,0.0004443724,0.1039007],"study_design_scores_gemma":[0.0001627676,0.00123686,0.003065394,0.00006552741,0.0001202782,0.003250474,0.00003487787,0.04625862,0.8648944,0.001529247,0.07934377,0.00003764272],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2641184,0.00321942,0.7062834,0.000479001,0.0003678282,0.0002468771,0.0002140899,0.002683647,0.02238734],"genre_scores_gemma":[0.6428997,0.0009860459,0.3447971,0.0002463471,0.0002100589,0.00007091075,0.0002099592,0.00005567606,0.01052417],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001019362,"threshold_uncertainty_score":0.003410101,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1870585997","doi":"10.1109/iscas.2004.1328243","title":"A CMOS time amplifier for Femto-second resolution timing measurement","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Femto-; Computer science; Electronic engineering; Amplifier; CMOS; Dynamic range; Electrical engineering; Engineering; Computer network","authors":[{"name":"Mourad Oulmane","is_ca":true},{"name":"Gordon W. Roberts","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04559912367675475,"gpt":0.2417280845472336,"spread":0.1961289608704789,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005484324,0.0005610238,0.0004766197,0.0006082003,0.0005677795,0.001320986,0.0009914993,0.001017537,0.00547053],"category_scores_gemma":[0.001474082,0.0003107942,0.0003289582,0.0005663626,0.0006320504,0.001651308,0.000657742,0.001227823,0.002468594],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000773106,"about_ca_system_score_gemma":0.0005201006,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000304171,"about_ca_topic_score_gemma":0.0004575488,"domain_scores_codex":[0.9990221,0.0001009695,0.00003740999,0.000184005,0.0005966197,0.00005887084],"domain_scores_gemma":[0.9994517,0.0002005184,0.00006760048,0.00007845218,0.0001626635,0.0000391644],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002289491,0.00006066743,0.0004917158,0.0003404025,0.00003351409,0.0003742769,0.0002271905,0.001801138,0.6975577,0.101259,0.004951044,0.1926744],"study_design_scores_gemma":[0.0000691728,0.001026724,0.001230741,0.0001831315,0.0001185751,0.005402386,0.0001246062,0.06379353,0.6507747,0.02499768,0.252136,0.0001427462],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01036172,0.003511781,0.9670021,0.0008820802,0.001146481,0.0001817619,0.0001274714,0.001579143,0.01520735],"genre_scores_gemma":[0.2336657,0.003316518,0.7389141,0.001070211,0.001109944,0.000247869,0.000157787,0.0002170368,0.02130084],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.00547053,"threshold_uncertainty_score":0.01830077,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2157461133","doi":"10.1109/82.924072","title":"Differential signaling with a reduced number of signal paths","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Viterbi algorithm; SIGNAL (programming language); Viterbi decoder; Encoder; Computer science; Algorithm; Transmitter; Noise (video); Differential (mechanical device); Sequence (biology); Decoding methods; Electronic engineering; Mathematics; Telecommunications; Channel (broadcasting); Physics; Engineering; Artificial intelligence","authors":[{"name":"Anthony Chan Carusone","is_ca":true},{"name":"K. Farzan","is_ca":true},{"name":"D.A. Johns","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01625076950116733,"gpt":0.2266688635296004,"spread":0.2104180940284331,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005836569,0.0006908074,0.0005406152,0.0006834014,0.0003723222,0.0009235659,0.001228271,0.0007771408,0.002426038],"category_scores_gemma":[0.002105516,0.00034958,0.0003269123,0.0005264661,0.0005111595,0.001488282,0.0008593702,0.0007828097,0.0008450385],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007205565,"about_ca_system_score_gemma":0.0009618189,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005875285,"about_ca_topic_score_gemma":0.001001476,"domain_scores_codex":[0.9990805,0.0001738939,0.0000710263,0.0001636398,0.0004054952,0.0001054211],"domain_scores_gemma":[0.9981325,0.000616886,0.0002180672,0.0004845509,0.0004761864,0.00007173799],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001019536,0.0002570051,0.001940345,0.0003511649,0.00006332999,0.0002444556,0.0001777277,0.06822583,0.5322419,0.04800579,0.001353643,0.3461192],"study_design_scores_gemma":[0.0002038377,0.001830466,0.001070913,0.00008450705,0.0001093367,0.0009912129,0.00005072292,0.5685219,0.3967653,0.01242944,0.01782025,0.0001220431],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1806757,0.0007336882,0.8090118,0.000372071,0.0001365899,0.0001584465,0.0001283448,0.002103437,0.006679795],"genre_scores_gemma":[0.5635162,0.000301557,0.4317461,0.0001933304,0.0000669612,0.00012046,0.0002246313,0.00005494008,0.003775868],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002426038,"threshold_uncertainty_score":0.008115888,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3015749170","doi":"10.1109/isscc19947.2020.9063130","title":"6.3 A 10-to-112Gb/s DSP-DAC-Based Transmitter with 1.2V<sub>ppd</sub> Output Swing in 7nm FinFET","year":2020,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Muscular Dystrophy Canada; University of Alberta","funders":"","keywords":"Transmitter; Computer science; Electronic engineering; Scalability; Bandwidth (computing); Lookup table; Swing; Digital signal processing; Computer hardware; Electrical engineering; Embedded system; Channel (broadcasting); Engineering; Telecommunications","authors":[{"name":"Eric Groen","is_ca":false},{"name":"Charlie Boecker","is_ca":false},{"name":"Masum Hossain","is_ca":true},{"name":"Roxanne Vu","is_ca":false},{"name":"Socrates D. Vamvakos","is_ca":false},{"name":"Haidang Lin","is_ca":false},{"name":"Simon Li","is_ca":false},{"name":"Marcus van Ierssel","is_ca":true},{"name":"Prashant Choudhary","is_ca":false},{"name":"Nanyan Wang","is_ca":false},{"name":"Masumi Shibata","is_ca":true},{"name":"Mohammad Hossein Taghavi","is_ca":true},{"name":"Nhat Nguyen","is_ca":false},{"name":"Shaishav Desai","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01475614215930855,"gpt":0.1947607834865383,"spread":0.1800046413272298,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001798029,0.0002360289,0.0002590481,0.000175392,0.0003243242,0.0004396738,0.0005944777,0.0007689375,0.004597633],"category_scores_gemma":[0.0002451588,0.0001323511,0.0001856577,0.0001926367,0.0001573219,0.0004679015,0.0001434875,0.0003834776,0.001504332],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006613825,"about_ca_system_score_gemma":0.000383313,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008181935,"about_ca_topic_score_gemma":0.001656812,"domain_scores_codex":[0.9998347,0.00001513881,0.000007366354,0.00003671155,0.00007712407,0.00002894139],"domain_scores_gemma":[0.9998956,0.00001969527,0.00001736683,0.00000895116,0.00004112091,0.0000172184],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002402657,0.0001336395,0.001976188,0.0001992581,0.00002192509,0.0005038028,0.0001915587,0.001600086,0.968782,0.003041418,0.00353983,0.01977005],"study_design_scores_gemma":[0.00007624515,0.001093027,0.004953703,0.00005764338,0.00003650075,0.001120957,0.0001205003,0.02938268,0.9377501,0.0004222558,0.02494683,0.00003952118],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9382576,0.0007852787,0.02512915,0.001016713,0.0005070546,0.0001016311,0.0006732323,0.002417978,0.03111143],"genre_scores_gemma":[0.9625748,0.000184628,0.01992306,0.0001797805,0.00004411933,0.00003038976,0.0001793183,0.00008070248,0.01680334],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.004597633,"threshold_uncertainty_score":0.01538062,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2163544529","doi":"10.1109/jssc.2011.2131730","title":"7.4 Gb/s 6.8 mW Source Synchronous Receiver in 65 nm CMOS","year":2011,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Transmitter; Bandwidth (computing); Computer science; Latency (audio); Electronic engineering; Electrical engineering; Physics; Engineering; Telecommunications","authors":[{"name":"Masum Hossain","is_ca":true},{"name":"Anthony Chan Carusone","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0259291089733842,"gpt":0.2397087555167392,"spread":0.213779646543355,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000317649,0.0002991753,0.0004588114,0.0004134082,0.0003089404,0.0006335621,0.000706583,0.0005619668,0.003145115],"category_scores_gemma":[0.0004822628,0.0001871557,0.0001916293,0.0003612025,0.000135202,0.000723174,0.0002673196,0.0005392388,0.002360609],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004534995,"about_ca_system_score_gemma":0.0005750023,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009110816,"about_ca_topic_score_gemma":0.001276628,"domain_scores_codex":[0.9996377,0.00002930658,0.00001892717,0.00006359829,0.0001971598,0.00005327384],"domain_scores_gemma":[0.9997546,0.00005127585,0.00006114611,0.00002591113,0.00008238049,0.00002476393],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002888756,0.00006714724,0.001056153,0.000207151,0.00004326711,0.0003091602,0.0001645625,0.002663382,0.9196095,0.004379576,0.002292234,0.06891899],"study_design_scores_gemma":[0.0001153956,0.001133048,0.001738996,0.00006106444,0.0001668463,0.001480213,0.00006885896,0.05350471,0.9059511,0.0009585157,0.03475711,0.00006421814],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3099151,0.002848046,0.6469648,0.0007772106,0.0003174517,0.0001655142,0.0004975804,0.01585719,0.02265717],"genre_scores_gemma":[0.7930784,0.0009801725,0.1828639,0.0003468049,0.0001786018,0.0000535928,0.0003864054,0.0003694473,0.02174277],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003145115,"threshold_uncertainty_score":0.01052153,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2025154037","doi":"10.1109/jssc.2006.870915","title":"A CMOS Finite Impulse Response Filter With a Crossover Traveling Wave Topology for Equalization up to 30 Gb/s","year":2006,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"CMOS; Amplifier; Bandwidth (computing); Electronic engineering; Topology (electrical circuits); Equalization (audio); Electrical engineering; Engineering; Physics; Telecommunications; Channel (broadcasting)","authors":[{"name":"Jonathan Sewter","is_ca":true},{"name":"Anthony Chan Carusone","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02565671665033866,"gpt":0.2806999674452626,"spread":0.255043250794924,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001160119,0.0002339361,0.0002030177,0.0002322203,0.0002052481,0.0003380055,0.0003801914,0.0003943171,0.002193045],"category_scores_gemma":[0.0002199876,0.0001085351,0.0002281536,0.00018807,0.0001515261,0.0004512153,0.0001603538,0.0003009605,0.0007189973],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003695705,"about_ca_system_score_gemma":0.0003282727,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007306534,"about_ca_topic_score_gemma":0.001455408,"domain_scores_codex":[0.9999164,0.000007483954,0.000004659655,0.0000228807,0.00003216668,0.00001634847],"domain_scores_gemma":[0.9999141,0.00002489196,0.00001379458,0.00001218599,0.00002487883,0.00001008671],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001320981,0.00002769087,0.0002875824,0.00005843437,0.00001340394,0.0001334439,0.00006412627,0.00128619,0.9259477,0.004136706,0.0005812804,0.06733143],"study_design_scores_gemma":[0.00005365905,0.0007709874,0.002087797,0.00002932841,0.00006382132,0.001720559,0.00004195535,0.04351194,0.9089241,0.001725334,0.04102951,0.00004098475],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2762619,0.001656096,0.7048177,0.0003016225,0.0001632591,0.0001231408,0.0002142637,0.004071186,0.01239091],"genre_scores_gemma":[0.6321548,0.0004862748,0.3569974,0.0001937184,0.00006399876,0.00005850669,0.0002530319,0.0001293168,0.009663046],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002193045,"threshold_uncertainty_score":0.007336438,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2354420835","doi":"10.1109/tvlsi.2016.2558105","title":"5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs; Alberta Innovates - Technology Futures; CMC Microsystems; University of Calgary","keywords":"Effective number of bits; Flash ADC; CMOS; Dynamic range; Successive approximation ADC; Comparator; Electronic engineering; Nyquist frequency; Spurious-free dynamic range; Nyquist rate; Analog-to-digital converter; Calibration; Oversampling; Computer science; Voltage; Electrical engineering; Physics; Sampling (signal processing); Engineering; Detector; Bandwidth (computing); Telecommunications","authors":[{"name":"Yongsheng Xu","is_ca":true},{"name":"Ge Wu","is_ca":true},{"name":"Leonid Belostotski","is_ca":true},{"name":"J.W. Haslett","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.00800949869732335,"gpt":0.2199419210098973,"spread":0.2119324223125739,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000363688,0.0003164411,0.0002467786,0.0005050195,0.0002957134,0.0007039513,0.0007856558,0.0004379579,0.004505329],"category_scores_gemma":[0.0007523184,0.0001426477,0.0001823795,0.0004492452,0.000182869,0.001022996,0.0003251406,0.0004809352,0.001421849],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000433491,"about_ca_system_score_gemma":0.0005395174,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008162432,"about_ca_topic_score_gemma":0.002205011,"domain_scores_codex":[0.9995691,0.00004581347,0.00004026098,0.00007099668,0.0002209052,0.00005290183],"domain_scores_gemma":[0.9997461,0.00005760137,0.00003965796,0.00003248208,0.0001034329,0.00002063136],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005341431,0.0001202109,0.001881571,0.0006059131,0.00005430477,0.0004847931,0.0002207985,0.005051889,0.6274474,0.01973367,0.004056353,0.3398089],"study_design_scores_gemma":[0.0001276047,0.00160834,0.003164014,0.0002372421,0.0001602923,0.002542312,0.0001286512,0.08233067,0.8005599,0.00331107,0.105746,0.0000840166],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1410992,0.005243942,0.8101647,0.0005699744,0.0006569236,0.0002728463,0.0004053002,0.00499197,0.03659515],"genre_scores_gemma":[0.6965063,0.001341696,0.2874372,0.0004028883,0.0001174001,0.0000651587,0.0003515315,0.00008634802,0.01369151],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004505329,"threshold_uncertainty_score":0.01507187,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2112074917","doi":"10.1109/tcsi.2005.853902","title":"Feedforward symbol timing recovery technique using two samples per symbol","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Algorithm; Phase-shift keying; Symbol rate; Feed forward; Quadrature (astronomy); Computer science; Kalman filter; Clock recovery; Mathematics; Electronic engineering; Bit error rate; Decoding methods; Telecommunications; Engineering; Artificial intelligence","authors":[{"name":"Wei‐Ping Zhu","is_ca":true},{"name":"Yupeng Yan","is_ca":true},{"name":"M. Omair Ahmad","is_ca":true},{"name":"M.N.S. Swamy","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03146547427327808,"gpt":0.2724089489576354,"spread":0.2409434746843573,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000548279,0.0004457616,0.0004872996,0.0005413585,0.0002969118,0.0003963919,0.0009206206,0.0006019865,0.001954751],"category_scores_gemma":[0.001491037,0.0002579346,0.0003200104,0.0003660366,0.0002499276,0.00091309,0.0004856787,0.0008428029,0.0007215132],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002857633,"about_ca_system_score_gemma":0.00056653,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004752394,"about_ca_topic_score_gemma":0.0009838912,"domain_scores_codex":[0.9995399,0.00006466229,0.00003040231,0.00006731134,0.000267328,0.00003047072],"domain_scores_gemma":[0.9993075,0.0002434537,0.0001184792,0.0001451904,0.0001620811,0.00002315154],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006272657,0.0001441949,0.001000225,0.0003689369,0.0000658,0.0002778957,0.0002214448,0.02576588,0.245548,0.01100332,0.001834571,0.7131423],"study_design_scores_gemma":[0.0001476151,0.001234895,0.002625605,0.0001295509,0.0001448021,0.001838529,0.00004943712,0.5829847,0.3757931,0.004924714,0.02997934,0.0001476707],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01096568,0.0002562707,0.9870473,0.00006284623,0.00009111185,0.00003166647,0.00002467519,0.0007457521,0.0007747023],"genre_scores_gemma":[0.2743243,0.0003973183,0.7198714,0.000161331,0.0001579387,0.00007122156,0.0001558061,0.00006105473,0.004799616],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.001954751,"threshold_uncertainty_score":0,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2099286176","doi":"10.1109/newcas.2010.5603945","title":"A novel 10 ps resolution TDC architecture implemented in a 130nm process FPGA","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Field-programmable gate array; Computer science; Process (computing); Resolution (logic); Architecture; Computer hardware; Embedded system","authors":[{"name":"Marc-André Daigneault","is_ca":true},{"name":"Jean‐Pierre David","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01042149745548852,"gpt":0.2654455975046026,"spread":0.255024100049114,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001138521,0.0002838384,0.0002003188,0.0003336809,0.0002298437,0.0005301244,0.0005256881,0.0003439329,0.003329082],"category_scores_gemma":[0.0002428538,0.0001303282,0.00009305785,0.000239448,0.0001640099,0.0003431361,0.0001452524,0.0003866463,0.0007120615],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006086201,"about_ca_system_score_gemma":0.0007587857,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001535129,"about_ca_topic_score_gemma":0.002892453,"domain_scores_codex":[0.999855,0.00001086206,0.000006748791,0.00003517756,0.0000711988,0.00002092828],"domain_scores_gemma":[0.9998865,0.00002348505,0.00001878378,0.00001782064,0.00003635459,0.00001703113],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002554561,0.00008448498,0.0008076862,0.0002439347,0.00002294369,0.0004583818,0.000115132,0.005403485,0.8708898,0.005947099,0.002643848,0.1131276],"study_design_scores_gemma":[0.0001392813,0.0009610197,0.00250341,0.0000429408,0.00005352179,0.002081079,0.00005972934,0.07055844,0.8623539,0.00071188,0.06047278,0.00006203753],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4376685,0.001802801,0.5025536,0.0005962153,0.0006993879,0.0004312625,0.00068317,0.007364223,0.04820083],"genre_scores_gemma":[0.7713419,0.0004172571,0.218188,0.0001371913,0.00005239287,0.00007374289,0.000235105,0.00008209152,0.009472279],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003329082,"threshold_uncertainty_score":0.01113683,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2031801696","doi":"10.1109/cicc.2013.6658551","title":"A 5GS/s 4-bit time-based single-channel CMOS ADC for radio astronomy","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates; CMC Microsystems","keywords":"Effective number of bits; Spurious-free dynamic range; CMOS; Successive approximation ADC; Analog-to-digital converter; Figure of merit; Electronic engineering; Physics; 12-bit; Electrical engineering; Sampling (signal processing); Voltage; Engineering; Capacitor; Optoelectronics; Detector","authors":[{"name":"Andrew R. Macpherson","is_ca":true},{"name":"J.W. Haslett","is_ca":true},{"name":"Leonid Belostotski","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01233437115746067,"gpt":0.1887858941237042,"spread":0.1764515229662436,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003708026,0.000371369,0.0003619272,0.0006485448,0.000464181,0.0007232515,0.001084074,0.0007188168,0.006937784],"category_scores_gemma":[0.0007209068,0.0002169652,0.0002166463,0.0004782161,0.000200504,0.001099948,0.000309248,0.0005803718,0.002563385],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005125123,"about_ca_system_score_gemma":0.0008734572,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006735512,"about_ca_topic_score_gemma":0.001943999,"domain_scores_codex":[0.9996085,0.00002847183,0.00002660597,0.00006021666,0.0002299085,0.00004645118],"domain_scores_gemma":[0.9996908,0.00005235015,0.00003866505,0.00003273241,0.0001527065,0.00003295341],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004423753,0.0000903047,0.001284944,0.0005252611,0.00004723356,0.0005400662,0.00009706137,0.002378546,0.6839113,0.007655839,0.005933336,0.2970937],"study_design_scores_gemma":[0.0001134017,0.001423761,0.002614355,0.0001409331,0.000150835,0.00481715,0.00007458493,0.04989193,0.7713209,0.001962305,0.1673841,0.0001057542],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.11059,0.006076457,0.8412277,0.001031552,0.001241726,0.0005279765,0.0009827492,0.007879919,0.03044195],"genre_scores_gemma":[0.5043032,0.001756377,0.4656613,0.0005130198,0.0003088826,0.0001453323,0.000793318,0.0001834884,0.02633521],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.006937784,"threshold_uncertainty_score":0.02320915,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1996194487","doi":"10.1109/jssc.2015.2402218","title":"A 0.41 pJ/Bit 10 Gb/s Hybrid 2 IIR and 1 Discrete-Time DFE Tap in 28 nm-LP CMOS","year":2015,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; Electronic engineering; Computer science; CMOS; Control theory (sociology); Engineering; Bandwidth (computing); Telecommunications; Digital filter","authors":[{"name":"Shayan Shahramian","is_ca":true},{"name":"Anthony Chan Carusone","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02070358841723818,"gpt":0.2593329889042551,"spread":0.2386294004870169,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000179653,0.0003046836,0.000289429,0.0002339446,0.000257882,0.0005999646,0.000875007,0.0004110435,0.004460271],"category_scores_gemma":[0.0003218508,0.0002448892,0.0001480817,0.0001865608,0.0001892652,0.0005042862,0.0002079943,0.0004350792,0.001172935],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006574296,"about_ca_system_score_gemma":0.0006172513,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001556198,"about_ca_topic_score_gemma":0.004260468,"domain_scores_codex":[0.9997701,0.00001988594,0.00001295719,0.00005965294,0.00009754095,0.00003983361],"domain_scores_gemma":[0.9998739,0.00003786763,0.00002549735,0.00001623465,0.00003436895,0.00001212419],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002969918,0.00007966402,0.0007139174,0.00016915,0.00002183117,0.0002264064,0.0001005057,0.003052285,0.9429749,0.003372535,0.001492686,0.04749922],"study_design_scores_gemma":[0.0001937459,0.001276152,0.002320256,0.00005467214,0.00007707068,0.0009338992,0.00007958665,0.05410928,0.9082792,0.0007547459,0.03187374,0.00004762803],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6466491,0.001847436,0.3109012,0.000948102,0.000402057,0.0002973471,0.0008931134,0.006264925,0.03179669],"genre_scores_gemma":[0.8072154,0.0003768596,0.1749179,0.0002635367,0.00007307473,0.00009942542,0.0002511265,0.0000933005,0.0167094],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.004460271,"threshold_uncertainty_score":0.01492113,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2017417353","doi":"10.1109/icecs.2013.6815376","title":"Highly-linear voltage-to-time converter (VTC) circuit for time-based analog-to-digital converters (T-ADCs)","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Zewail City of Science and Technology","keywords":"Converters; Electronic engineering; CMOS; Linearity; Computer science; Voltage; Analog-to-digital converter; Successive approximation ADC; Sample and hold; Integrating ADC; Digital-to-analog converter; Electrical engineering; Capacitor; Boost converter; Engineering; Buck–boost converter","authors":[{"name":"Hassan Mostafa","is_ca":false},{"name":"Yehea Ismail","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01034228713585351,"gpt":0.2093835737530952,"spread":0.1990412866172417,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003786467,0.0002560689,0.000233235,0.0005050532,0.0003019604,0.0007696089,0.0007694462,0.0006294565,0.003553725],"category_scores_gemma":[0.001411694,0.0001809796,0.0001850563,0.0007131331,0.0003531548,0.0009702778,0.0002446483,0.0006697783,0.001032785],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005151712,"about_ca_system_score_gemma":0.000435346,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004771718,"about_ca_topic_score_gemma":0.0009513488,"domain_scores_codex":[0.9995868,0.00004655829,0.00003004304,0.000087644,0.0002043022,0.00004460986],"domain_scores_gemma":[0.9991552,0.0003252599,0.0001435037,0.00009413381,0.0002455804,0.000036341],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002467777,0.00007122097,0.001573251,0.0005372974,0.0000436732,0.0003480555,0.0001510241,0.003100644,0.6874548,0.01655646,0.00441429,0.2855025],"study_design_scores_gemma":[0.00005918024,0.0009852224,0.002335152,0.00008776135,0.00009349206,0.003368004,0.00006938774,0.05417071,0.8720439,0.002516876,0.06420588,0.00006447105],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0622439,0.004639632,0.9103924,0.0004933662,0.0007666663,0.0003154131,0.0002601328,0.004096271,0.01679217],"genre_scores_gemma":[0.7492676,0.001773215,0.2355302,0.000896126,0.0003524768,0.0001278236,0.0001754326,0.0001537576,0.01172337],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003553725,"threshold_uncertainty_score":0.01188838,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2074853895","doi":"10.1049/ip-cdt:20045063","title":"High-resolution flash time-to-digital conversion and calibration for system-on-chip testing","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Jitter; Computer science; Electronic engineering; Flash (photography); Chip; Time-to-digital converter; CMOS; Computer hardware; Engineering; Clock signal","authors":[{"name":"Peter M. Levine","is_ca":true},{"name":"Gordon W. Roberts","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.009977435183330746,"gpt":0.2021272247279264,"spread":0.1921497895445956,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009107903,0.000372586,0.0003273473,0.0005797214,0.0002564855,0.0005476581,0.0006679272,0.0005627799,0.0037466],"category_scores_gemma":[0.003307725,0.0001799544,0.0001287439,0.0006163844,0.0003339483,0.0005926289,0.0003654782,0.0005152873,0.0006594631],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004948751,"about_ca_system_score_gemma":0.000513517,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004858393,"about_ca_topic_score_gemma":0.000999635,"domain_scores_codex":[0.9988337,0.0002202042,0.00004879625,0.00007530853,0.0007788002,0.00004310358],"domain_scores_gemma":[0.9979149,0.0009468023,0.0001764559,0.0004347648,0.0004764104,0.00005074481],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002953713,0.000125618,0.003043935,0.000391351,0.00003876816,0.0004128029,0.0001713088,0.01764639,0.5959464,0.01358891,0.005008488,0.3633307],"study_design_scores_gemma":[0.00009715599,0.0009791225,0.005515315,0.0001078305,0.00005794902,0.002158176,0.00007960038,0.2164806,0.7254497,0.004072967,0.04492718,0.00007449769],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06192129,0.002150464,0.9201422,0.0002804492,0.0002531961,0.0002371239,0.0001807159,0.003672035,0.01116252],"genre_scores_gemma":[0.650634,0.0009044281,0.3424276,0.0002185491,0.00009373998,0.0001900233,0.0002730145,0.0001664819,0.005092131],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.0037466,"threshold_uncertainty_score":0.01253361,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2155089828","doi":"10.1109/ecce.2011.6064180","title":"Comparison of two methods for addressing DC component in phase-locked loop (PLL) systems","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"","keywords":"Phase-locked loop; PLL multibit; Control theory (sociology); Converters; Component (thermodynamics); Transient (computer programming); Computer science; SIGNAL (programming language); Electronic engineering; Filter (signal processing); Block (permutation group theory); DC bias; Loop (graph theory); Engineering; Voltage; Physics; Mathematics; Electrical engineering; Phase noise","authors":[{"name":"Masoud Karimi-Ghartemani","is_ca":true},{"name":"S. Ali Khajehoddin","is_ca":true},{"name":"Praveen Jain","is_ca":true},{"name":"Alireza Bakhshai","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.2310894209202713,"gpt":0.4637215212273236,"spread":0.2326321003070523,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008682118,0.0006140723,0.00067064,0.001513133,0.0003377289,0.0009469742,0.000703729,0.00102293,0.002600752],"category_scores_gemma":[0.004139077,0.0002557232,0.0004860999,0.0008190087,0.0003488814,0.001225923,0.000601768,0.0006510889,0.0007766655],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003132719,"about_ca_system_score_gemma":0.0003621788,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001103271,"about_ca_topic_score_gemma":0.001214466,"domain_scores_codex":[0.9984529,0.0003223875,0.00007815956,0.0001402747,0.0009475576,0.00005870227],"domain_scores_gemma":[0.9972139,0.001708627,0.0001759692,0.0002415612,0.0006162007,0.00004369486],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0008729129,0.0001704108,0.00143299,0.0007302898,0.0001435706,0.00008558851,0.0003197018,0.02793524,0.05413013,0.01060244,0.001224215,0.9023525],"study_design_scores_gemma":[0.0005990139,0.002353468,0.007509192,0.0002417693,0.0002833762,0.001493001,0.0004160612,0.7273057,0.2008646,0.009309732,0.04935052,0.0002736485],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01793905,0.00233497,0.9749101,0.0001216211,0.0001923966,0.00008314563,0.00003229964,0.0006738082,0.003712578],"genre_scores_gemma":[0.2830972,0.002613644,0.7079155,0.0001154546,0.0002334155,0.0001690735,0.0001698887,0.0002226415,0.005463232],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002600752,"threshold_uncertainty_score":0.00870043,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}