{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":754,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":754,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"a0ceefc2e3c7","filters":{"topic":"Embedded Systems Design Techniques"}},"results":[{"id":"W2018055497","doi":"10.1145/1950413.1950423","title":"LegUp","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":524,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Alterra Power (Canada); University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Embedded system; Software; Hardware architecture; Computer hardware; Interface (matter); Computer architecture; High-level synthesis; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.06753682214906677,"gpt":0.2283635975342483,"spread":0.1608267753851816,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001506285,0.00004272063,0.00004899951,0.00004077639,0.00001837652,0.00002320178,0.0006259264,0.00002528648,0.00008310949],"category_scores_gemma":[0.000005363116,0.00003397813,0.00002048229,0.0001086051,0.000009819246,0.0002880178,0.00009511903,0.00003067735,0.0003082931],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000007996849,"about_ca_system_score_gemma":0.00001141055,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006756249,"about_ca_topic_score_gemma":0.000003150279,"domain_scores_codex":[0.9995772,0.00002409279,0.00008366602,0.0001325475,0.00008063301,0.0001018993],"domain_scores_gemma":[0.9994756,0.000009536474,0.0000194096,0.0004370818,0.00002410558,0.00003425782],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[2.204143e-7,0.0000113182,0.0002165532,0.000001523609,0.000001836914,0.000007436545,0.0005220418,8.205601e-9,0.001018107,0.9816586,0.009450556,0.007111826],"study_design_scores_gemma":[0.0001671381,0.0002356145,0.003119636,0.00002094936,0.000002301056,0.0001053537,0.00004905288,0.0044733,0.7177259,0.24878,0.02485003,0.0004707535],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0002199005,0.000009597426,0.6248256,0.00002438767,0.0000630376,0.00003837456,2.180885e-8,0.0006337889,0.3741853],"genre_scores_gemma":[0.580534,6.552547e-7,0.4169747,0.0001764187,0.0000106325,0.000007447989,2.473334e-8,0.000002326408,0.002293844],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7328786,"threshold_uncertainty_score":0.3962587,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4206262605","doi":"10.1561/1000000005","title":"FPGA Architecture: Survey and Challenges","year":2008,"lang":"en","type":"article","venue":"Foundations and Trends® in Electronic Design Automation","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":411,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Architecture; Computer architecture; Computer science; Embedded system; Software engineering; Geography; Archaeology","retraction":null,"screen_n_in":null,"score":{"opus":0.06574561753306661,"gpt":0.2806721055906656,"spread":0.214926488057599,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009964458,0.0001566446,0.000182038,0.000571586,0.0001946882,0.00009866382,0.0002192446,0.00008518395,0.000007333005],"category_scores_gemma":[0.00005193456,0.0001539868,0.00002067936,0.0006146746,0.00006538791,0.0005372597,0.00005071936,0.0001621129,0.000005641642],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001082945,"about_ca_system_score_gemma":0.00009428234,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001159582,"about_ca_topic_score_gemma":0.0004925391,"domain_scores_codex":[0.9983428,0.000487021,0.0002766358,0.0003937918,0.0001761165,0.0003236852],"domain_scores_gemma":[0.9991972,0.0002792827,0.0001080065,0.0003143577,0.0000503696,0.00005073246],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"observational","study_design_scores_codex":[0.00001228565,0.0001065249,0.0006684597,0.00002904817,0.00003283741,0.000009784019,0.002807681,0.0001854363,0.0003727584,0.1297561,0.0004111842,0.8656079],"study_design_scores_gemma":[0.001862377,0.001156151,0.5564203,0.00009758992,0.00001804902,0.001147907,0.00004291579,0.3009103,0.001881404,0.1300823,0.005233217,0.001147482],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0104032,0.003309092,0.9840455,0.0007175994,0.00004998394,0.0002352233,0.000001471106,0.0004396147,0.000798303],"genre_scores_gemma":[0.9689031,0.001930026,0.02888004,0.00002383857,0.00001702909,0.00008285345,0.00001933847,0.00001164843,0.0001321604],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9584998,"threshold_uncertainty_score":0.6279399,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2133712953","doi":"10.1145/1117201.1117205","title":"Measuring the gap between FPGAs and ASICs","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":319,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Field-programmable gate array; Application-specific integrated circuit; Computer science; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.05732438770549496,"gpt":0.2472154155981802,"spread":0.1898910278926852,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005342602,0.00007481448,0.00008896201,0.00003457591,0.0000987456,0.0001755229,0.0005312691,0.00003752014,0.000002368197],"category_scores_gemma":[0.00001127779,0.00004717255,0.0000218283,0.0001433924,0.00003164357,0.0002126651,0.00016978,0.00007655441,0.00001527217],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001727106,"about_ca_system_score_gemma":0.00001422682,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002081921,"about_ca_topic_score_gemma":0.00001758385,"domain_scores_codex":[0.9992557,0.00007232638,0.0001455336,0.0001814795,0.0001951473,0.0001497959],"domain_scores_gemma":[0.9993593,0.0001202553,0.00004104253,0.0004180374,0.00003502724,0.00002641103],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[6.003054e-7,0.0000177783,0.01795715,0.00002446413,0.00001777365,0.0000107346,0.0004610241,0.00001248946,0.004848865,0.9097219,0.02346016,0.04346702],"study_design_scores_gemma":[0.0004941102,0.0001816076,0.06775823,0.0001212059,0.00002768236,0.0001382132,0.00008715588,0.01479772,0.3540237,0.527911,0.03345231,0.001007096],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.009459089,0.0001449234,0.9247159,0.0007789222,0.00004496577,0.0001546971,3.568636e-7,0.0005085644,0.06419255],"genre_scores_gemma":[0.9538595,0.000001970906,0.04522574,0.00008855655,0.0001162581,0.000008903672,2.050425e-7,0.000005253146,0.0006935786],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9444004,"threshold_uncertainty_score":0.1923641,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1970032753","doi":"10.1145/2514740","title":"LegUp","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Embedded Computing Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":302,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Alterra Power (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Software; Hardware architecture; High-level synthesis; Computer hardware; Field-programmable gate array; Hardware compatibility list; Embedded system; Computer architecture; Benchmark (surveying); Pointer (user interface); Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02059518941063918,"gpt":0.2544216356610847,"spread":0.2338264462504455,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0007065614,0.0004130749,0.0004935851,0.0004446968,0.0004532222,0.0008213452,0.002857133,0.0002309623,0.00003820787],"category_scores_gemma":[0.00005076646,0.0003928811,0.0002126571,0.0008824202,0.00006002629,0.0008832535,0.00005412871,0.0004921814,0.001359149],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002066437,"about_ca_system_score_gemma":0.00008203559,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004799007,"about_ca_topic_score_gemma":0.000002905261,"domain_scores_codex":[0.9964842,0.0004319934,0.000831057,0.0008811374,0.0006704047,0.0007012732],"domain_scores_gemma":[0.9957264,0.0005557462,0.0002786559,0.002898598,0.000296546,0.0002440184],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003455327,0.001840606,0.000312127,0.0009660242,0.001022174,0.0001763597,0.01979331,0.08232868,0.03671931,0.1593764,0.05833103,0.6390994],"study_design_scores_gemma":[0.001538243,0.0008801896,0.0003281093,0.001052117,0.00004696435,0.0008404593,0.001571129,0.951162,0.02234432,0.01101854,0.006957317,0.002260613],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005753513,0.0001417754,0.9827989,0.0004646203,0.002030781,0.001162376,0.000002518417,0.002996313,0.004649166],"genre_scores_gemma":[0.8956981,0.000005576555,0.1025314,0.000272895,0.0001585243,0.0001899341,0.000001428705,0.00004570832,0.001096513],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8899446,"threshold_uncertainty_score":0.9998523,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2980612421","doi":"10.1145/3357375","title":"A Survey of Coarse-Grained Reconfigurable Architecture and Design","year":2019,"lang":"en","type":"review","venue":"ACM Computing Surveys","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":225,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"National Key Research and Development Program of China; National Science and Technology Major Project; National Natural Science Foundation of China","keywords":"Computer science; Computer architecture; Adaptability; Flexibility (engineering); Architecture; Software; Embedded system; Software engineering; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.1633039885285404,"gpt":0.3508125939290486,"spread":0.1875086054005081,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0219901,0.0007798734,0.003429983,0.0005782514,0.000114807,0.0002457639,0.004226807,0.0005846642,0.000004851139],"category_scores_gemma":[0.002830216,0.0006677147,0.0003263791,0.001386316,0.0001191451,0.000153779,0.001061864,0.0007856822,0.00003788722],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008967002,"about_ca_system_score_gemma":0.0006903741,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009869684,"about_ca_topic_score_gemma":0.00004796813,"domain_scores_codex":[0.9797884,0.01622634,0.001538112,0.001303504,0.0004897243,0.0006539038],"domain_scores_gemma":[0.9818219,0.01283918,0.001544695,0.00326306,0.0003815069,0.0001496415],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.000001147445,0.00002368432,0.00004882247,0.00699392,0.0001312636,0.00000995072,0.0001367324,0.00001937171,0.000002368867,0.0001641267,0.001157764,0.9913108],"study_design_scores_gemma":[0.003134371,0.003947277,0.003981149,0.1985487,0.001450201,0.002535351,0.00002889693,0.06544066,0.0003914605,0.01005885,0.6959948,0.01448827],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"review","genre_gemma":"review","genre_scores_codex":[0.000001846602,0.5194476,0.4786538,0.000006240439,0.0003062956,0.001063596,0.00002477405,0.0002870926,0.0002087629],"genre_scores_gemma":[0.0005239416,0.8181217,0.1806423,0.00003114338,0.00008062284,0.00003446473,0.00009123328,0.0001387213,0.0003358582],"genre_candidate":"review","genre_consensus":"review","teacher_disagreement_score":0.9768226,"threshold_uncertainty_score":0.9995774,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2741661236","doi":"10.1109/asap.2017.7995277","title":"CGRA-ME: A unified framework for CGRA modelling and exploration","year":2017,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":156,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Computer architecture; Architecture; Field-programmable gate array; Design flow; Microarchitecture; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.113824749314257,"gpt":0.3302217807785392,"spread":0.2163970314642822,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000433541,0.0001047514,0.0001372517,0.00006023411,0.0003806329,0.0007295677,0.0007287649,0.0001123158,0.00000116699],"category_scores_gemma":[0.00008521437,0.00009238414,0.00003544239,0.00004615199,0.00003443467,0.001327998,0.0001472254,0.00008291649,0.000005239043],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000158343,"about_ca_system_score_gemma":0.00002282352,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004056871,"about_ca_topic_score_gemma":0.00001393516,"domain_scores_codex":[0.999168,0.00002952499,0.0001758389,0.0003182199,0.0001331,0.0001752542],"domain_scores_gemma":[0.9986052,0.000128625,0.0001430386,0.0009673325,0.00009581727,0.00005999764],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.000003571189,0.000009171579,0.00005337076,0.00002036987,0.00000547785,0.000001096992,0.0005609383,0.0001432255,0.0004152968,0.9938627,0.0006834795,0.004241261],"study_design_scores_gemma":[0.00008096608,0.00004901195,0.00001264047,0.00004469583,0.000002210409,0.000002124887,0.00002996423,0.4670147,0.008677689,0.5235679,0.0004085365,0.0001095473],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001028945,0.00004371519,0.9951926,0.000951529,0.0001447739,0.0004345158,7.204137e-7,0.0004000596,0.001803109],"genre_scores_gemma":[0.4633698,0.000012778,0.5361598,0.00006488003,0.00004605252,0.00006848082,4.504025e-7,0.000006232785,0.0002715343],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.4702948,"threshold_uncertainty_score":0.7035238,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2093994565","doi":"10.1145/1723112.1723122","title":"Efficient multi-ported memories for FPGAs","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":129,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Porting; Computer science; Stratix; Field-programmable gate array; Block (permutation group theory); Reduction (mathematics); Embedded system; Parallel computing; Computer hardware; Operating system; Software; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02566097907114821,"gpt":0.2918412105642328,"spread":0.2661802314930846,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005375804,0.000115839,0.0001399934,0.00008496085,0.00009178487,0.0001132325,0.0007701836,0.00008757583,0.00001735299],"category_scores_gemma":[0.0001157362,0.00009294577,0.00006782122,0.0001804713,0.00003973095,0.00009298301,0.0001215071,0.0001116852,0.00003418924],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001350423,"about_ca_system_score_gemma":0.00004890221,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002496202,"about_ca_topic_score_gemma":0.00005625464,"domain_scores_codex":[0.9990113,0.00002227487,0.0002242577,0.0003273214,0.0001695068,0.0002453103],"domain_scores_gemma":[0.9988477,0.0001135054,0.00007257579,0.0007163173,0.0001711099,0.00007876109],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000006422924,0.0002605772,0.000297339,0.00006391036,0.00002763268,0.00001189075,0.001535561,0.00008953282,0.2654961,0.6949733,0.0172383,0.01999938],"study_design_scores_gemma":[0.0003915541,0.00007348126,0.0002893209,0.00001102654,0.00000403455,0.00002839431,0.0000293515,0.5813512,0.4058059,0.003125484,0.0086107,0.00027961],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01246228,0.00001010636,0.9811232,0.0002816162,0.0007493703,0.0005714017,0.000001473143,0.001186304,0.003614232],"genre_scores_gemma":[0.4718056,1.402188e-7,0.5266618,0.000101308,0.00004454159,0.00008696997,6.004672e-7,0.000007204383,0.001291931],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.6918479,"threshold_uncertainty_score":0.3790218,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2533368764","doi":"10.1109/icm.2006.373294","title":"Soft-Core Processors for Embedded Systems","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":118,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Computer science; Embedded system; Application-specific integrated circuit; Multi-core processor; Flexibility (engineering); Computer architecture; Field-programmable gate array; Software; Obsolescence; Core (optical fiber); Dataflow; Soft error; Operating system; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02824565982339589,"gpt":0.2723407080114815,"spread":0.2440950481880856,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008198281,0.000168035,0.0002236019,0.0001201917,0.00008352392,0.0002831159,0.0008932275,0.00009912412,0.000002663726],"category_scores_gemma":[0.00004830662,0.0001387681,0.00007853117,0.0002903886,0.00002100813,0.000517573,0.0000850205,0.00006697021,0.00003164856],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005016676,"about_ca_system_score_gemma":0.00008592545,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001820328,"about_ca_topic_score_gemma":0.00002341806,"domain_scores_codex":[0.998552,0.00005702098,0.0003672331,0.0004259905,0.000269756,0.0003280318],"domain_scores_gemma":[0.9988112,0.0001863619,0.0001382466,0.000595128,0.0002165814,0.00005241929],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002805324,0.00004453869,0.0001283429,0.0001428068,0.000007089792,0.000003899034,0.0001645918,0.0001674533,0.003800167,0.9398064,0.05468403,0.001047861],"study_design_scores_gemma":[0.0009734914,0.0003888513,0.0001638718,0.0002366358,0.00001616502,0.0001533095,0.0001795255,0.7223461,0.05910811,0.167265,0.04797947,0.001189477],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.000703247,0.0001728221,0.9717713,0.000182703,0.0002683969,0.0009705891,0.000002448318,0.00180966,0.02411881],"genre_scores_gemma":[0.7958214,0.000001038668,0.1937304,0.0001994417,0.0001460908,0.0005795003,0.000004891114,0.00002414913,0.009493156],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7951181,"threshold_uncertainty_score":0.5658798,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2000336625","doi":"10.1145/2043662.2043663","title":"A Model-Driven Design Framework for Massively Parallel Embedded Systems","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Embedded Computing Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":105,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Massively parallel; Abstraction; Design space exploration; Implementation; Abstraction layer; Model of computation; Electronic system-level design and verification; Embedded system; Computer architecture; Computation; Distributed computing; Parallel computing; Programming language; Software","retraction":null,"screen_n_in":null,"score":{"opus":0.1350993031911067,"gpt":0.3054896980375446,"spread":0.1703903948464378,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002353238,0.0009570908,0.001283394,0.0007619205,0.0009158445,0.0007067652,0.004558103,0.0007873604,0.00000635859],"category_scores_gemma":[0.0002426549,0.0009466691,0.0005418637,0.001068706,0.000127584,0.0008286196,0.00009076427,0.0008789565,0.0001122596],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004488353,"about_ca_system_score_gemma":0.0003403866,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001393451,"about_ca_topic_score_gemma":0.000002404227,"domain_scores_codex":[0.9927265,0.001210263,0.001797235,0.001833991,0.00100781,0.001424168],"domain_scores_gemma":[0.9917772,0.002157555,0.0009863228,0.003922787,0.0006919182,0.0004642627],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001735502,0.0005008891,0.00001160477,0.0004626114,0.0004490964,0.00004447599,0.01360483,0.7929165,0.0008673514,0.1855988,0.001504088,0.003866111],"study_design_scores_gemma":[0.0008886617,0.0006540791,0.000004612582,0.001031347,0.00008347108,0.000174343,0.0009542807,0.9736852,0.001692966,0.01966269,0.0001238241,0.001044496],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0002794372,0.0002894264,0.9876516,0.00008547964,0.002913365,0.004583037,0.00003927819,0.003422118,0.0007362285],"genre_scores_gemma":[0.4837252,0.00001072797,0.5148318,0.00008985156,0.0001453426,0.0008252221,0.000003331938,0.0000980284,0.000270451],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.4834457,"threshold_uncertainty_score":0.9992984,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2098681688","doi":"10.1145/1086297.1086325","title":"The microarchitecture of FPGA-based soft processors","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":97,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Microarchitecture; Computer science; Field-programmable gate array; Parallel computing; Computer architecture; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.008604874053759428,"gpt":0.2401698363044486,"spread":0.2315649622506892,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004401964,0.00009560029,0.0001086666,0.00005879623,0.00008758256,0.0000677984,0.001269535,0.00005043234,0.000006984883],"category_scores_gemma":[0.00004648948,0.00005550349,0.00005668445,0.0002670711,0.00007124769,0.0001173448,0.00008373227,0.00009951797,0.00001830718],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002293292,"about_ca_system_score_gemma":0.00009324262,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001547573,"about_ca_topic_score_gemma":0.00004668431,"domain_scores_codex":[0.9990737,0.00006943688,0.0002339209,0.0001941762,0.0002344255,0.0001943508],"domain_scores_gemma":[0.9989389,0.0001938193,0.0001045121,0.0006244516,0.0001005204,0.00003781088],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00002721851,0.000204147,0.0003821153,0.0001728153,0.00004403324,0.000005703213,0.002484418,0.001489414,0.08543404,0.1102231,0.05437335,0.7451596],"study_design_scores_gemma":[0.0001452418,0.00007942478,0.00005815072,0.00003213256,0.00000220226,0.00001073008,0.00001630804,0.03587865,0.9181158,0.004080756,0.04143516,0.0001454366],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.002527822,0.0002351319,0.9865431,0.003374857,0.00004535682,0.0002352602,5.156089e-7,0.0004329188,0.006605016],"genre_scores_gemma":[0.8137156,0.000001818846,0.1846333,0.0004454851,0.00003837805,0.00002426605,1.821969e-7,0.000007074288,0.001133899],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8326818,"threshold_uncertainty_score":0.2359133,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2071189607","doi":"10.1109/fpl.2014.6927490","title":"Modulo SDC scheduling with recurrence minimization in high-level synthesis","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Modulo; Computer science; Scheduling (production processes); Software pipelining; High-level synthesis; Backtracking; Parallel computing; Algorithm; Mathematical optimization; Embedded system; Mathematics; Field-programmable gate array","retraction":null,"screen_n_in":null,"score":{"opus":0.02558949823905153,"gpt":0.2368146874759209,"spread":0.2112251892368693,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006372045,0.0001400478,0.0001986749,0.0002073893,0.00004601537,0.0001157741,0.0007244108,0.0000778431,0.000009239754],"category_scores_gemma":[0.0002262326,0.0001125768,0.00001943198,0.0005535034,0.00002675738,0.0005719645,0.00009763047,0.000102181,0.00002935682],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005579923,"about_ca_system_score_gemma":0.00004664384,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001734743,"about_ca_topic_score_gemma":0.0000895646,"domain_scores_codex":[0.9986028,0.0001941121,0.0002671332,0.0004290912,0.0002709287,0.000235954],"domain_scores_gemma":[0.9988524,0.0002689965,0.0001046743,0.000621302,0.00009490422,0.00005770256],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002546353,0.000214686,0.01362599,0.0001535719,0.00002458154,0.00001960833,0.001308014,0.007291193,0.003944251,0.7492123,0.001173551,0.2230068],"study_design_scores_gemma":[0.0003168615,0.0001654219,0.005246094,0.0005222263,0.000005310815,0.00002187283,0.00003943898,0.8960213,0.08742511,0.009469376,0.0002281038,0.0005388916],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01583641,0.00001317781,0.9800072,0.0003372776,0.00008105198,0.0001891678,5.43908e-7,0.0004114042,0.003123778],"genre_scores_gemma":[0.5402576,0.000002438317,0.4595399,0.00005818977,0.00001711106,0.00004135386,3.73373e-7,0.000006437725,0.00007660063],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8887301,"threshold_uncertainty_score":0.4590749,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2103518090","doi":"10.1145/360276.360328","title":"The effect of reconfigurable units in superscalar processors","year":2001,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":89,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Superscalar; Control reconfiguration; Computer architecture; Reduced instruction set computing; Pipeline (software); Instruction scheduling; Parallel computing; Scheduling (production processes); Architecture; Instruction set; Microarchitecture; Embedded system; Dynamic priority scheduling; Schedule; Operating system; Engineering; Two-level scheduling","retraction":null,"screen_n_in":null,"score":{"opus":0.01308495822640767,"gpt":0.2450951931520731,"spread":0.2320102349256655,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001315735,0.00008556335,0.0001499829,0.0000821525,0.00004845962,0.00005205243,0.0008660691,0.00005214172,0.000007996697],"category_scores_gemma":[0.0001698496,0.00004953401,0.00002311822,0.0009215937,0.00003406057,0.0002602584,0.00003957936,0.00009224338,0.00001431802],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002587067,"about_ca_system_score_gemma":0.00003622796,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001531239,"about_ca_topic_score_gemma":0.00008645422,"domain_scores_codex":[0.9989794,0.0002350491,0.0002348591,0.000174002,0.0001707141,0.0002059722],"domain_scores_gemma":[0.9989448,0.0004382565,0.00005398896,0.0004571881,0.00007543583,0.0000303891],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002143171,0.0001663192,0.2084764,0.0006556375,0.0001072145,0.000211516,0.007144308,0.0002222679,0.09651765,0.2838297,0.03902585,0.3634288],"study_design_scores_gemma":[0.000610152,0.0009517478,0.001243648,0.0001854909,0.000003651396,0.00009845532,0.000126386,0.01505173,0.9644067,0.004195289,0.0128397,0.0002870085],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5601083,0.0007709172,0.1647629,0.001227312,0.0002834373,0.00154175,5.27465e-7,0.0008395629,0.2704653],"genre_scores_gemma":[0.9964274,0.00003794571,0.001333267,0.00002451969,0.00000810624,0.000048289,1.55759e-7,0.000005448498,0.002114836],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8678891,"threshold_uncertainty_score":0.2019938,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2151471392","doi":"10.1109/fccm.2011.48","title":"FUSE: Front-End User Framework for O/S Abstraction of Hardware Accelerators","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":76,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Embedded system; Fuse (electrical); Field-programmable gate array; Operating system; Front and back ends; Software; Abstraction; Process (computing); Computer architecture; Hardware acceleration; Computer hardware; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.07185354450616706,"gpt":0.2948013455393196,"spread":0.2229478010331525,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003231434,0.0001258979,0.0001939611,0.0001056176,0.00005039365,0.00005079589,0.0007317895,0.0001718548,0.0002305739],"category_scores_gemma":[0.00006306571,0.0001096287,0.00009048532,0.0001273719,0.0000257442,0.0006917017,0.0000818593,0.0001159078,0.00003841462],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003401532,"about_ca_system_score_gemma":0.00004292619,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001477649,"about_ca_topic_score_gemma":0.00001958485,"domain_scores_codex":[0.9989315,0.00003723289,0.0003317134,0.0002977101,0.0001960399,0.0002058572],"domain_scores_gemma":[0.9987841,0.0001270318,0.0001886779,0.0006646778,0.0001715029,0.00006399686],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00002869185,0.0001754825,0.002869878,0.0001294133,0.00006184561,0.000004833311,0.00300684,0.00000198268,0.00622979,0.9421083,0.02692206,0.01846083],"study_design_scores_gemma":[0.0002594447,0.0003435913,0.006266083,0.0001248849,0.00001409732,0.00001061609,0.0001942666,0.001129798,0.8453993,0.1371294,0.008721059,0.0004074965],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00347664,0.00003717551,0.9853417,0.00004505261,0.0004102217,0.0004259675,0.000003886176,0.0004711307,0.009788244],"genre_scores_gemma":[0.4746731,0.000002904092,0.5246766,0.00006619004,0.0000409331,0.00005642468,6.661083e-7,0.000009851566,0.0004733684],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.8391695,"threshold_uncertainty_score":0.447053,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2052930524","doi":"10.1109/fpl.2013.6645515","title":"A high-performance overlay architecture for pipelined execution of data flow graphs","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":74,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Overlay; Scalability; Field-programmable gate array; Pipeline (software); Stratix; Computer architecture; Parallel computing; Abstraction; Overlay network; Software; Architecture; Throughput; Embedded system; Computer hardware; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02717006953071272,"gpt":0.2602762525529136,"spread":0.2331061830222009,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004335777,0.0001370926,0.000213593,0.000144335,0.00004941364,0.00006548821,0.001888486,0.00008224815,0.00001911582],"category_scores_gemma":[0.00004044507,0.0001055882,0.00004231109,0.0002944526,0.00003577156,0.001097837,0.0003505321,0.00008070792,0.00001760976],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001567197,"about_ca_system_score_gemma":0.00004257111,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002185214,"about_ca_topic_score_gemma":0.0000140297,"domain_scores_codex":[0.9987183,0.00004778735,0.0003517963,0.0004143308,0.000237285,0.0002304957],"domain_scores_gemma":[0.9978294,0.0001155555,0.0001415201,0.001688462,0.0001715704,0.00005350644],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003587145,0.0001960526,0.0002938103,0.0005408007,0.00007825636,0.000001442818,0.0007808394,0.0006240305,0.1322751,0.1395492,0.2514788,0.4741458],"study_design_scores_gemma":[0.0004604917,0.0003299052,0.0006047481,0.0000949918,0.000008561756,0.00001433785,0.00001120912,0.8109623,0.1508639,0.03384856,0.002500042,0.0003009524],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01289258,0.00003720946,0.9847286,0.0003857422,0.0001571537,0.0008458451,0.00001775446,0.0004057773,0.0005293614],"genre_scores_gemma":[0.4793405,0.000005574055,0.520225,0.0001029909,0.00002947539,0.00007587721,0.00001856304,0.000006779053,0.0001952334],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.8103383,"threshold_uncertainty_score":0.4305761,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2023777102","doi":"10.1109/tvlsi.2005.863187","title":"Design and verification of SystemC transaction-level models","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Correctness; Abstract state machines; Electronic system-level design and verification; Programming language; Formal verification; Embedded system; High-level synthesis; Unified Modeling Language; Computer architecture; Finite-state machine; Software; Field-programmable gate array","retraction":null,"screen_n_in":null,"score":{"opus":0.03567468190291152,"gpt":0.2447658100817937,"spread":0.2090911281788822,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001341959,0.0004058236,0.000583462,0.0006033402,0.0003247278,0.0002721446,0.000559891,0.0003543151,0.000007927328],"category_scores_gemma":[0.000004521644,0.0003852557,0.000184145,0.0007238924,0.0000800722,0.001670812,0.000002387612,0.0003304398,0.00002611767],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002648319,"about_ca_system_score_gemma":0.0001256782,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006045938,"about_ca_topic_score_gemma":0.000122105,"domain_scores_codex":[0.9961482,0.0007399499,0.001223965,0.0007567463,0.0007353908,0.0003958067],"domain_scores_gemma":[0.9977034,0.0002839435,0.0004498818,0.0009658901,0.0004779033,0.0001189824],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003517562,0.002209817,0.00002728422,0.00142185,0.0003349256,0.00002172567,0.007393227,0.5560619,0.3202549,0.09073006,0.003123417,0.01806922],"study_design_scores_gemma":[0.0005537731,0.0002269164,0.00001957145,0.0004622905,0.00004228301,0.00009016822,0.000460043,0.7848968,0.2118848,0.0008760301,0.0001102772,0.0003770841],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.002333856,0.0002756285,0.9930466,0.00007037371,0.001281523,0.001555975,0.00008681145,0.0006442216,0.0007050334],"genre_scores_gemma":[0.9649462,0.00004546397,0.03344304,0.0000215066,0.00006617677,0.0005062369,0.00000990646,0.00004254228,0.0009189722],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9626123,"threshold_uncertainty_score":0.9998599,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2100410948","doi":"10.1109/date.2005.112","title":"Design for Verification of SystemC Transaction Level Models","year":2005,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":68,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Electronic system-level design and verification; Correctness; Formal verification; Unified Modeling Language; Design flow; Abstract state machines; Programming language; Computer architecture; Functional verification; High-level synthesis; Embedded system; Model checking; Intelligent verification; Finite-state machine; Software; Field-programmable gate array; Software system","retraction":null,"screen_n_in":null,"score":{"opus":0.08664101634549055,"gpt":0.270620713554104,"spread":0.1839796972086135,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001450832,0.0001476345,0.0002208469,0.0002470835,0.0000780992,0.00007959583,0.0003459289,0.00008329215,0.00000120163],"category_scores_gemma":[0.0001608697,0.0001463219,0.00002630313,0.0005129558,0.00002882893,0.001057334,0.00001168741,0.00005766689,0.000004832012],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005809638,"about_ca_system_score_gemma":0.00009664574,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001503214,"about_ca_topic_score_gemma":0.000003277205,"domain_scores_codex":[0.9984164,0.000320232,0.0005645236,0.000329392,0.0001972306,0.000172179],"domain_scores_gemma":[0.9982849,0.0007111726,0.0002423685,0.0003727448,0.0003455839,0.00004318312],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001202698,0.001139247,0.000455675,0.001657776,0.00008024935,0.000008289207,0.02106455,0.1670143,0.3228664,0.2823616,0.004579332,0.1986523],"study_design_scores_gemma":[0.0003534698,0.0001821743,0.0006562939,0.0001115305,0.000007785171,0.00001869763,0.00001375785,0.9312515,0.06415223,0.002908065,0.0001838182,0.0001606862],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0009011516,0.0001870227,0.9970028,0.0001197745,0.00006244367,0.001130897,0.00000533555,0.0003687549,0.0002217998],"genre_scores_gemma":[0.601991,0.00003700011,0.3977244,0.00002273894,0.00002159264,0.0001093524,0.000002544138,0.00001333045,0.00007796915],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7642372,"threshold_uncertainty_score":0.5966833,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2157855196","doi":"10.1109/tcad.2006.887921","title":"Exploration and Customization of FPGA-Based Soft Processors","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Microarchitecture; Personalization; Embedded system; Computer architecture; Set (abstract data type); Implementation; Scheme (mathematics); Processor design; Nios II; Parallel computing","retraction":null,"screen_n_in":null,"score":{"opus":0.04017209727223339,"gpt":0.2543962330251981,"spread":0.2142241357529647,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001631627,0.0003108684,0.0005700737,0.0007642371,0.0001371673,0.0001369763,0.0003785744,0.0002389368,0.000001662115],"category_scores_gemma":[0.00001604811,0.0002754928,0.00007348089,0.0008738908,0.0001165317,0.0006713432,0.000002923963,0.0002200258,0.000001592665],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008675132,"about_ca_system_score_gemma":0.0001703779,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001617737,"about_ca_topic_score_gemma":0.00001049579,"domain_scores_codex":[0.9973227,0.0003680847,0.001052652,0.0005262,0.000452713,0.0002776567],"domain_scores_gemma":[0.9976249,0.0005547953,0.0005416336,0.0004625557,0.0006803088,0.0001357863],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002207528,0.0008810025,0.00006709132,0.001711763,0.0002804158,0.00003373185,0.004419322,0.3985508,0.136099,0.004965347,0.0006094903,0.4521613],"study_design_scores_gemma":[0.0006652671,0.0009009658,0.00001719104,0.0007594478,0.00002686465,0.00004544959,0.0001674525,0.751402,0.2454585,0.0002460026,0.00003724133,0.0002736217],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003512706,0.0002123444,0.9942993,0.00002650343,0.0005481735,0.001012185,0.00001201625,0.0003136363,0.00006315411],"genre_scores_gemma":[0.9724858,0.0000392786,0.02728779,0.00003245493,0.00002893914,0.00005567815,0.000003015137,0.00002573507,0.00004128194],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9689731,"threshold_uncertainty_score":0.9999697,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1994777880","doi":"10.1109/4.881197","title":"The first IA-64 microprocessor","year":2000,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Ministère de l'Économie, de la Science et de l'Innovation - Québec; Intel Corporation","keywords":"Microprocessor; Computer science; EPIC; CMOS; Chip; Embedded system; Multi-core processor; Instruction set; Cache; Software; Computer hardware; Grid; Block (permutation group theory); Parallel computing; Computer architecture; Operating system; Electrical engineering; Engineering; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.01572921232558784,"gpt":0.2733549532971484,"spread":0.2576257409715606,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001437611,0.0002313653,0.0003681505,0.000154922,0.0003848139,0.0003871108,0.002487574,0.00009059178,0.00002305484],"category_scores_gemma":[0.00004927019,0.0001596557,0.0002012871,0.0004550819,0.0001120299,0.0008944659,0.00004249052,0.0004422881,0.0001456507],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001331369,"about_ca_system_score_gemma":0.0002229982,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001092632,"about_ca_topic_score_gemma":0.00001728422,"domain_scores_codex":[0.9974509,0.0001286561,0.0009712332,0.0002552397,0.0006738334,0.0005201136],"domain_scores_gemma":[0.9977981,0.0002476673,0.0006387752,0.0006289452,0.000490803,0.0001957351],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00007199102,0.0003733729,0.0005498322,0.000215443,0.0004060875,0.001458277,0.01189374,0.001687109,0.06403475,0.001589695,0.1733255,0.7443942],"study_design_scores_gemma":[0.002223421,0.001292589,0.002367305,0.001178129,0.00007139444,0.008494874,0.0001679453,0.003971188,0.3863454,0.042132,0.5503372,0.001418488],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3792079,0.007933565,0.5849676,0.006974497,0.004897461,0.001197504,0.00003004445,0.0007802859,0.01401113],"genre_scores_gemma":[0.9945734,0.001015736,0.001374908,0.0006596597,0.0004378512,0.000009694989,1.320022e-7,0.00003341115,0.001895254],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7429758,"threshold_uncertainty_score":0.6510571,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2009541799","doi":"10.1109/fpl.2014.6927496","title":"Source-level debugging for FPGA high-level synthesis","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":61,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Field-programmable gate array; Computer science; High-level synthesis; Embedded system; Software; Algorithmic program debugging; Source code; Computer architecture; Computer hardware; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.05718946099388126,"gpt":0.2594504170046196,"spread":0.2022609560107383,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001181049,0.0002063631,0.0002985175,0.0001729354,0.0001701162,0.0002088424,0.001362257,0.0001212755,0.00002294783],"category_scores_gemma":[0.0004445294,0.0001772931,0.0001182298,0.0002072118,0.00003108796,0.0003963567,0.0002290552,0.00008424136,0.00009513212],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006174277,"about_ca_system_score_gemma":0.00004757805,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001574786,"about_ca_topic_score_gemma":0.00002672913,"domain_scores_codex":[0.9982704,0.0001362009,0.0003470744,0.0005199969,0.0002878601,0.0004384888],"domain_scores_gemma":[0.9975508,0.001122583,0.000126131,0.0009511082,0.000132311,0.0001170762],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000007095153,0.00006469966,0.0001679267,0.0001093806,0.00005215389,0.000001465658,0.0005344219,0.00004988703,0.009260281,0.4017653,0.05051164,0.5374757],"study_design_scores_gemma":[0.0004899005,0.000223233,0.0007788672,0.0001968999,0.00003234943,0.00004752258,0.00005192313,0.2600119,0.6196449,0.06988909,0.04755807,0.001075344],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0006109464,0.00001578887,0.9907867,0.0008093534,0.0002232091,0.0003836511,0.000004677035,0.001737338,0.005428303],"genre_scores_gemma":[0.5120301,7.467392e-7,0.4847508,0.0003831724,0.0001021782,0.0001728184,5.923157e-7,0.00001958046,0.00254003],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.6103846,"threshold_uncertainty_score":0.7229804,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2108424055","doi":"10.1145/968280.968308","title":"Using reconfigurability to achieve real-time profiling for hardware/software codesign","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":60,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Government of Ontario","keywords":"Reconfigurability; Profiling (computer programming); Computer science; Field-programmable gate array; Embedded system; Software; Computer architecture; Reconfigurable computing; System on a chip; Computer hardware; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.06832273468868369,"gpt":0.3218016446951693,"spread":0.2534789100064856,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001455388,0.0002546448,0.0003724352,0.000161896,0.0001929785,0.0002172459,0.001090446,0.0001473979,0.00001413163],"category_scores_gemma":[0.0003411592,0.000237419,0.0001362072,0.0004385458,0.00003115581,0.0006085885,0.0001595294,0.0001110574,0.00007652352],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004262036,"about_ca_system_score_gemma":0.000311106,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002606867,"about_ca_topic_score_gemma":0.000011225,"domain_scores_codex":[0.9977094,0.0001361032,0.0005251309,0.0008221855,0.0002952755,0.0005119257],"domain_scores_gemma":[0.9978986,0.000279132,0.0001366354,0.001134515,0.0003423314,0.0002087399],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001512861,0.0002929466,0.0004635754,0.0003741083,0.00007742094,0.00002691989,0.002364364,0.005228454,0.7936353,0.17359,0.003592834,0.02020277],"study_design_scores_gemma":[0.0005747589,0.0008178334,0.00005372103,0.000219627,0.00001363982,0.00005584909,0.00004410213,0.01998159,0.8891772,0.08784577,0.0004283019,0.0007876017],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.009386946,0.000009213675,0.9831299,0.000414522,0.0001737888,0.002294818,0.00001232166,0.002033036,0.002545422],"genre_scores_gemma":[0.05157936,0.000001194571,0.9474128,0.0002656192,0.00007405837,0.0002044585,0.000003718494,0.00003122451,0.0004275439],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.09554189,"threshold_uncertainty_score":0.9681666,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2165055337","doi":"10.1109/fccm.2006.71","title":"Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":58,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Retiming; Computer science; Embedded system; Block (permutation group theory); Routing (electronic design automation); Design flow; Logic block; FPGA prototype; Computer architecture; Computer hardware; Parallel computing","retraction":null,"screen_n_in":null,"score":{"opus":0.1082639515791821,"gpt":0.3906616694851804,"spread":0.2823977179059983,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.005680646,0.000299839,0.0005250668,0.0004631729,0.0001074032,0.000139659,0.001282413,0.0002074083,0.00004821851],"category_scores_gemma":[0.0007362612,0.000284359,0.0001427546,0.0006578609,0.00003531994,0.0004586182,0.0003084492,0.0001864645,0.00002394528],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001699829,"about_ca_system_score_gemma":0.000153051,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003042509,"about_ca_topic_score_gemma":0.000236971,"domain_scores_codex":[0.9959009,0.0009313024,0.001102537,0.0008425341,0.0004846646,0.0007380097],"domain_scores_gemma":[0.9968125,0.001691077,0.0003130836,0.0008839123,0.0002234792,0.0000759638],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001411312,0.0005393265,0.001912331,0.00009421843,0.00008665405,0.00004861869,0.003141274,0.001254295,0.3184801,0.5276091,0.03886355,0.1078294],"study_design_scores_gemma":[0.002850822,0.001873972,0.0002519434,0.0001084857,0.00002215769,0.00005825143,0.0004076645,0.4875499,0.3403876,0.1646339,0.001007384,0.0008478825],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.04094527,0.00005697207,0.9514287,0.0002264875,0.0002953756,0.001376375,0.000002400927,0.0007135864,0.004954903],"genre_scores_gemma":[0.2867782,8.88885e-7,0.7107822,0.0003879207,0.00009518373,0.000498537,0.000005169048,0.00002274763,0.001429152],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.4862956,"threshold_uncertainty_score":0.9999608,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1965732719","doi":"10.1109/rtas.2014.6926012","title":"The ROSACE case study: From Simulink specification to multi/many-core execution","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":58,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Avionics; Computer science; License; Controller (irrigation); MATLAB; Open source; Core (optical fiber); Software engineering; Baseline (sea); Control (management); Control engineering; Embedded system; Systems engineering; Software; Operating system; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.06075758093606891,"gpt":0.3189001624707914,"spread":0.2581425815347225,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001047541,0.0001482832,0.0001422377,0.00006480785,0.0003134255,0.0003362345,0.001013831,0.00006308926,0.000003518104],"category_scores_gemma":[0.0001460165,0.0001026449,0.00004088382,0.0003096502,0.00002235051,0.0002841561,0.0002341968,0.0001185482,0.000219401],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008296476,"about_ca_system_score_gemma":0.00001888669,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001726386,"about_ca_topic_score_gemma":0.000806981,"domain_scores_codex":[0.9983652,0.000262237,0.0003420469,0.0005064707,0.0003010297,0.0002229933],"domain_scores_gemma":[0.9976678,0.0004360984,0.0001128859,0.001524179,0.000151462,0.0001075069],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004931986,0.001226408,0.007875795,0.00002082698,0.0001169987,0.0007928779,0.04391827,0.001009414,0.0341929,0.3037513,0.03862229,0.5684236],"study_design_scores_gemma":[0.000735424,0.0006197403,0.003870007,0.00003466266,0.00001657172,0.0001826286,0.004066623,0.9383166,0.02302948,0.005636313,0.02284356,0.0006484206],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09465704,0.00002224907,0.9019704,0.0004971122,0.0002739863,0.0009027589,9.236894e-7,0.0007254025,0.0009501458],"genre_scores_gemma":[0.8844423,0.000001850737,0.1145092,0.0002027764,0.0001312661,0.00009044924,0.000001025988,0.00001140115,0.0006097252],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9373072,"threshold_uncertainty_score":0.4185739,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2104193487","doi":"10.1109/tc.2009.173","title":"Algorithmic Aspects of Hardware/Software Partitioning: 1D Search Algorithms","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":58,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Algorithm; Computer science; Knapsack problem; Heuristic; Software; Combinatorics; Theoretical computer science; Mathematics; Artificial intelligence; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.02679554778028945,"gpt":0.2722061593095307,"spread":0.2454106115292413,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003703973,0.0002753487,0.0003683768,0.0004704974,0.0002094563,0.0001399987,0.001088911,0.0001376314,0.00001783724],"category_scores_gemma":[0.000004266273,0.0002895473,0.0002239627,0.0008251172,0.00007934032,0.0005557096,0.000005472777,0.0003774355,0.0000467212],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000154281,"about_ca_system_score_gemma":0.0001691676,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005454565,"about_ca_topic_score_gemma":0.000004029444,"domain_scores_codex":[0.9976293,0.0001826604,0.0004963772,0.0006039384,0.0006421968,0.000445481],"domain_scores_gemma":[0.9983299,0.0002119916,0.0001281448,0.0009286634,0.0002188514,0.0001824573],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00002787156,0.0008721768,0.00001340363,0.00006255433,0.0001422328,0.000138228,0.001687578,0.05288728,0.004639076,0.01000733,0.002903145,0.9266191],"study_design_scores_gemma":[0.001155098,0.002273122,0.0003838942,0.0005873772,0.00003592018,0.0002444225,0.00004636123,0.413239,0.5736904,0.006519727,0.00087807,0.0009465761],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0006089894,0.00004283023,0.9957002,0.000435496,0.0009233996,0.0004294899,0.00001231728,0.001135585,0.000711715],"genre_scores_gemma":[0.6844225,0.00001406379,0.3151174,0.000260689,0.00006068894,0.00002312017,0.000001549023,0.00001551035,0.0000844315],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9256725,"threshold_uncertainty_score":0.9999557,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2004250488","doi":"10.1109/fccm.2013.50","title":"The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; University of California, Riverside","keywords":"Compiler; Computer science; Undo; Field-programmable gate array; Optimizing compiler; Parallel computing; High-level synthesis; Interprocedural optimization; Profiling (computer programming); Loop optimization; Embedded system; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01904491038835521,"gpt":0.2510605822297518,"spread":0.2320156718413966,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000519237,0.0001044627,0.0001715012,0.00005880381,0.0001414196,0.0001071661,0.0008265122,0.0000498853,0.00002252971],"category_scores_gemma":[0.0002417347,0.00005764447,0.00007286775,0.0001500299,0.00004103439,0.0001744369,0.00007951279,0.00004255823,0.00004906668],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002263507,"about_ca_system_score_gemma":0.00001427996,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00009434053,"about_ca_topic_score_gemma":0.000004447178,"domain_scores_codex":[0.9990767,0.0001740396,0.0002251221,0.0001876486,0.0001679678,0.0001685162],"domain_scores_gemma":[0.9955591,0.003518569,0.00009599316,0.0006626814,0.0001266848,0.00003699087],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00001756908,0.00006397635,0.0001830266,0.0001001068,0.00009057001,4.725457e-7,0.0001536608,0.001787478,0.004629811,0.7445356,0.1710907,0.07734708],"study_design_scores_gemma":[0.0002955282,0.0007890261,0.0006616846,0.0001048112,0.0000151439,0.000003334949,0.00001042057,0.2186538,0.770813,0.007187875,0.001230421,0.0002349514],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001391834,0.00001162606,0.9913777,0.0008604015,0.0001255854,0.001104804,0.00000403069,0.0002409903,0.004883047],"genre_scores_gemma":[0.7454215,0.000003034292,0.2524109,0.0000710559,0.00002268838,0.0009288705,6.292268e-7,0.00001061677,0.001130609],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7661832,"threshold_uncertainty_score":0.2350673,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2134931573","doi":"10.1145/2145694.2145712","title":"Impact of FPGA architecture on resource sharing in high-level synthesis","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":52,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Alterra Power (Canada); University of Toronto","funders":"","keywords":"Field-programmable gate array; Stratix; Computer science; High-level synthesis; Shared resource; Architecture; Key (lock); Computer architecture; Embedded system; Computer network; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.04306472320038372,"gpt":0.2921003759540239,"spread":0.2490356527536402,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007689696,0.0001494602,0.0002477256,0.0003309782,0.00002214146,0.0000335092,0.0009840566,0.00009159976,0.00002923743],"category_scores_gemma":[0.0001093553,0.0001097857,0.00009607405,0.000385459,0.00002052995,0.0002383463,0.0002324518,0.0001674781,0.00002036737],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001229916,"about_ca_system_score_gemma":0.00002405296,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005741297,"about_ca_topic_score_gemma":0.00001595072,"domain_scores_codex":[0.9987103,0.0001227504,0.0002814787,0.0002628538,0.0002584249,0.000364238],"domain_scores_gemma":[0.9985951,0.0003370952,0.00010099,0.0008503436,0.00002209924,0.00009441638],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001354084,0.001433481,0.2744021,0.0003011443,0.0002124884,0.00004174149,0.01296094,0.002820638,0.07274459,0.3144922,0.01153067,0.3089246],"study_design_scores_gemma":[0.0004636458,0.0005866069,0.4738702,0.0008094168,0.00001129394,0.00007478536,0.00006049109,0.004672261,0.5045244,0.01360747,0.0004009216,0.0009185087],"study_design_candidate":"observational","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.512775,0.00005624697,0.4685939,0.0001289292,0.00006122984,0.0002834372,0.000004428459,0.0003849435,0.01771187],"genre_scores_gemma":[0.9460002,8.150781e-7,0.05365859,0.00004427563,0.00004464645,0.00002260031,2.749139e-7,0.00001230594,0.000216252],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4332252,"threshold_uncertainty_score":0.4476929,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2072367650","doi":"10.1109/fpl.2014.6927498","title":"Effective FPGA debug for high-level synthesis generated circuits","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Field-programmable gate array; Computer science; High-level synthesis; Embedded system; Software; Background debug mode interface; Computer architecture; Source code; Time to market; Code (set theory); Operating system; Programming language; Set (abstract data type)","retraction":null,"screen_n_in":null,"score":{"opus":0.02861649710753675,"gpt":0.2523303526592199,"spread":0.2237138555516832,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009881058,0.0001966959,0.0002998091,0.0001426176,0.0001252001,0.0001536917,0.0009216914,0.0001320897,0.00001160335],"category_scores_gemma":[0.0004644858,0.0001646172,0.00008208151,0.0002921637,0.0000263814,0.0003214298,0.0001141612,0.00007222337,0.0000776512],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008180055,"about_ca_system_score_gemma":0.00003805551,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000112155,"about_ca_topic_score_gemma":0.00002133851,"domain_scores_codex":[0.998347,0.0002917216,0.0002652059,0.0005314007,0.0002187383,0.0003459366],"domain_scores_gemma":[0.9975742,0.001243574,0.0001037599,0.0007499581,0.0002301,0.00009846898],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000005205418,0.00007541596,0.00008923574,0.00008406407,0.00007143948,0.000003255766,0.0002269383,0.00002358148,0.08632928,0.4334895,0.02338164,0.4562204],"study_design_scores_gemma":[0.0002281743,0.0001870029,0.0007628816,0.00004364483,0.00001142081,0.00001164936,0.000003472663,0.03590916,0.9425793,0.01850954,0.001429555,0.000324176],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003252224,0.00001983196,0.9892613,0.0002136762,0.0002852758,0.0009401376,0.000004930053,0.001235047,0.004787523],"genre_scores_gemma":[0.8143426,9.866069e-7,0.1837221,0.000318687,0.0001239683,0.0007982805,0.000001368881,0.00002031621,0.0006716782],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.85625,"threshold_uncertainty_score":0.6712896,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2809276277","doi":"10.1145/3195970.3195986","title":"An architecture-agnostic integer linear programming approach to CGRA mapping","year":2018,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Computer architecture; Architecture; Integer programming; Parallel computing; Integer (computer science); Linear programming; Set (abstract data type); Programming language; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.03139286431662249,"gpt":0.2867129454956667,"spread":0.2553200811790442,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007336977,0.0002166853,0.0002205204,0.0003261176,0.0001396603,0.0002916482,0.001657619,0.00009783432,0.000007491506],"category_scores_gemma":[0.0001183886,0.0001753425,0.00005956039,0.0008412533,0.00007282422,0.0003548671,0.0003084609,0.000194293,0.0001637028],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000500586,"about_ca_system_score_gemma":0.00004878211,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000937591,"about_ca_topic_score_gemma":0.00002101078,"domain_scores_codex":[0.9979926,0.0001568381,0.000323726,0.0006980514,0.0003387919,0.0004900291],"domain_scores_gemma":[0.9982244,0.00008262642,0.00006901038,0.001188851,0.0001841161,0.0002510227],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002200028,0.0008583043,0.001094418,0.0002115488,0.00008488348,0.00004192502,0.03458229,0.000378759,0.0482621,0.2441876,0.009528828,0.6607473],"study_design_scores_gemma":[0.0007158879,0.004515009,0.0009781717,0.000610787,0.00002437768,0.0006835075,0.001078426,0.6243964,0.17862,0.02049034,0.1646582,0.003228744],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.002535577,0.00001201608,0.9756734,0.0002120606,0.0001676168,0.0007533965,3.447747e-7,0.001910991,0.01873459],"genre_scores_gemma":[0.451821,1.346426e-7,0.5472348,0.0004350537,0.0002163089,0.00008113625,0.000001006365,0.00001380448,0.0001967624],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.6575186,"threshold_uncertainty_score":0.715026,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2048031428","doi":"10.1109/aspdac.2012.6164991","title":"Parallel simulation of mixed-abstraction SystemC models on GPUs and multicore CPUs","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":47,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"SystemC; Computer science; Parallel computing; Multi-core processor; Kernel (algebra); Abstraction; Partition (number theory); Graphics; CUDA; General-purpose computing on graphics processing units; Computer architecture; Speedup; Embedded system; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.0554512750690891,"gpt":0.2942509196386638,"spread":0.2387996445695748,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004600355,0.0001166413,0.0001760987,0.0001156066,0.00004226653,0.00003929216,0.0001990285,0.0001008286,0.000002123361],"category_scores_gemma":[0.00002696094,0.0000977056,0.00003580904,0.0001073951,0.00001823354,0.001051888,0.00005692802,0.00007348827,0.00001282346],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004502374,"about_ca_system_score_gemma":0.00001052905,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007762791,"about_ca_topic_score_gemma":0.000003429181,"domain_scores_codex":[0.9989445,0.0001025375,0.0003087039,0.0002010466,0.0002546822,0.0001885839],"domain_scores_gemma":[0.9990219,0.000229336,0.0001722368,0.0004118925,0.00008381571,0.00008074851],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005971331,0.0005155237,0.003722288,0.0005386932,0.00007210725,0.000004751277,0.004573403,0.4061805,0.01481034,0.5333086,0.001301899,0.03491214],"study_design_scores_gemma":[0.0001741022,0.00008609967,0.001419582,0.00007006156,0.000005241924,0.00001156778,0.00005197088,0.9830183,0.01208185,0.002904646,0.00004526455,0.0001312987],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0810972,0.0001144871,0.9145537,0.00002612816,0.0002094275,0.0003289635,8.04059e-7,0.0002730426,0.003396226],"genre_scores_gemma":[0.9494301,0.000004715982,0.05031616,0.00002266061,0.00004287748,0.00001878431,8.019849e-7,0.000008024818,0.0001558527],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8683329,"threshold_uncertainty_score":0.3984319,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1657896522","doi":"10.5555/2685048.2685101","title":"User-guided device driver synthesis","year":2014,"lang":"en","type":"article","venue":"Operating Systems Design and Implementation","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":47,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Flexibility (engineering); Automation; Abstraction; Embedded system; High-level synthesis; Software engineering; Programming language; Engineering; Field-programmable gate array","retraction":null,"screen_n_in":null,"score":{"opus":0.03934264712630248,"gpt":0.3200072981216438,"spread":0.2806646509953413,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002218242,0.0002048859,0.0002683642,0.0001330402,0.0003220901,0.0008139588,0.0004040888,0.0000721605,0.00001213292],"category_scores_gemma":[0.000105973,0.0001872902,0.00003296462,0.0002185467,0.00001961359,0.0009068014,0.00009697534,0.00007422792,0.00002923106],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007769212,"about_ca_system_score_gemma":0.00004748476,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005051384,"about_ca_topic_score_gemma":0.00001135426,"domain_scores_codex":[0.9972658,0.001087995,0.0005743435,0.0004629278,0.0003114564,0.0002975424],"domain_scores_gemma":[0.998636,0.0004548454,0.0002185748,0.0004391379,0.0001536962,0.00009773817],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000007769537,0.00008053015,0.01015403,0.0006226999,0.0001732496,0.00001559243,0.008901197,0.001383558,0.3239038,0.4684579,0.04327233,0.1430273],"study_design_scores_gemma":[0.001424646,0.0006861762,0.00250418,0.0006189198,0.00007115523,0.0003228239,0.001993126,0.7511954,0.2200349,0.0007242883,0.01896938,0.001454985],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01259194,0.0000646038,0.9849577,0.0001217301,0.0002301106,0.0009704349,0.000001580648,0.0003641162,0.000697809],"genre_scores_gemma":[0.7779696,0.000008137245,0.2212794,0.0001655362,0.00009104852,0.0003184229,0.000003215295,0.00001846041,0.0001461932],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7653776,"threshold_uncertainty_score":0.7849023,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2168010321","doi":"10.1109/icec.1998.699505","title":"High-level synthesis of digital circuits using genetic algorithms","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":47,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; High-level synthesis; Scheduling (production processes); Integer programming; Latency (audio); Digital electronics; Genetic algorithm; Algorithm; Linear programming; Parallel computing; Processor scheduling; Electronic circuit; Mathematical optimization; Field-programmable gate array; Computer hardware; Mathematics; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.07623768902413831,"gpt":0.2537030904768477,"spread":0.1774654014527094,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001279947,0.0001373514,0.0002374103,0.0001523903,0.00004477301,0.0001346323,0.0008367681,0.00007547834,0.00004218993],"category_scores_gemma":[0.00006367567,0.000124995,0.00007150353,0.0003476653,0.00004653464,0.0005305283,0.0001577808,0.00005490296,0.0000516595],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004653007,"about_ca_system_score_gemma":0.00001729455,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006587214,"about_ca_topic_score_gemma":6.689579e-7,"domain_scores_codex":[0.9987085,0.00004744751,0.0003594651,0.0003158195,0.00033225,0.0002365585],"domain_scores_gemma":[0.9989229,0.0001171581,0.0001283992,0.0006647012,0.00009527039,0.0000715682],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[6.962478e-7,0.0002961805,0.00115459,0.000124099,0.00009255313,0.00008871647,0.0007460835,0.0002272554,0.0306813,0.02931987,0.002504437,0.9347642],"study_design_scores_gemma":[0.0002296751,0.0001546076,0.001237994,0.0002192821,0.00002319498,0.0002899365,0.00003710368,0.5138029,0.4746205,0.008473068,0.000172495,0.0007392931],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00929342,0.0001194372,0.9849727,0.00004380146,0.000118787,0.0001472385,0.000006276367,0.0003408891,0.004957425],"genre_scores_gemma":[0.7031538,0.000004081299,0.2965071,0.00001876716,0.00003061796,0.000007216854,7.770424e-8,0.000009961396,0.0002683641],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9340249,"threshold_uncertainty_score":0.5097147,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4243315213","doi":"10.1109/dac.2018.8465799","title":"An Architecture-Agnostic Integer Linear Programming Approach to CGRA Mapping","year":2018,"lang":"en","type":"article","venue":"2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Architecture; Computer architecture; Integer programming; Parallel computing; Integer (computer science); Set (abstract data type); Linear programming; Programming language; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.09188084650747681,"gpt":0.3160060538151676,"spread":0.2241252073076908,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.002624202,0.0007600157,0.000736952,0.0010328,0.000529895,0.001233414,0.004481961,0.0004318626,0.0000566168],"category_scores_gemma":[0.001054247,0.0007180451,0.0001598622,0.001732898,0.0002959539,0.001634856,0.0004275743,0.0005556006,0.0008097552],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002672644,"about_ca_system_score_gemma":0.0005589885,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001143666,"about_ca_topic_score_gemma":0.0000230261,"domain_scores_codex":[0.9936467,0.001122437,0.001196529,0.001690933,0.001101648,0.001241784],"domain_scores_gemma":[0.9940302,0.0005432035,0.0005962786,0.003125284,0.001064104,0.0006409396],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002199078,0.002068201,0.0007581626,0.0009428681,0.0004079404,0.0001027324,0.07718537,0.005056264,0.2480808,0.08560627,0.04576117,0.5338103],"study_design_scores_gemma":[0.0006268617,0.001708993,0.0007166843,0.0006516628,0.00003449108,0.0001882672,0.0002788513,0.9084206,0.06443999,0.01224259,0.008996555,0.001694514],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.004086748,0.00002720311,0.9852208,0.0005847565,0.0009367045,0.002834744,0.000007847772,0.003873148,0.002428035],"genre_scores_gemma":[0.4790271,0.000002382917,0.5193719,0.0005105961,0.0004038776,0.0004464284,0.00001622791,0.00005179627,0.0001697308],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.9033643,"threshold_uncertainty_score":0.9999682,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3200826900","doi":"10.1145/3469660","title":"Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; Software; Computer architecture; Memory hierarchy; Compiler; Programming paradigm; Flexibility (engineering); Embedded system; Reconfigurable computing; Hardware acceleration; Software engineering; Parallel computing; Operating system; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.02063966463218597,"gpt":0.248343657031963,"spread":0.227703992399777,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003657344,0.0002386969,0.000417102,0.0003988837,0.0005262347,0.0003648815,0.0002909733,0.0004359393,0.000004761091],"category_scores_gemma":[0.0001172159,0.0002272223,0.00004272037,0.00058203,0.0001136738,0.0003904752,0.00001470104,0.0002713975,0.000001905421],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004479816,"about_ca_system_score_gemma":0.00008997497,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000199933,"about_ca_topic_score_gemma":0.00002538207,"domain_scores_codex":[0.9983161,0.00009289117,0.0003740164,0.000703207,0.0001236818,0.0003900817],"domain_scores_gemma":[0.9983783,0.000415421,0.00013166,0.0007736557,0.0002001888,0.0001007871],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00002610507,0.0001330427,0.0007177693,0.0006710274,0.0001646771,0.00002897813,0.0004730097,0.000007643025,0.003042809,0.06881232,0.0001402656,0.9257824],"study_design_scores_gemma":[0.005458836,0.003324604,0.001491758,0.002322749,0.0004408846,0.006952962,0.0092444,0.008913708,0.6709114,0.09988707,0.1873294,0.0037222],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0167227,0.007940239,0.9659058,0.004844781,0.0006296824,0.001794105,0.00002783642,0.00187604,0.0002588117],"genre_scores_gemma":[0.8859566,0.001099379,0.110382,0.00006065682,0.00006129313,0.001841803,0.000003073059,0.00002846256,0.0005667156],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9220601,"threshold_uncertainty_score":0.9265856,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2119658153","doi":"10.5555/1899721.1899753","title":"SCGPSim: a fast SystemC simulator on GPUs","year":2010,"lang":"en","type":"article","venue":"Asia and South Pacific Design Automation Conference","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"SystemC; Computer science; Parallel computing; Executable; Discrete event simulation; Graphics; Speedup; CUDA; Massively parallel; General-purpose computing on graphics processing units; Model of computation; Computation; Computer architecture; Programming language; Computer graphics (images); Simulation","retraction":null,"screen_n_in":null,"score":{"opus":0.02560131835755412,"gpt":0.2491131778678979,"spread":0.2235118595103438,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008878945,0.0002970312,0.0003361556,0.0002552676,0.000233816,0.0006650396,0.0006940064,0.0002360164,0.00002926099],"category_scores_gemma":[0.0001562011,0.0002638136,0.00005644994,0.0003366112,0.0000961044,0.0005434099,0.00008601243,0.0003311825,0.0002403882],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002858761,"about_ca_system_score_gemma":0.0001711691,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006707777,"about_ca_topic_score_gemma":0.000001131904,"domain_scores_codex":[0.9977275,0.0003404029,0.000464163,0.0006505845,0.0004660828,0.0003513229],"domain_scores_gemma":[0.9980286,0.0003015131,0.0002779733,0.0009447717,0.0002416411,0.0002054663],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004277398,0.0001669143,0.002158355,0.0002743365,0.0000809243,0.00009847592,0.02173555,0.0002144241,0.08803335,0.8387654,0.003519722,0.0449098],"study_design_scores_gemma":[0.000682275,0.0004115397,0.002080991,0.0003135921,0.00001890835,0.0001262481,0.001053462,0.9625265,0.02566089,0.005243728,0.001041323,0.0008405405],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01835001,0.00001552411,0.9691762,0.0002074174,0.0005542607,0.0007937854,0.000006184872,0.001465424,0.009431174],"genre_scores_gemma":[0.9551594,0.000002021658,0.04385014,0.0000703168,0.0000563653,0.0001006301,0.000002705992,0.00001892205,0.0007395673],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9623121,"threshold_uncertainty_score":0.9999814,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1600324942","doi":"10.1109/fccm.2015.25","title":"Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Debugging; Tracing; Compiler; Place and route; Field-programmable gate array; Embedded system; Toolchain; Parallel computing; Computer architecture; Programming language; Software","retraction":null,"screen_n_in":null,"score":{"opus":0.1046903186530795,"gpt":0.3358906502979773,"spread":0.2312003316448979,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00111723,0.0002777047,0.0003998893,0.0003601869,0.0001124603,0.0003010082,0.001217297,0.0001227619,0.00001938317],"category_scores_gemma":[0.00008051566,0.0002539114,0.00009115085,0.0006411661,0.00002446482,0.0005270478,0.0002846537,0.0001932119,0.0002816041],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000402738,"about_ca_system_score_gemma":0.0001678488,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001814782,"about_ca_topic_score_gemma":0.00002220001,"domain_scores_codex":[0.9974504,0.000275609,0.000474581,0.0006600483,0.0006283058,0.0005111134],"domain_scores_gemma":[0.998066,0.0001839613,0.0001394428,0.0009704983,0.0002389715,0.0004011136],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001644392,0.001058405,0.0007046222,0.0002298585,0.0002947132,0.0007712667,0.01663759,0.3827782,0.3084613,0.1144786,0.05110499,0.123316],"study_design_scores_gemma":[0.0006905626,0.0003914557,0.00004644439,0.0002519656,0.000009464798,0.0001107047,0.0001060409,0.948586,0.04411331,0.00479049,0.0002740518,0.0006294902],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01651807,0.00003455886,0.9621214,0.0002426366,0.0003308395,0.0006162185,0.000001406321,0.001406949,0.01872789],"genre_scores_gemma":[0.6634175,6.972892e-7,0.3353793,0.000716613,0.00003909499,0.00002073589,8.622502e-7,0.00002259807,0.0004025642],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.6468995,"threshold_uncertainty_score":0.9999913,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2154900953","doi":"10.1109/fpl.2005.1515739","title":"A verilog RTL synthesis tool for heterogeneous FPGAs","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Verilog; Computer science; Computer architecture; CAD; Routing (electronic design automation); Domain (mathematical analysis); Embedded system; Logic synthesis; Reconfigurable computing; Place and route; High-level synthesis; Architecture; Logic gate; Algorithm; Engineering; Engineering drawing","retraction":null,"screen_n_in":null,"score":{"opus":0.0205025177535854,"gpt":0.2614962953013756,"spread":0.2409937775477902,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003638247,0.0001401207,0.00018722,0.00008558593,0.00007575464,0.000135053,0.0008880495,0.00008210797,0.00004193814],"category_scores_gemma":[0.0000947137,0.0001220886,0.0001168287,0.0001248825,0.00001872327,0.0003452789,0.0001262585,0.00004403156,0.0001437021],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007767233,"about_ca_system_score_gemma":0.00003645644,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000012327,"about_ca_topic_score_gemma":0.00001194772,"domain_scores_codex":[0.9988325,0.00005386709,0.0002621509,0.0003699896,0.0001784668,0.0003029769],"domain_scores_gemma":[0.9987904,0.0002779567,0.00006487949,0.0007369352,0.00006919404,0.00006066079],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00003976023,0.0002539006,0.0001176553,0.0001174137,0.0001141434,0.00003434433,0.0007658853,0.0004144042,0.02970023,0.2396369,0.0919317,0.6368737],"study_design_scores_gemma":[0.0001868017,0.0001823473,0.00002707853,0.00003654618,0.00001031029,0.0001401064,0.000005048059,0.08536688,0.7961171,0.005246066,0.1122252,0.0004564107],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003442804,0.00007836067,0.9883623,0.0007691457,0.0001095683,0.0004871116,0.000002722597,0.001120869,0.005627164],"genre_scores_gemma":[0.5731421,0.00000352142,0.4250255,0.0005153341,0.0001109793,0.0002706123,2.595621e-7,0.00001195166,0.0009197718],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7664169,"threshold_uncertainty_score":0.4978627,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2151403901","doi":"10.1109/te.2004.825054","title":"A Laboratory Testbed for Embedded Computer Control","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Education","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":true},"ca_institutions":"Western University","funders":"","keywords":"Testbed; Computer science; Controller (irrigation); Embedded system; Control system; Software; Focus (optics); Control (management); The Internet; Software engineering; Interface (matter); Real-time Control System Software; Engineering; Operating system; Software design; Software development; Electrical engineering; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.01088541341324179,"gpt":0.2669538703427993,"spread":0.2560684569295575,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003182398,0.0001544127,0.0001569715,0.000223122,0.0001450587,0.0001218093,0.0003731839,0.00009407072,0.000003717487],"category_scores_gemma":[0.000006794664,0.0001589374,0.00009091206,0.0003564055,0.00002496288,0.0005395811,6.573455e-7,0.0001386191,0.00004742193],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002142898,"about_ca_system_score_gemma":0.0007639481,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000289998,"about_ca_topic_score_gemma":0.00001185976,"domain_scores_codex":[0.9989325,0.0000934146,0.0002571635,0.0003541781,0.0001748102,0.0001878977],"domain_scores_gemma":[0.9988332,0.0001561367,0.00009831234,0.0005349698,0.0002884019,0.00008900365],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002111115,0.01010203,0.00002771188,0.0004476404,0.0003743068,0.000007474616,0.01531778,0.08209666,0.1245372,0.2790753,0.01730227,0.4705004],"study_design_scores_gemma":[0.008476431,0.003143708,0.0005102637,0.0009317339,0.0001560623,0.0001137219,0.0004183856,0.080351,0.8204708,0.07409339,0.009141451,0.002193062],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001726356,0.00003023508,0.9932539,0.001559213,0.001715343,0.0009204744,0.00001451279,0.0006145877,0.0001653091],"genre_scores_gemma":[0.7671185,0.000003141833,0.2302401,0.001770661,0.00009949116,0.0006591774,0.000001369485,0.0000167143,0.00009089557],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7653921,"threshold_uncertainty_score":0.6481279,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2014577314","doi":"10.1016/j.sysarc.2006.10.012","title":"Genetic algorithms for hardware–software partitioning and optimal resource allocation","year":2006,"lang":"en","type":"article","venue":"Journal of Systems Architecture","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Software; Scheduling (production processes); Genetic algorithm; Minification; Embedded system; Task (project management); High-level synthesis; Algorithm; Field-programmable gate array; Distributed computing; Computer hardware; Mathematical optimization; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01350642589815584,"gpt":0.2414236074612406,"spread":0.2279171815630847,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008170224,0.0001714363,0.0003327267,0.0002568138,0.0001518761,0.0002981259,0.0004899394,0.0001134112,6.005014e-7],"category_scores_gemma":[0.00008318166,0.0001406648,0.0001108361,0.0001825503,0.00003819287,0.0002442736,0.00006431823,0.0002197263,8.591012e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007114326,"about_ca_system_score_gemma":0.00007374758,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005000687,"about_ca_topic_score_gemma":0.000005047475,"domain_scores_codex":[0.998228,0.0001716739,0.0007141053,0.0002402772,0.000395996,0.0002499665],"domain_scores_gemma":[0.9984221,0.0002145141,0.0006574602,0.0003003969,0.000307179,0.00009837055],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0002838529,0.0004638574,0.01173443,0.003471217,0.0006037495,0.000621242,0.0112361,0.5498418,0.05205879,0.04095428,0.09613302,0.2325977],"study_design_scores_gemma":[0.00799313,0.006734001,0.03069591,0.008287765,0.0003898474,0.04399116,0.001142933,0.3520559,0.0304787,0.04787004,0.466656,0.003704626],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01596723,0.002570347,0.9802474,0.000336567,0.0002643226,0.0004251342,0.000005745878,0.0001127576,0.00007051976],"genre_scores_gemma":[0.4444376,0.000006771163,0.5544403,0.00004336635,0.0008402871,0.00003811393,0.000001813881,0.00002192966,0.0001698908],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.4284703,"threshold_uncertainty_score":0.5736143,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4386830976","doi":"10.1145/3609335","title":"TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; National Institutes of Health; National Science Foundation","keywords":"Dataflow; Computer science; Field-programmable gate array; Scalability; Task (project management); Computer architecture; Floorplan; Parallel computing; Embedded system; High-level synthesis; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.0357738042739417,"gpt":0.2829732198478841,"spread":0.2471994155739424,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006130952,0.0002422694,0.0005032931,0.0006987609,0.0003117344,0.0001205388,0.0006149153,0.0003790682,0.000001425741],"category_scores_gemma":[0.00007981479,0.0002103098,0.0000440899,0.001102779,0.0001925027,0.0003999104,0.00001151649,0.0002986011,0.000004177113],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003019383,"about_ca_system_score_gemma":0.00006149278,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002402075,"about_ca_topic_score_gemma":0.000002675902,"domain_scores_codex":[0.9983132,0.0001115153,0.0003759791,0.0006239558,0.00018415,0.0003911662],"domain_scores_gemma":[0.9979382,0.0006732644,0.0002122816,0.0009659286,0.0001380882,0.00007228783],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005268501,0.0008141921,0.0004405549,0.002430802,0.0009600314,0.00005025112,0.003937816,0.4298743,0.01365886,0.1508632,0.0009329857,0.3955101],"study_design_scores_gemma":[0.0007593137,0.001353355,0.000007361263,0.0006167443,0.00005679907,0.0001640719,0.000495403,0.9397473,0.02024397,0.03573864,0.0004202404,0.0003968205],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003472186,0.0002633415,0.9927402,0.0004276897,0.00008784917,0.001690413,0.00002618823,0.001243368,0.00004877578],"genre_scores_gemma":[0.6109537,0.00009904178,0.387664,0.00001161741,0.0000128834,0.001070903,0.000006908222,0.00002635723,0.000154582],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.6074815,"threshold_uncertainty_score":0.8576182,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W564382181","doi":"10.1007/978-1-4419-0739-4","title":"Quantifying and Exploring the Gap Between FPGAs and ASICs","year":2010,"lang":"en","type":"book","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Application-specific integrated circuit; Computer science; Computer architecture; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.2076425968547131,"gpt":0.3061266103978612,"spread":0.09848401354314809,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000949194,0.0002928315,0.0003785167,0.0001343573,0.0002063031,0.0005241564,0.001004509,0.0002839444,0.000004184961],"category_scores_gemma":[0.00003678383,0.0001996795,0.00005092753,0.00007444746,0.0001297111,0.0004833158,0.0008094874,0.0007948395,0.00001344166],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000348625,"about_ca_system_score_gemma":0.0001085312,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003215055,"about_ca_topic_score_gemma":0.00003153273,"domain_scores_codex":[0.9984588,0.00008048335,0.0003238815,0.0005551174,0.0003240344,0.0002576737],"domain_scores_gemma":[0.9981226,0.0005671813,0.0001765909,0.0009691548,0.00006513342,0.00009927842],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.000001054251,0.000005547001,0.000483464,0.0003087488,0.0000854592,0.00002901658,0.002229311,1.516928e-7,0.0004850389,0.7896441,0.03078792,0.1759402],"study_design_scores_gemma":[0.0004121834,0.000327596,0.001200193,0.001643845,0.0001496353,0.0003361516,0.0001231228,0.001917184,0.01060719,0.2700118,0.7107303,0.002540818],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"other","genre_scores_codex":[0.0007989334,0.001277527,0.5528774,0.0006096133,0.0007662795,0.0009787284,0.000006920698,0.001359551,0.4413251],"genre_scores_gemma":[0.0534764,0.00135523,0.3149358,0.0006806443,0.002792425,0.000330395,0.00001632754,0.0002491472,0.6261637],"genre_candidate":"other","genre_consensus":null,"teacher_disagreement_score":0.6799424,"threshold_uncertainty_score":0.8142694,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2100889455","doi":"10.1109/date.2006.243777","title":"Generating Finite State Machines from System C","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Finite-state machine; Abstraction; Programming language; Electronic system-level design and verification; Abstract state machines; State (computer science); Graph; Embedded system; Theoretical computer science","retraction":null,"screen_n_in":null,"score":{"opus":0.01111680409855972,"gpt":0.222792155276001,"spread":0.2116753511774412,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002782913,0.0001411665,0.0001719322,0.00007814868,0.00009487146,0.0002944978,0.0006546827,0.00004573498,0.000009169563],"category_scores_gemma":[0.00001051629,0.0001153358,0.00004796131,0.0001955036,0.00001162019,0.0003502343,0.0001525895,0.00007405899,0.0001092959],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005520485,"about_ca_system_score_gemma":0.00002418862,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.004470176,"about_ca_topic_score_gemma":0.0001761998,"domain_scores_codex":[0.9987146,0.0001296124,0.0003493099,0.0003527755,0.0002352733,0.0002184722],"domain_scores_gemma":[0.9990368,0.0001505895,0.000110677,0.00059828,0.00006220743,0.00004140523],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000007343548,0.0001360952,0.008421643,0.0002062085,0.00008191558,0.0007601669,0.001393947,0.01408299,0.1828124,0.6648997,0.06203554,0.06516205],"study_design_scores_gemma":[0.0001102339,0.00002162674,0.0001921412,0.00005072393,0.000002156676,0.00001941574,0.00001112282,0.962771,0.03011505,0.005656212,0.0008237213,0.0002266282],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01988128,0.0001435799,0.9604829,0.00006080113,0.0002299024,0.0001504389,0.000006092075,0.00201188,0.01703311],"genre_scores_gemma":[0.6232885,5.655533e-7,0.3749672,0.00009014525,0.0001469187,0.00002008599,0.000004082399,0.000009818597,0.001472632],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.948688,"threshold_uncertainty_score":0.6757598,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118230018","doi":"10.1109/tcad.2010.2041839","title":"Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Modulo; Computer science; Bit (key); Arithmetic; Parallel computing; Computer hardware; Programming language; Theoretical computer science; Mathematics; Discrete mathematics; Computer security","retraction":null,"screen_n_in":null,"score":{"opus":0.06306565625064503,"gpt":0.2842323062549544,"spread":0.2211666500043094,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.003369494,0.0004844757,0.0007481351,0.0008467837,0.0008250137,0.0009933695,0.001017853,0.0003609144,0.000002463908],"category_scores_gemma":[0.00004439125,0.0004361362,0.000244474,0.0008588607,0.0001991485,0.0006811129,0.000007995155,0.0004120267,0.000002557832],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001418696,"about_ca_system_score_gemma":0.0004095956,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008410638,"about_ca_topic_score_gemma":0.00001148947,"domain_scores_codex":[0.9962828,0.0004942194,0.001157082,0.001067869,0.0004417994,0.0005562927],"domain_scores_gemma":[0.9954719,0.001386151,0.0005967858,0.0009655658,0.001378168,0.0002014374],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009359778,0.0004428481,0.0000181564,0.0008120737,0.0003508521,0.000004833581,0.002344464,0.07510553,0.6775854,0.03611265,0.0007544729,0.2063751],"study_design_scores_gemma":[0.0007104395,0.0005640613,0.000006283549,0.0005031598,0.00005075191,0.00007952565,0.00013133,0.863775,0.1318875,0.00165572,0.0002056259,0.0004305801],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01905505,0.0001046285,0.9716418,0.00002364115,0.005293013,0.003242652,0.0001021324,0.0005239173,0.00001318266],"genre_scores_gemma":[0.8350145,0.00000316236,0.1644513,0.00003943575,0.0001502964,0.0002038539,0.00001255189,0.00005422753,0.00007069125],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8159594,"threshold_uncertainty_score":0.999809,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1976150142","doi":"10.1145/2435264.2435272","title":"Towards simulator-like observability for FPGAs","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Imperial College London","keywords":"Computer science; Observability; Field-programmable gate array; Multiplexer; TRACE (psycholinguistics); Debugging; Embedded system; Network on a chip; Multiplexing; Routing (electronic design automation); Chip; Embedding; Computer hardware; Real-time computing","retraction":null,"screen_n_in":null,"score":{"opus":0.03709363176841755,"gpt":0.2800601403310273,"spread":0.2429665085626098,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005214837,0.0001402559,0.0001936471,0.00004564781,0.0000667702,0.0002025941,0.001066864,0.000095424,0.00007811884],"category_scores_gemma":[0.00009892385,0.0001125797,0.0001086866,0.0001816763,0.00002848266,0.0007819951,0.0002109689,0.00006468665,0.0001530582],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006871345,"about_ca_system_score_gemma":0.00006509525,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003603197,"about_ca_topic_score_gemma":0.00000974486,"domain_scores_codex":[0.9986895,0.00006930847,0.0002913387,0.0004248367,0.0002192029,0.0003058051],"domain_scores_gemma":[0.9983036,0.0001891562,0.0000626761,0.001043469,0.0002871546,0.0001139233],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000006792241,0.0002495813,0.003392318,0.0002794778,0.00005625753,0.000003201006,0.001132848,0.0001706214,0.01257587,0.6165261,0.2125523,0.1530546],"study_design_scores_gemma":[0.0005210465,0.0003132972,0.005890379,0.00003296983,0.000006292701,0.000009410907,0.00004070796,0.5854989,0.06664658,0.3019739,0.03838847,0.000678092],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01303401,0.00002756984,0.976634,0.0008514543,0.0002690261,0.001203226,0.000001064597,0.001224285,0.006755379],"genre_scores_gemma":[0.656024,5.842479e-7,0.3417246,0.000624547,0.00004075051,0.0002820656,6.36661e-7,0.000008788143,0.001294039],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.64299,"threshold_uncertainty_score":0.4590866,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109656299","doi":"10.1145/611817.611820","title":"Architectures and algorithms for synthesizable embedded programmable logic cores","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Logic synthesis; Programmable logic device; Programmable Array Logic; Parallel computing; Programmable logic array; Computer architecture; Simple programmable logic device; Logic optimization; Logic gate; Algorithm; Logic family; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.0371157982109852,"gpt":0.2901210219541976,"spread":0.2530052237432124,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007525672,0.0001885074,0.0002544186,0.0001147223,0.0001450967,0.0002662927,0.0004864613,0.00009166625,0.00001198046],"category_scores_gemma":[0.0002157277,0.0001438926,0.00006280516,0.000211315,0.00006675326,0.0001539248,0.00007710039,0.00008150325,0.000006616239],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002178046,"about_ca_system_score_gemma":0.00005150133,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002800124,"about_ca_topic_score_gemma":0.000008496243,"domain_scores_codex":[0.9985161,0.0001367023,0.0002436019,0.0004927887,0.0001838195,0.0004270201],"domain_scores_gemma":[0.9988226,0.0003612116,0.00008299675,0.000537014,0.00008631475,0.0001098084],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.000008963097,0.0001016249,0.0001969428,0.0001445236,0.000040637,0.00001359593,0.0005380016,0.00004705012,0.004784406,0.9286757,0.006289443,0.05915907],"study_design_scores_gemma":[0.0006542738,0.0008014643,0.00005697843,0.00007749474,0.00001721382,0.0002991145,0.0001170848,0.06267919,0.3449624,0.5530534,0.03650422,0.0007771023],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0009383745,0.0003913363,0.9839014,0.000139578,0.0000978053,0.001045301,0.000001507277,0.0008680592,0.01261667],"genre_scores_gemma":[0.1739419,0.000007645551,0.8236935,0.0002403031,0.00002395889,0.0003385208,6.119145e-7,0.00001594187,0.00173756],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3756223,"threshold_uncertainty_score":0.5867771,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2165594619","doi":"10.1109/iccad.1988.122459","title":"Automatic synthesis of a multi-bus architecture for DSP","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Digital signal processing; Latency (audio); Benchmark (surveying); Multiplexer; Multiprocessing; Parallel computing; Signal-flow graph; Computer architecture; Graph; Network topology; Low latency (capital markets); Architecture; Embedded system; Throughput; Computer hardware; Multiplexing; Theoretical computer science; Computer network; Engineering; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02447287335788081,"gpt":0.2717719998823389,"spread":0.247299126524458,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005056964,0.0001133371,0.0002281316,0.0001249781,0.00003549061,0.00003266191,0.0005859506,0.00006747953,0.00001661278],"category_scores_gemma":[0.0004425881,0.00008871642,0.00009912777,0.0001921123,0.00002613819,0.000102155,0.00003936891,0.00004746259,0.000007789218],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002168457,"about_ca_system_score_gemma":0.00005207833,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001750931,"about_ca_topic_score_gemma":0.000009258823,"domain_scores_codex":[0.9990042,0.0001271336,0.0002799378,0.000237883,0.0001541205,0.0001966755],"domain_scores_gemma":[0.9986458,0.0005150578,0.0001104936,0.0006057553,0.00007413881,0.00004873849],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000005163546,0.0003966765,0.0003892732,0.0009343102,0.000119274,0.00001017474,0.002279744,0.0001018797,0.04651649,0.6408027,0.006443284,0.302001],"study_design_scores_gemma":[0.0002909072,0.0001378006,0.0001172093,0.0001449085,0.00001336066,0.00005082159,0.00004103458,0.1438987,0.8331831,0.01924116,0.002584277,0.0002967392],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001515128,0.00005549954,0.9933981,0.00009289131,0.00006810003,0.0005213994,0.000001770643,0.0005126615,0.003834418],"genre_scores_gemma":[0.4022637,5.904588e-7,0.5973557,0.00004862844,0.000004420673,0.000122465,7.045909e-8,0.000006978854,0.0001975076],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.7866666,"threshold_uncertainty_score":0.3617751,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1884563702","doi":"10.1145/2629547","title":"The Effect of Compiler Optimizations on High-Level Synthesis-Generated Hardware","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Compiler; Computer science; Undo; Field-programmable gate array; Optimizing compiler; High-level synthesis; Parallel computing; Interprocedural optimization; Profiling (computer programming); Embedded system; Loop optimization; Computer hardware; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.0359853048684769,"gpt":0.2535266006948906,"spread":0.2175412958264137,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001123327,0.0002565848,0.0004789626,0.000587607,0.0004599126,0.0001206031,0.001245818,0.0003854931,0.000005610537],"category_scores_gemma":[0.0002681427,0.0001764088,0.00006655153,0.0009534172,0.0002084363,0.0001841601,0.00001298134,0.0003760414,0.00003497771],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007671626,"about_ca_system_score_gemma":0.0000694124,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00009413331,"about_ca_topic_score_gemma":0.00001595572,"domain_scores_codex":[0.9979787,0.000504834,0.000512708,0.0004440724,0.0002527423,0.0003069345],"domain_scores_gemma":[0.9967025,0.001167103,0.0002255507,0.001580933,0.0002295327,0.00009436605],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007045934,0.0006594082,0.001112434,0.00071178,0.00179527,0.00008968608,0.0009912861,0.09196287,0.01679086,0.4485137,0.01927081,0.4173973],"study_design_scores_gemma":[0.001796928,0.004037561,0.00007815085,0.000927598,0.0001232363,0.0004076857,0.0005573222,0.05660118,0.9217119,0.005891517,0.007004361,0.0008625136],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01442733,0.0009164642,0.975675,0.00242628,0.001269384,0.001352018,0.00006417981,0.001410353,0.002458917],"genre_scores_gemma":[0.994011,0.00007916344,0.004172085,0.0000214573,0.00001559985,0.0006377428,0.000002315661,0.00002153563,0.001039103],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9795837,"threshold_uncertainty_score":0.7193742,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2012627971","doi":"10.1109/aspdac.2013.6509694","title":"Range and bitmask analysis for hardware optimization in high-level synthesis","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"High-level synthesis; Computer science; Range (aeronautics); Computer architecture; Computer hardware; Field-programmable gate array; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.0319359997077947,"gpt":0.2445937769063477,"spread":0.212657777198553,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003437593,0.0001025589,0.0002388921,0.0004469809,0.00004004862,0.0001743134,0.0003413719,0.00007424132,0.00005104164],"category_scores_gemma":[0.00009412379,0.00008691193,0.00005563075,0.0007460581,0.0000148786,0.0006120829,0.00007943986,0.00003331164,0.000007900313],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003560809,"about_ca_system_score_gemma":0.00001416333,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007906452,"about_ca_topic_score_gemma":0.0001032703,"domain_scores_codex":[0.999074,0.00007377748,0.0002380417,0.0003220191,0.000122705,0.0001694973],"domain_scores_gemma":[0.999133,0.000263474,0.00006701099,0.0003769433,0.0001103005,0.00004925841],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000491286,0.0007093811,0.2575415,0.0008244771,0.001936634,0.00003010736,0.006050562,0.09359401,0.007129053,0.3275391,0.04370644,0.2608895],"study_design_scores_gemma":[0.0001764248,0.00003043404,0.01356285,0.00002139699,0.00003816762,0.000001494957,0.00003027031,0.9792271,0.004658723,0.001996832,0.00005416166,0.0002021813],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.003184076,0.00003611124,0.9950123,0.0005146386,0.00002666182,0.0005441222,0.000004424981,0.0002269769,0.0004506531],"genre_scores_gemma":[0.4866844,0.000007584651,0.512592,0.00006823137,0.000008534966,0.0003386234,0.000001472974,0.000005096277,0.0002940447],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.8856331,"threshold_uncertainty_score":0.3544166,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2000552960","doi":"10.1109/3pgcic.2011.25","title":"FPGA-Based Reconfigurable Hardware for Compute Intensive Data Mining Applications","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":35,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Field-programmable gate array; Computer science; Reconfigurable computing; Embedded system; Benchmark (surveying); Flexibility (engineering); Computer architecture; Computer hardware; Cloud computing; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.1907160239053711,"gpt":0.3154416665554712,"spread":0.1247256426501001,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005152318,0.0001473031,0.0002100647,0.0001206899,0.000131554,0.0001059385,0.00279225,0.00007540595,0.00002860071],"category_scores_gemma":[0.00007722312,0.0001365512,0.00005032149,0.0002503403,0.00003756908,0.0005520483,0.0002429613,0.00007348827,0.0000560244],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003165934,"about_ca_system_score_gemma":0.0001172529,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001021892,"about_ca_topic_score_gemma":0.00002688753,"domain_scores_codex":[0.9985596,0.00005139662,0.0003212994,0.0006620938,0.0001333551,0.0002722445],"domain_scores_gemma":[0.9966146,0.0002336084,0.0001497632,0.002354678,0.0005556591,0.00009168658],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002591504,0.0002007138,0.0002511006,0.0002289956,0.0001129996,0.0000141469,0.002326011,0.00001768339,0.002951106,0.191347,0.5829402,0.2195842],"study_design_scores_gemma":[0.000767323,0.0003609842,0.00008518121,0.0001846058,0.0000326871,0.00004527068,0.0004935954,0.6120427,0.1933433,0.01434739,0.1774089,0.0008880041],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00002204309,0.00004398445,0.9780971,0.0003201935,0.000136253,0.001056143,0.0000329778,0.0009668366,0.01932446],"genre_scores_gemma":[0.0433306,0.000001471234,0.9538888,0.001367927,0.00005709711,0.0004655193,0.00006155607,0.00001843154,0.0008086054],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.612025,"threshold_uncertainty_score":0.5568398,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2087702998","doi":"10.1007/s10009-002-0087-0","title":"A framework for superscalar microprocessor correctness statements","year":2003,"lang":"en","type":"article","venue":"International Journal on Software Tools for Technology Transfer","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":35,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada; University of Pennsylvania","keywords":"Correctness; Computer science; Superscalar; Theory of computation; Implementation; Microprocessor; Parameterized complexity; Programming language; Set (abstract data type); Parallel computing; Variety (cybernetics); Formal verification; Instruction set; Computer architecture; Embedded system; Algorithm; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.04298718330889807,"gpt":0.355705237261135,"spread":0.312718053952237,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006924882,0.0002837248,0.0003356481,0.0006616687,0.0002168589,0.0004487046,0.002191155,0.0004178885,0.00002669371],"category_scores_gemma":[0.001472592,0.0002568965,0.0002664334,0.0003259751,0.0000873231,0.001026368,0.00003514365,0.0005235758,0.00001681081],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002391828,"about_ca_system_score_gemma":0.0001656676,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":6.217961e-7,"about_ca_topic_score_gemma":0.000001365546,"domain_scores_codex":[0.9978222,0.00005988259,0.0006432447,0.0004960765,0.0004951999,0.0004834266],"domain_scores_gemma":[0.9976476,0.000623626,0.0001211959,0.000395756,0.001113765,0.00009808412],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0001828945,0.0003030034,0.0005198765,0.00004009514,0.0003502165,0.00005925225,0.0002770663,0.00003442662,0.002912352,0.9192097,0.001893987,0.07421713],"study_design_scores_gemma":[0.002639387,0.00122567,0.00002243804,0.000434046,0.00003280343,0.0008812361,0.0001295327,0.0002564349,0.2404776,0.6413426,0.1119622,0.0005960236],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01139543,0.0001434196,0.982479,0.002079503,0.002174709,0.0008399769,0.00008101665,0.0007520178,0.00005496892],"genre_scores_gemma":[0.3573877,0.00005421789,0.6406035,0.001030546,0.000113164,0.0005793018,0.000009273597,0.00005024307,0.0001720685],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3459922,"threshold_uncertainty_score":0.9999883,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2023426888","doi":"10.1007/s11265-005-4841-x","title":"Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Control reconfiguration; Digital signal processing; Computer science; Embedded system; Throughput; Power consumption; Signal processing; Digital signal processor; Real-time computing; Computer hardware; Computer architecture; Power (physics); Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02177915584994042,"gpt":0.2798040970484855,"spread":0.258024941198545,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.007117412,0.0005643819,0.001185908,0.0008802821,0.0008868828,0.001764936,0.002353602,0.0004775976,0.000003433221],"category_scores_gemma":[0.0001684791,0.0004135313,0.0002107357,0.001085897,0.0004160936,0.003051189,0.0001481651,0.0006219749,0.00001277003],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002179138,"about_ca_system_score_gemma":0.0005918538,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000371574,"about_ca_topic_score_gemma":0.000003126364,"domain_scores_codex":[0.9953588,0.0003894005,0.002106588,0.0006457018,0.0006350305,0.0008644557],"domain_scores_gemma":[0.9927682,0.001362611,0.002574509,0.0005423164,0.002547782,0.0002045785],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006976008,0.0005432357,0.0002017011,0.004106186,0.0004582205,0.00002465591,0.001315709,0.001418251,0.1971605,0.003410022,0.01476593,0.775898],"study_design_scores_gemma":[0.003347512,0.003639425,0.00001829586,0.004769891,0.0003727709,0.007233273,0.001633083,0.8767627,0.04494878,0.01297045,0.04249404,0.001809718],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001088556,0.03137476,0.963485,0.0007001884,0.00008265948,0.002555499,0.00005998039,0.0004581309,0.000195233],"genre_scores_gemma":[0.9828892,0.0001220943,0.0148678,0.00007606563,0.0006850095,0.0006540585,0.00001023879,0.0000934476,0.0006021173],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9818006,"threshold_uncertainty_score":0.9998317,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2171182892","doi":"10.5555/824475.825863","title":"DVS: an object-oriented framework for distributed Verilog simulation","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Verilog; Correctness; Logic simulation; Bottleneck; Computer architecture; Hardware description language; Workstation; Processor design; Time to market; Embedded system; Distributed computing; Parallel computing; Field-programmable gate array; Logic gate; Operating system; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.03221108165102215,"gpt":0.3250162904344112,"spread":0.292805208783389,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004610865,0.0001403804,0.0001644119,0.00007437095,0.0001198966,0.0001209123,0.0004343772,0.0001542687,0.00001972816],"category_scores_gemma":[0.0004786282,0.0001286847,0.00006045623,0.000425853,0.00001981762,0.0005892863,0.00003724975,0.00009340034,0.00001560952],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007401168,"about_ca_system_score_gemma":0.00005205544,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001029733,"about_ca_topic_score_gemma":0.000003515986,"domain_scores_codex":[0.9986976,0.0001503389,0.00027059,0.000402922,0.0002011085,0.0002774031],"domain_scores_gemma":[0.9984683,0.0003731448,0.00009742955,0.0007715669,0.0001904347,0.00009906301],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000005572369,0.00005468876,0.0002071339,0.000009863772,0.000007547833,0.000001400453,0.0002144919,0.0007939903,0.0003747523,0.9963332,0.0006786009,0.001318696],"study_design_scores_gemma":[0.000459371,0.0005780573,0.0003079443,0.00004989971,0.000009011733,0.000008240069,0.00009057276,0.5344437,0.0430737,0.3911972,0.02927012,0.0005121335],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001510281,0.00001890674,0.9949529,0.00005253648,0.0003187962,0.0005925745,0.000008138152,0.001114446,0.001431445],"genre_scores_gemma":[0.5599036,4.222408e-7,0.4398213,0.0001127362,0.00002908406,0.00005079957,0.00001149445,0.000008215129,0.00006241299],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.605136,"threshold_uncertainty_score":0.5247611,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}