{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":13,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":13,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"c8500df734de","filters":{"topic":"Embedded Systems and FPGA Applications"}},"results":[{"id":"W2131025090","doi":"10.1007/s11265-008-0275-6","title":"FPGA-Based Efficient Design Approaches for Large Size Two’s Complement Squarers","year":2008,"lang":"en","type":"article","venue":"Journal of Signal Processing Systems","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; Royal Military College of Canada","funders":"","keywords":"Stratix; Field-programmable gate array; Computer science; Operand; Reduction (mathematics); Realization (probability); Block (permutation group theory); Adder; Complement (music); Computer hardware; Embedded system; Algorithm; Arithmetic; Parallel computing; Mathematics; Latency (audio)","retraction":null,"screen_n_in":null,"score":{"opus":0.07795409311327242,"gpt":0.2678494881243388,"spread":0.1898953950110664,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001161003,0.0002179982,0.0004610012,0.0001441879,0.0003074133,0.00009255328,0.0002450013,0.00007403873,0.000009365577],"category_scores_gemma":[0.00002197244,0.0001822389,0.0001662987,0.0002270406,0.00003228936,0.0001090236,0.000006607162,0.0001923461,0.000006233],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001856105,"about_ca_system_score_gemma":0.0001840655,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004184494,"about_ca_topic_score_gemma":6.939359e-7,"domain_scores_codex":[0.9980122,0.00006740163,0.0009478422,0.0001548041,0.0004520008,0.0003657044],"domain_scores_gemma":[0.9986891,0.000269076,0.0004405107,0.0001401749,0.0003068314,0.0001543272],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003961269,0.0001379884,0.00007600366,0.0008129952,0.00007163749,0.000008709683,0.0008008385,0.9881689,0.006188057,0.0002444953,0.002567339,0.0008834555],"study_design_scores_gemma":[0.0020007,0.0001791737,0.00006578361,0.0005450159,0.0000634331,0.0002200845,0.0009536896,0.9856116,0.003645987,0.00003712042,0.006386758,0.0002906754],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01312039,0.002468768,0.9828863,0.00004935475,0.0002634126,0.0006971164,0.0000213349,0.00008555537,0.0004077618],"genre_scores_gemma":[0.9858506,0.000003331552,0.01342182,0.00001884567,0.0004877922,0.0001150357,0.000003484009,0.00005304725,0.00004605752],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9727302,"threshold_uncertainty_score":0.7431488,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2354690973","doi":"","title":"An Application of SOPC in Bump-shielded Radar Processing System of the Automobile","year":2011,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":false,"ca_venue":true,"about_ca":false},"ca_institutions":"","funders":"","keywords":"Embedded system; Computer science; Shielded cable; Field-programmable gate array; Verilog; Computer hardware; Scalability; Interface (matter); Software; Radar; System on a chip; Chip; Operating system; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.007929082833120918,"gpt":0.2057745475214291,"spread":0.1978454646883082,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001427316,0.0001308856,0.000213882,0.0001042855,0.00006425544,0.000009892934,0.0005267896,0.00009526609,0.000003015939],"category_scores_gemma":[1.769622e-7,0.0001139768,0.0000620559,0.0005902038,0.00006243547,0.0000952846,0.00003831728,0.0001168318,0.000008962996],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000553421,"about_ca_system_score_gemma":0.00002979872,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001001335,"about_ca_topic_score_gemma":0.00003937591,"domain_scores_codex":[0.9989654,0.00002538333,0.000538464,0.0002146488,0.000102026,0.0001540488],"domain_scores_gemma":[0.9990766,0.00001672951,0.000156057,0.0006229891,0.00008485768,0.00004276868],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000008621838,0.0007910324,0.009298182,0.002356654,0.00005972185,3.28348e-7,0.009029233,0.005377139,0.714249,0.06931916,0.0004669037,0.189044],"study_design_scores_gemma":[0.001631927,0.00009362437,0.09933705,0.0006498453,0.0001515394,0.00006121663,0.002386457,0.3456333,0.4960577,0.003410551,0.04935213,0.001234684],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08274025,0.000242871,0.9107004,0.00001214057,0.00001969263,0.001780254,0.00003276812,0.0002575235,0.004214137],"genre_scores_gemma":[0.951727,0.000002441329,0.04695575,0.000007442785,0.000045965,0.001215095,0.00001281489,0.00002697018,0.000006512861],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8689867,"threshold_uncertainty_score":0.4647841,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2921615586","doi":"10.33889/ijmems.2017.2.1-003","title":"Sneak Circuit Analysis: Lessons Learned from Near Miss Event","year":2017,"lang":"en","type":"article","venue":"International Journal of Mathematical Engineering and Management Sciences","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Bombardier (Canada)","funders":"","keywords":"Event (particle physics); Computer science; Function (biology); Operator (biology); Path (computing); Monorail; Engineering; Programming language; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.05216399020142828,"gpt":0.3165423533322291,"spread":0.2643783631308009,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003981324,0.00008744842,0.0001783391,0.0001602332,0.0001197053,0.0004090543,0.0006114962,0.00002569576,0.00004074605],"category_scores_gemma":[0.00005209818,0.00007177192,0.00009324904,0.00007692053,0.00007073684,0.0002060487,0.00006859921,0.00008241573,0.00001046395],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002346363,"about_ca_system_score_gemma":0.000005750534,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000008309736,"about_ca_topic_score_gemma":0.000001716012,"domain_scores_codex":[0.9990955,0.000004999364,0.0003039544,0.0001044279,0.0003799967,0.000111136],"domain_scores_gemma":[0.9995392,0.00005917744,0.0001196333,0.0001588766,0.00004812458,0.00007499712],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00000576848,0.0001125126,0.0005319634,0.0001599148,0.003869364,0.00007058812,0.0008226209,0.6544334,0.001351394,0.3037101,0.000767144,0.03416517],"study_design_scores_gemma":[0.0003819011,0.00002462641,0.009992642,0.0002827775,0.0003520729,0.00002098505,0.0002111257,0.9526369,0.0001833038,0.0259806,0.009713101,0.0002199698],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2250882,0.0005043762,0.7554722,0.003110595,0.0008920948,0.0001435853,0.00001755906,0.00008873083,0.01468266],"genre_scores_gemma":[0.9913914,0.0002135163,0.008170865,0.00001199112,0.00009739737,0.00000568956,8.791317e-7,0.000006537357,0.0001017798],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7663032,"threshold_uncertainty_score":0.394452,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2028174509","doi":"10.5539/mas.v6n11p44","title":"The Design of Efficient Viterbi Decoder and Realization by FPGA","year":2012,"lang":"en","type":"article","venue":"Modern Applied Science","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":false,"ca_venue":true,"about_ca":false},"ca_institutions":"","funders":"","keywords":"Viterbi decoder; Computer science; Soft output Viterbi algorithm; Viterbi algorithm; Iterative Viterbi decoding; Convolutional code; Decoding methods; Sequential decoding; Algorithm; Convolution (computer science); Field-programmable gate array; Code (set theory); Realization (probability); Computer hardware; Parallel computing; Mathematics; Artificial intelligence; Block code; Set (abstract data type)","retraction":null,"screen_n_in":null,"score":{"opus":0.01140625922909476,"gpt":0.2180552506213015,"spread":0.2066489913922067,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005854305,0.00006523829,0.00006543857,0.00003022407,0.0002107032,0.00003777831,0.0001619347,0.00002522492,0.000001418114],"category_scores_gemma":[0.000006979345,0.00004724838,0.000007464511,0.0002313343,0.0001794402,0.00005766223,0.00002809904,0.00003830832,0.000005615263],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002580618,"about_ca_system_score_gemma":0.00001054213,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003689489,"about_ca_topic_score_gemma":7.713841e-7,"domain_scores_codex":[0.9993411,0.000006715068,0.0001381207,0.0001091027,0.0001861443,0.0002187623],"domain_scores_gemma":[0.9996074,0.00005409768,0.0000301169,0.0002128376,0.00002473508,0.00007081295],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00000198509,0.00001716169,0.00005810729,0.00001388128,0.000003257428,1.118372e-8,0.00159713,0.05854024,0.9168002,0.01165604,0.0007301114,0.01058185],"study_design_scores_gemma":[0.00006748386,0.000003371165,0.0004024894,0.00000416961,0.000003961063,0.000001387864,0.0000662181,0.9586434,0.03903048,0.0006331464,0.001061271,0.00008262556],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02489092,0.0005399413,0.9708672,0.00001093219,0.00007240236,0.0002335954,0.00000298929,0.00004987354,0.003332171],"genre_scores_gemma":[0.9985036,0.00002780834,0.001336153,0.00001084346,0.00001544184,0.00006149471,8.966531e-7,0.000008826365,0.0000349853],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9736126,"threshold_uncertainty_score":0.1926733,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W6999856869","doi":"","title":"Diseño e implementación de una placa entrenadora/programadora para microcontroladores PIC","year":2019,"lang":"es","type":"dissertation","venue":"Digital Repository (Universidad Politécnica de Cartagena)","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Canadian Patient Safety Institute","keywords":"Context (archaeology); Software; Population","retraction":null,"screen_n_in":null,"score":{"opus":0.006206678214402571,"gpt":0.247841969664957,"spread":0.2416352914505544,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0001628493,0.001168628,0.001162814,0.0005799285,0.0006031991,0.001414643,0.001168465,0.000833192,0.00006713772],"category_scores_gemma":[0.00004596788,0.001421113,0.0008928917,0.0007072092,0.0001563481,0.0009784148,0.0001653162,0.0009382298,0.0004248899],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001719561,"about_ca_system_score_gemma":0.0009302695,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001494583,"about_ca_topic_score_gemma":0.0000761555,"domain_scores_codex":[0.995185,0.0001425039,0.001027261,0.001189011,0.0006340682,0.00182217],"domain_scores_gemma":[0.9962403,0.0003177296,0.0006565499,0.001495393,0.0003476396,0.0009423427],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","study_design_scores_codex":[0.001616022,0.001718567,0.1290178,0.009146269,0.009035243,0.002008174,0.02181568,0.00535639,0.679995,0.09002275,0.02577252,0.02449553],"study_design_scores_gemma":[0.02184894,0.002539824,0.1523458,0.00770461,0.006393141,0.001857751,0.1066797,0.01783319,0.1226161,0.001856969,0.5414587,0.01686526],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9129623,0.001965613,0.0005812544,0.0001071171,0.0007662679,0.001969877,0.001393703,0.0005932393,0.07966059],"genre_scores_gemma":[0.9766138,0.0001151961,0.0002073148,0.00006709576,0.0006221881,0.0001959193,0.00264883,0.0002812911,0.01924838],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5573789,"threshold_uncertainty_score":0.999622,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4392639688","doi":"10.1007/979-8-8688-0199-0_20","title":"UART with Interrupts","year":2024,"lang":"en","type":"book-chapter","venue":"Maker Innovations Series","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Canadian Sleep Society","funders":"","keywords":"Universal asynchronous receiver/transmitter; Interrupt; Computer science; Operating system; Embedded system; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.01470681334907275,"gpt":0.2099701638557459,"spread":0.1952633505066731,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00004485517,0.0002916095,0.0002351757,0.0002671349,0.00007142522,0.0001122056,0.0001206957,0.0001933028,0.0003845038],"category_scores_gemma":[0.00000208544,0.000259605,0.00004640201,0.000193757,0.00008271884,0.0001230288,0.00003435174,0.0003798975,0.001012842],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000704638,"about_ca_system_score_gemma":0.0000314152,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003082413,"about_ca_topic_score_gemma":0.0001079316,"domain_scores_codex":[0.9991226,0.000001110922,0.0003555372,0.0002234859,0.0001481019,0.0001491541],"domain_scores_gemma":[0.9993204,0.00001372497,0.00004334459,0.0004431002,0.0001497231,0.00002967803],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.000001727549,0.000002251618,0.00000209892,0.000184511,0.0001536823,0.000008943671,0.000177824,0.0001354556,0.00006587221,0.9566685,0.0415845,0.001014642],"study_design_scores_gemma":[0.00004035412,0.00002277039,0.000009383486,0.0002851843,0.0000403655,0.00005794852,0.00004777851,0.00008632894,0.00005974051,0.02553111,0.9735126,0.0003064167],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"other","genre_gemma":"other","genre_scores_codex":[0.0000572407,0.0005260962,0.001903088,0.000421495,0.0004418457,0.0002822297,0.0001702989,0.0008536179,0.9953441],"genre_scores_gemma":[0.01319933,0.00005225968,0.001086761,0.00006450403,0.0003276917,0.0001984762,0.0002939484,0.0001838453,0.9845932],"genre_candidate":"other","genre_consensus":"other","teacher_disagreement_score":0.9319281,"threshold_uncertainty_score":0.9999856,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2403951557","doi":"","title":"Digital Logic Design: Principles and Practices","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Ottawa","funders":"","keywords":"Sequential logic; Very-large-scale integration; Combinational logic; State (computer science); Computer science; Digital electronics; Decomposition; Logic synthesis; Reduction (mathematics); Electronic circuit; Logic gate; Arithmetic; Algorithm; Mathematics; Computer engineering; Theoretical computer science; Engineering; Embedded system; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.05553398037018324,"gpt":0.2707719243834615,"spread":0.2152379440132782,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007419685,0.00004511268,0.00004943507,0.00001379428,0.00002428975,0.00007066676,0.00003665814,0.00002433855,0.00001502086],"category_scores_gemma":[0.00004001399,0.00003552528,0.000007353297,0.00003053477,0.000009817228,0.0001359777,0.00001015899,0.00002967576,0.00006731432],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00000391715,"about_ca_system_score_gemma":0.000001693671,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00000173182,"about_ca_topic_score_gemma":0.000003383556,"domain_scores_codex":[0.99976,0.000005250721,0.0000715335,0.0000642115,0.00003401314,0.00006498171],"domain_scores_gemma":[0.9997476,0.00009233842,0.00002257093,0.00009622017,0.000008618017,0.00003269376],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.000005800542,0.00008068288,0.008125348,0.0002829767,0.0001138246,0.00000236931,0.0006241617,0.03080715,0.01469702,0.779966,0.01288183,0.1524128],"study_design_scores_gemma":[0.0001929432,0.00005058746,0.004210977,0.00001338103,0.00001206874,0.00003048381,0.0001558458,0.348799,0.001734828,0.003597639,0.6409132,0.000289005],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01818315,0.0001299774,0.550145,0.0001306614,0.00003963154,0.0001263344,0.00000128443,0.000318711,0.4309253],"genre_scores_gemma":[0.9915099,0.00001355342,0.007120784,0.00002077238,0.00005225587,0.00001912862,0.000001324108,0.000007693303,0.001254644],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9733267,"threshold_uncertainty_score":0.1448679,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4406672647","doi":"10.1016/b978-0-08-049973-4.50014-3","title":"10.1016/b978-0-08-049973-4.50014-3","year":2000,"lang":"en","type":"book-chapter","venue":"Time to knit","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":false,"ca_fund":false,"ca_venue":true,"about_ca":false},"ca_institutions":"","funders":"","keywords":"Arithmetic; Computer science; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.007172166319069188,"gpt":0.1635924960790046,"spread":0.1564203297599354,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00007638694,0.0004309136,0.0004535799,0.0001889422,0.00006842589,0.00005168402,0.0003324407,0.0003960493,0.992082],"category_scores_gemma":[0.000003409076,0.0004730674,0.0001687878,0.00005488977,0.00002759998,0.00004969155,0.00004251457,0.0003601222,0.9976516],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001033284,"about_ca_system_score_gemma":0.00002334281,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007829127,"about_ca_topic_score_gemma":6.204064e-7,"domain_scores_codex":[0.9986966,0.000005756744,0.000412564,0.000345338,0.0002236318,0.0003160584],"domain_scores_gemma":[0.9989082,0.00003862205,0.00005051358,0.0007422775,0.00004808355,0.0002123201],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","study_design_scores_codex":[0.000007545879,0.000008051997,1.279134e-9,0.00005841432,0.0001198819,0.000007936974,0.00001637308,0.001120289,0.00002396769,0.0006618694,0.5400524,0.4579233],"study_design_scores_gemma":[0.00009611846,0.00003667753,3.148886e-7,0.0001167737,0.00005255141,0.00001418072,2.146298e-7,0.0003830826,0.000009847047,0.0002405867,0.9985358,0.0005138328],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","genre_codex":"other","genre_gemma":"other","genre_scores_codex":[2.788217e-7,0.000580364,0.00001845423,0.00002735458,0.000007172368,0.000494434,0.000203772,0.0007180861,0.9979501],"genre_scores_gemma":[0.000003735804,0.000001896619,0.0001244447,0.00001132626,0.0005391553,0.000104579,0.0001620341,0.0002188503,0.998834],"genre_candidate":"other","genre_consensus":"other","teacher_disagreement_score":0.4584835,"threshold_uncertainty_score":0.9997721,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W7127573251","doi":"10.26634/jic.13.2.22081","title":"Design and Evaluation of a USB Isolator for Embedded Product","year":2025,"lang":"","type":"article","venue":"i-manager’s Journal on Instrumentation and Control Engineering","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Trinity College","funders":"","keywords":"USB; Isolator; Galvanic isolation; Serial communication; Interface (matter); Host controller interface; Transient (computer programming); Isolation (microbiology); Interfacing; Host (biology)","retraction":null,"screen_n_in":null,"score":{"opus":0.0172700133024298,"gpt":0.276743980870734,"spread":0.2594739675683042,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002053041,0.0003249194,0.0004807572,0.0005442273,0.0001901803,0.0002398675,0.0001119158,0.0001106939,0.00001636394],"category_scores_gemma":[0.0001542966,0.0003423954,0.0001046729,0.0002936625,0.00003061957,0.0003833039,0.00001724995,0.0003030659,0.000001280163],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001747442,"about_ca_system_score_gemma":0.0001115208,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000005503658,"about_ca_topic_score_gemma":0.000001561277,"domain_scores_codex":[0.9979988,0.0001393396,0.000891769,0.0003153235,0.0003633602,0.0002914536],"domain_scores_gemma":[0.9987194,0.0003151873,0.0002807674,0.0002131102,0.0003391525,0.0001323954],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001867124,0.00006863911,0.00007377603,0.0007411422,0.000836562,0.000001018745,0.001125967,0.823521,0.02616085,0.02203979,0.0001885673,0.125056],"study_design_scores_gemma":[0.006066844,0.000185348,0.002196315,0.0006208329,0.0006694453,0.00001926841,0.0002991341,0.9856053,0.002121156,0.0007915109,0.00114743,0.0002773992],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09993329,0.0035029,0.8919201,0.0006219785,0.001074496,0.002504335,0.00001989708,0.00005229496,0.0003707218],"genre_scores_gemma":[0.9914902,0.0005804675,0.007220272,0.000115346,0.0001330938,0.0003377478,0.000005168986,0.00004220759,0.00007547461],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8915569,"threshold_uncertainty_score":0.9999028,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W7131400672","doi":"10.1109/cepsi66359.2025.11403331","title":"Implementation of a Blackstart cranking path sequence operation through PMU","year":2025,"lang":"","type":"article","venue":"","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Canadian Association of Cardiovascular Prevention and Rehabilitation","funders":"","keywords":"Blackout; Inrush current; AC power; Electricity generation; Transformer; Electric power system; Path (computing); Generator (circuit theory); Power (physics)","retraction":null,"screen_n_in":null,"score":{"opus":0.02338025914254433,"gpt":0.3349437993712345,"spread":0.3115635402286902,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002566486,0.0002155489,0.0002973775,0.0001021251,0.0001579312,0.0000795314,0.0001777661,0.0001259399,0.0008288158],"category_scores_gemma":[0.000008126243,0.0002303055,0.00009747248,0.000522675,0.00004531439,0.0004123556,0.00004848599,0.0001391459,0.00004865342],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001637586,"about_ca_system_score_gemma":0.0001585624,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002238961,"about_ca_topic_score_gemma":0.0006141211,"domain_scores_codex":[0.9982806,0.00004538782,0.0009019468,0.0003070638,0.0001956684,0.0002692867],"domain_scores_gemma":[0.9991893,0.00005951241,0.0001157112,0.0004380833,0.0001632171,0.00003419592],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000006688134,0.00007097195,0.003457472,0.001007741,0.0002561417,0.000001257396,0.007593385,0.01771068,0.1583221,0.7892089,0.003697657,0.01866706],"study_design_scores_gemma":[0.00471971,0.0003295161,0.0186037,0.001918297,0.0007439111,0.00001357111,0.03331523,0.3858685,0.4694142,0.03105015,0.05210115,0.001922064],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07908293,0.0007589379,0.8490899,0.0005892336,0.0005255641,0.001289594,0.00007869682,0.0001439369,0.06844127],"genre_scores_gemma":[0.9904172,0.0002556512,0.008206309,0.0001180467,0.00005601874,0.0001365588,0.00004350431,0.00002102385,0.0007456364],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9113343,"threshold_uncertainty_score":0.9391586,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4386816348","doi":"10.23977/jemm.2023.080310","title":"Design of an Automatic Packaging Machine for Syringes","year":2023,"lang":"en","type":"article","venue":"Journal of Engineering Mechanics and Machinery","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":false,"ca_venue":true,"about_ca":false},"ca_institutions":"","funders":"","keywords":"Syringe; Mechanical engineering; Engineering; Engineering drawing; Computer science","retraction":null,"screen_n_in":null,"score":{"opus":0.01524413202828824,"gpt":0.2318702209009641,"spread":0.2166260888726759,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00060759,0.0001202076,0.0002673866,0.0002495585,0.00002835926,0.00002014873,0.0001124279,0.00005103469,0.000002873879],"category_scores_gemma":[0.00004392385,0.0001070639,0.00005935339,0.0001790486,0.00000248561,0.0001119773,0.00001549442,0.0001211745,5.424488e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001610595,"about_ca_system_score_gemma":0.00001058754,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001596611,"about_ca_topic_score_gemma":5.979079e-7,"domain_scores_codex":[0.9992729,0.000009423959,0.0003865068,0.00006822572,0.0001097966,0.0001531919],"domain_scores_gemma":[0.9995033,0.0001357801,0.00009692462,0.0001224723,0.00005515961,0.00008636394],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000004772407,0.00001476499,0.000005194315,0.0005391595,0.00009901643,0.000003847088,0.0002110864,0.8957935,0.08589031,0.005807728,0.0002045118,0.01142613],"study_design_scores_gemma":[0.0002533799,0.0001130703,0.00007190725,0.0001031561,0.00003497925,0.00003743165,0.00002565614,0.9957984,0.001824414,0.001285453,0.0003454807,0.0001066739],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07241942,0.000810174,0.926041,0.00002558833,0.0003577262,0.0001616789,0.00001451056,0.0001486047,0.00002129079],"genre_scores_gemma":[0.9682809,0.0003146106,0.03119158,0.000003707301,0.0001187322,0.0000169003,0.00000458186,0.00005177448,0.00001717941],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8958615,"threshold_uncertainty_score":0.4365938,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W7126222733","doi":"10.5281/zenodo.18434631","title":"Design and Implementation of a Microprocessor 8085-based Wireless Notice Board using GSM Technology.","year":2015,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Impact","funders":"","keywords":"Interfacing; GSM; Microprocessor; Wireless; Notice; Interface (matter); Scalability; The Internet; Synchronization (alternating current)","retraction":null,"screen_n_in":null,"score":{"opus":0.04494269354163792,"gpt":0.2691678898736637,"spread":0.2242251963320258,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003447707,0.00008738207,0.000111165,0.000208285,0.0003122212,0.0001127868,0.0002526689,0.00005733107,0.0001751598],"category_scores_gemma":[0.00004028139,0.00009690415,0.00001316544,0.0004724727,0.00007653856,0.0001096341,0.0001205059,0.000101771,0.0001450463],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008294967,"about_ca_system_score_gemma":0.000005741306,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002182872,"about_ca_topic_score_gemma":4.534408e-7,"domain_scores_codex":[0.9992566,0.0000608343,0.0002045478,0.0001623311,0.0001464764,0.0001692715],"domain_scores_gemma":[0.9992738,0.00001116882,0.00006260124,0.000204653,0.0003638056,0.00008390656],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00007605235,0.0001630103,0.00009552384,0.0008418365,0.0001583064,0.000009449894,0.005501295,0.03844486,0.7521648,0.006414564,0.03058469,0.1655456],"study_design_scores_gemma":[0.00401426,0.000612888,0.0005057419,0.0002105603,0.000132011,0.0001829862,0.008134661,0.3386506,0.2077038,0.0007636551,0.4381897,0.000899157],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.519241,0.00022036,0.4754404,0.0002067339,0.00005532034,0.0007911915,0.00007329916,0.0009814267,0.002990234],"genre_scores_gemma":[0.9928594,0.00001110166,0.006552049,0.00001233731,0.0000244712,1.451906e-7,0.00008071058,0.0004448328,0.00001497167],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5444611,"threshold_uncertainty_score":0.3951637,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W7126181898","doi":"10.5281/zenodo.18434630","title":"Design and Implementation of a Microprocessor 8085-based Wireless Notice Board using GSM Technology.","year":2015,"lang":"en","type":"article","venue":"Open MIND","topic":"Embedded Systems and FPGA Applications","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Impact","funders":"","keywords":"Interfacing; GSM; Microprocessor; Wireless; Notice; Interface (matter); Scalability; The Internet; Synchronization (alternating current)","retraction":null,"screen_n_in":null,"score":{"opus":0.05911355740007609,"gpt":0.3305937984283274,"spread":0.2714802410282513,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001827511,0.00006967612,0.000122305,0.00006965069,0.00002927456,0.00003629396,0.0001328744,0.0000587686,0.00002686891],"category_scores_gemma":[0.000003947574,0.00007109266,0.000007883982,0.0001839355,0.00002605221,0.00009243759,0.00002989459,0.00004537121,0.00001248277],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003028647,"about_ca_system_score_gemma":0.0000575452,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001001889,"about_ca_topic_score_gemma":0.00004961343,"domain_scores_codex":[0.9995464,0.00001074968,0.0001740442,0.0001117585,0.00005875056,0.00009831455],"domain_scores_gemma":[0.9996914,0.00001625882,0.00005132833,0.0001362279,0.00006565945,0.00003917743],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00002633569,0.00005640722,0.002670059,0.0001448504,0.00007893252,0.000004379433,0.002911329,0.03341291,0.8135884,0.0001617004,0.0004263752,0.1465183],"study_design_scores_gemma":[0.001508291,0.00007361896,0.0001893529,0.00008758359,0.00007037801,0.00001163577,0.00391194,0.1616294,0.8277287,0.00012776,0.004389567,0.0002717617],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8970786,0.0001059289,0.1018813,0.00004486574,0.00002683734,0.0004789272,0.000009381105,0.000006652483,0.0003674596],"genre_scores_gemma":[0.8935142,0.000001322877,0.1064064,0.0000037982,0.000009070684,0.00003338535,0.000003714836,0.00001218234,0.00001597829],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1462466,"threshold_uncertainty_score":0.2899075,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}