{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":1044,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":1044,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"79899d6c734e","filters":{"topic":"Interconnection Networks and Systems"}},"results":[{"id":"W2098156582","doi":"10.1109/tc.2005.134","title":"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":846,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Interconnection; Multiprocessing; Computer architecture; Network on a chip; Modularity (biology); Embedded system; System on a chip; Network topology; Modular design; Throughput; Design flow; Chip; Integrated circuit design; Latency (audio); Distributed computing; Parallel computing; Computer network; Telecommunications; Wireless","retraction":null,"screen_n_in":null,"score":{"opus":0.0368473896670903,"gpt":0.2626955284532059,"spread":0.2258481387861156,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008600354,0.0002468726,0.0002315102,0.0002100835,0.0004145619,0.0001844451,0.0003824207,0.00009463642,0.00001013876],"category_scores_gemma":[0.00000394209,0.0002232944,0.000138424,0.0002395412,0.00004238827,0.0002318548,0.000003035395,0.0002360695,0.00001444499],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001104104,"about_ca_system_score_gemma":0.0000442424,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004762092,"about_ca_topic_score_gemma":0.00002275012,"domain_scores_codex":[0.9982338,0.0002418125,0.0003388419,0.0005216134,0.0002914343,0.0003725307],"domain_scores_gemma":[0.9986986,0.0006596182,0.00009298431,0.0003772286,0.0000612173,0.0001103778],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005260001,0.00003624706,0.000001517609,0.000006418762,0.00003043766,2.903832e-7,0.0003960696,0.5876987,0.00002872819,0.000182392,0.0009783471,0.4105882],"study_design_scores_gemma":[0.0008646614,0.0008330259,0.00009445986,0.0001349961,0.00002048249,0.00004778324,0.0000108062,0.99358,0.00223185,0.0001530938,0.001778121,0.0002507227],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02224501,0.00005618616,0.972496,0.001155601,0.002803613,0.0008876744,0.000002873046,0.0001949592,0.000158109],"genre_scores_gemma":[0.9571049,0.00001715021,0.04095842,0.001165629,0.000505017,0.0001834099,0.00000106981,0.00001968065,0.00004472306],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9348599,"threshold_uncertainty_score":0.9105681,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2769986458","doi":"10.1145/3152434.3152461","title":"In-Network Computation is a Dumb Idea Whose Time Has Come","year":2017,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":275,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Kootenay Association for Science & Technology","funders":"","keywords":"Computer science; Computation; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.02899053965312147,"gpt":0.2714978920376686,"spread":0.2425073523845472,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000453552,0.000107435,0.0001885295,0.0000551516,0.0004405973,0.001019793,0.0007524072,0.00006918317,0.0001192674],"category_scores_gemma":[0.00001503749,0.00009468391,0.00006092873,0.0001090867,0.00004239824,0.0008055748,0.0002314862,0.0001041703,0.0008521065],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003740077,"about_ca_system_score_gemma":0.00002704913,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003951406,"about_ca_topic_score_gemma":0.0001544063,"domain_scores_codex":[0.9989423,0.00006190642,0.000270737,0.0002943602,0.0001695742,0.0002611782],"domain_scores_gemma":[0.9990498,0.00006421243,0.0001576258,0.0005941795,0.0000737798,0.00006039915],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002321771,0.0001119488,0.007225022,0.00002364277,0.00005156595,0.00009713059,0.00241218,0.01368449,0.00009598432,0.1542802,0.8047161,0.0172785],"study_design_scores_gemma":[0.0003796957,0.00006158801,0.006197407,0.00005356194,0.000001504084,0.00002484359,0.000007936444,0.9516282,0.00003495564,0.008190494,0.03324442,0.0001753805],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02294889,0.00006409449,0.8827603,0.01055064,0.003268509,0.0003017887,0.000001041005,0.0001918734,0.07991283],"genre_scores_gemma":[0.9844171,0.000002343485,0.004871483,0.001577273,0.0003966748,0.000008631264,9.42736e-7,0.000006843492,0.008718756],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9614682,"threshold_uncertainty_score":0.9999259,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2163835931","doi":"10.1109/jproc.2006.873611","title":"System-on-Chip: Reuse and Integration","year":2006,"lang":"en","type":"article","venue":"Proceedings of the IEEE","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":264,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"CMC Microsystems","keywords":"Reuse; Computer science; System on a chip; Computer architecture; Embedded system; Block (permutation group theory); Chip; System integration; Network on a chip; Engineering; Telecommunications; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.009696687300472347,"gpt":0.2018012733952226,"spread":0.1921045860947503,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002354746,0.00006734086,0.00009262491,0.00004193012,0.00008773576,0.0001083051,0.0005120552,0.00002931354,3.703543e-7],"category_scores_gemma":[0.00002403584,0.00004148491,0.00003309596,0.0001525539,0.00002220279,0.0001988038,0.00007620725,0.00006991468,0.000003672875],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002673621,"about_ca_system_score_gemma":0.000005186423,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00009389056,"about_ca_topic_score_gemma":0.000006268926,"domain_scores_codex":[0.9994403,0.000005432115,0.0001711705,0.0001483025,0.0001447779,0.0000900739],"domain_scores_gemma":[0.9995641,0.00002246839,0.0001350859,0.000142305,0.0001204376,0.00001562287],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00001944281,0.00004666458,0.001341991,0.0001263875,0.00001190979,3.313195e-7,0.0007592773,0.0001012961,0.04458052,0.905643,0.04610419,0.001264938],"study_design_scores_gemma":[0.001619195,0.001161558,0.01655743,0.002971908,0.00004352705,0.0003879116,0.001026682,0.4089545,0.5164275,0.04167845,0.008319987,0.0008513514],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9663604,0.00004691798,0.007146153,0.0008359535,0.001369578,0.0002033084,6.683214e-7,0.0001064529,0.0239305],"genre_scores_gemma":[0.9983458,0.000001177871,0.0006947755,0.00004736478,0.00019464,0.000008463801,4.373518e-8,0.000003976109,0.0007037683],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8639646,"threshold_uncertainty_score":0.1691706,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1593266071","doi":"10.1109/iscas.2003.1206235","title":"Design of a switch for network on chip applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":186,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Scalability; Embedded system; Interconnection; Network on a chip; Routing (electronic design automation); System on a chip; Synchronization (alternating current); Overhead (engineering); Computer network; Latency (audio); Computer architecture; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.03569348335389942,"gpt":0.2548342275615839,"spread":0.2191407442076844,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003714191,0.0000504834,0.00008595671,0.00002357944,0.00007071218,0.00002578873,0.0002019037,0.00003009201,0.00001249523],"category_scores_gemma":[0.000009509719,0.0000400353,0.00003922743,0.0001900484,0.000006125831,0.0000459814,0.000009249659,0.00002764015,0.00001558626],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000009278272,"about_ca_system_score_gemma":0.00002085015,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002717798,"about_ca_topic_score_gemma":0.000002165797,"domain_scores_codex":[0.9994611,0.00004641365,0.0001527552,0.0001477924,0.00006417192,0.0001278147],"domain_scores_gemma":[0.9993896,0.0001968154,0.00005370899,0.0002723481,0.00006114504,0.00002635387],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001990882,0.000022362,0.00002037674,0.00000400283,0.000006443815,3.422415e-8,0.0000371659,0.03080656,0.00005966472,0.9574268,0.008809682,0.002804884],"study_design_scores_gemma":[0.0005580301,0.0004704855,0.00005620771,0.00003632667,0.000005699674,0.000009667894,0.00003396551,0.7544039,0.00322993,0.0749727,0.1659804,0.0002427173],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00003678616,0.00002844891,0.9828288,0.00008265022,0.0002376386,0.0004670934,1.762258e-7,0.00004458526,0.01627381],"genre_scores_gemma":[0.8275341,0.00000202735,0.169901,0.0003637283,0.0001406177,0.0003271866,3.882069e-7,0.000005435567,0.001725468],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8824542,"threshold_uncertainty_score":0.1632592,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2081883574","doi":"10.1145/2000064.2000113","title":"DBAR","year":2011,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":174,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"National University of Defense Technology","keywords":"Computer science; Computer network; Distributed computing; Adaptive routing; Workload; Routing (electronic design automation); Network congestion; Static routing; Active queue management; Routing protocol","retraction":null,"screen_n_in":null,"score":{"opus":0.04721307513678642,"gpt":0.1959236349263584,"spread":0.148710559789572,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007225625,0.00002366815,0.00002925523,0.00001625262,0.00002333879,0.00002116534,0.0002181198,0.00001333818,0.0002493077],"category_scores_gemma":[0.000001572406,0.00001720663,0.00001832385,0.00005985004,0.000003721528,0.0001317991,0.00003645602,0.00001905223,0.0003941204],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000003353433,"about_ca_system_score_gemma":0.00000373168,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000565625,"about_ca_topic_score_gemma":0.000008978928,"domain_scores_codex":[0.9997506,0.00001065687,0.00005559964,0.00007834173,0.00003770132,0.00006706761],"domain_scores_gemma":[0.9997771,0.000004724483,0.00001017172,0.0001676326,0.00001784066,0.00002247855],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[2.993186e-7,0.000007326827,0.0002232157,4.99417e-7,0.000002209483,0.000002544333,0.0004812051,0.000001006989,0.00002069278,0.9845972,0.009434991,0.005228814],"study_design_scores_gemma":[0.0007008291,0.0004851818,0.01505536,0.00003599957,0.00000437989,0.000281376,0.0003977051,0.4409148,0.01698092,0.0835131,0.440771,0.0008593424],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.000951059,0.000005941863,0.612377,0.00003419118,0.000453367,0.00001326086,1.09719e-8,0.00008132561,0.3860838],"genre_scores_gemma":[0.9806014,5.544113e-7,0.01369325,0.000306742,0.00004458951,0.000002032124,2.349641e-8,0.000001112,0.005350261],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9796504,"threshold_uncertainty_score":0.5065752,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2130820665","doi":"10.1109/micro.2010.50","title":"Throughput-Effective On-Chip Networks for Manycore Accelerators","year":2010,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":161,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Dram; Parallel computing; Throughput; Network on a chip; Router; Embedded system; Bandwidth (computing); Cache; Memory bandwidth; Chip; Computer hardware; Computer network; Operating system; Wireless","retraction":null,"screen_n_in":null,"score":{"opus":0.01646543584706128,"gpt":0.2615666678568878,"spread":0.2451012320098265,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003622863,0.0001573451,0.0001754799,0.00005722453,0.0002179203,0.0002561445,0.0005667006,0.0001408908,0.00005773685],"category_scores_gemma":[0.00003038884,0.0001176805,0.0001313639,0.0002002782,0.00002413756,0.000282988,0.00008522853,0.0002796714,0.00005787175],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002061714,"about_ca_system_score_gemma":0.00001671611,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002497603,"about_ca_topic_score_gemma":0.0001282986,"domain_scores_codex":[0.998902,0.00004071384,0.0001963509,0.0004128118,0.0001261374,0.0003219647],"domain_scores_gemma":[0.998871,0.0003471618,0.00006948016,0.0005135393,0.0001114351,0.00008732673],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000180853,0.0000544999,0.0003848046,0.000006874727,0.00003158287,0.00000298348,0.0002057816,0.001822774,0.0001832462,0.9143557,0.03833251,0.04460113],"study_design_scores_gemma":[0.0006039462,0.0004508962,0.001596911,0.00002257074,0.000004773547,0.00002729838,0.00004181481,0.91604,0.001628772,0.006279341,0.07294814,0.00035555],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0204568,0.00001081487,0.9487815,0.0004096948,0.006779046,0.0007328165,9.724187e-7,0.0002506367,0.02257775],"genre_scores_gemma":[0.9899324,0.000001383256,0.006029002,0.001371217,0.001196565,0.0002188244,0.000001752371,0.00001385246,0.00123503],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9694756,"threshold_uncertainty_score":0.4798873,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2157008728","doi":"10.5555/1266366.1266600","title":"System level assessment of an optical NoC in an MPSoC platform","year":2007,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":139,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"MPSoC; Interconnection; System on a chip; Computer science; Embedded system; Computer architecture; Integrated circuit; Network on a chip; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.05663165112762619,"gpt":0.3263792045090526,"spread":0.2697475533814264,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001384752,0.00008445942,0.0001798235,0.0001202876,0.00003582723,0.00007703416,0.0004310782,0.0000797078,0.00001206143],"category_scores_gemma":[0.000004773951,0.00006760727,0.00003631148,0.0002177335,0.00001525261,0.0006028231,0.00006804251,0.0001031971,0.000005830882],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001208263,"about_ca_system_score_gemma":0.00004266838,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001695815,"about_ca_topic_score_gemma":0.001334687,"domain_scores_codex":[0.9988175,0.00003258539,0.0004250663,0.0002388316,0.0002479087,0.0002381019],"domain_scores_gemma":[0.9992769,0.00007809688,0.00006802708,0.0003849195,0.00008408265,0.0001079462],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000006699009,0.000141522,0.002493451,0.00002506859,0.000006508378,0.00003237444,0.0004640751,0.0009512951,0.0006305318,0.9826702,0.00005046885,0.0125278],"study_design_scores_gemma":[0.0003400712,0.0003532903,0.03143432,0.00007053794,0.000001316426,0.00005950483,0.001212239,0.9648756,0.001289881,0.0001269507,0.0001001018,0.0001361493],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3511094,0.000002299259,0.6241878,0.0000176189,0.0004374346,0.00008441997,4.056572e-7,0.00005484115,0.02410576],"genre_scores_gemma":[0.9565179,1.708247e-7,0.04315807,0.00004946664,0.0000978184,0.000003635874,0.000001301918,0.000004468992,0.000167125],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9825432,"threshold_uncertainty_score":0.2756945,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3146394219","doi":"10.1109/date.2007.364438","title":"System Level Assessment of an Optical NoC in an MPSoC Platform","year":2007,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":132,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"MPSoC; Interconnection; System on a chip; Computer science; Embedded system; Computer architecture; Network on a chip; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.05663165112762619,"gpt":0.3263792045090526,"spread":0.2697475533814264,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001384752,0.00008445942,0.0001798235,0.0001202876,0.00003582723,0.00007703416,0.0004310782,0.0000797078,0.00001206143],"category_scores_gemma":[0.000004773951,0.00006760727,0.00003631148,0.0002177335,0.00001525261,0.0006028231,0.00006804251,0.0001031971,0.000005830882],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001208263,"about_ca_system_score_gemma":0.00004266838,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001695815,"about_ca_topic_score_gemma":0.001334687,"domain_scores_codex":[0.9988175,0.00003258539,0.0004250663,0.0002388316,0.0002479087,0.0002381019],"domain_scores_gemma":[0.9992769,0.00007809688,0.00006802708,0.0003849195,0.00008408265,0.0001079462],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000006699009,0.000141522,0.002493451,0.00002506859,0.000006508378,0.00003237444,0.0004640751,0.0009512951,0.0006305318,0.9826702,0.00005046885,0.0125278],"study_design_scores_gemma":[0.0003400712,0.0003532903,0.03143432,0.00007053794,0.000001316426,0.00005950483,0.001212239,0.9648756,0.001289881,0.0001269507,0.0001001018,0.0001361493],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3511094,0.000002299259,0.6241878,0.0000176189,0.0004374346,0.00008441997,4.056572e-7,0.00005484115,0.02410576],"genre_scores_gemma":[0.9565179,1.708247e-7,0.04315807,0.00004946664,0.0000978184,0.000003635874,0.000001301918,0.000004468992,0.000167125],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9825432,"threshold_uncertainty_score":0.2756945,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2048460015","doi":"10.1016/s0012-365x(01)00180-7","title":"The average connectivity of a graph","year":2002,"lang":"en","type":"article","venue":"Discrete Mathematics","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":132,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Winnipeg","funders":"","keywords":"Mathematics; Combinatorics; Disjoint sets; Graph; Discrete mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02124670697368278,"gpt":0.2279640605392221,"spread":0.2067173535655394,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003903794,0.00008367901,0.0001498201,0.00002943272,0.0001617423,0.0001033979,0.0005029459,0.00003307295,0.00002396869],"category_scores_gemma":[0.00007045364,0.00005063563,0.0001037248,0.0002031996,0.00005174808,0.0001237269,0.0000909864,0.00007541993,0.00003398936],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000009635583,"about_ca_system_score_gemma":0.000003704539,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006181001,"about_ca_topic_score_gemma":0.000009624955,"domain_scores_codex":[0.9992003,0.0000566864,0.0002670563,0.0001229214,0.0001937881,0.0001592758],"domain_scores_gemma":[0.998862,0.0003473677,0.0001543412,0.0005420526,0.00006112294,0.00003315839],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[8.482913e-7,0.00005159657,0.00004848724,0.00004322891,0.0000331331,0.000002682329,0.003739318,0.0001686119,0.00009825813,0.9898375,0.003056292,0.002920053],"study_design_scores_gemma":[0.0001774258,0.00007038449,0.00006189368,0.00006528137,0.000005703112,0.00003604017,0.0002828948,0.932915,0.0006409626,0.06128918,0.004309817,0.0001453978],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02022811,0.000204348,0.9486355,0.0004617242,0.0004664331,0.0001666338,0.000001915946,0.00007335188,0.029762],"genre_scores_gemma":[0.9958969,0.00002777461,0.003062844,0.00003411157,0.00003732548,0.00001070877,1.471231e-7,0.000005762641,0.0009244794],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9756687,"threshold_uncertainty_score":0.2064861,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2096193215","doi":"10.1109/micro.2006.27","title":"In-Network Cache Coherence","year":2006,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":125,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Princeton University","keywords":"Computer science; MESI protocol; Cache coherence; Scalability; MESIF protocol; Computer network; Directory; Cache; Latency (audio); Distributed computing; Cache algorithms; Operating system; CPU cache","retraction":null,"screen_n_in":null,"score":{"opus":0.008895048481095721,"gpt":0.2128703096467601,"spread":0.2039752611656644,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002170958,0.00005528584,0.00007891507,0.00002813798,0.00003707774,0.00007891872,0.0002927686,0.00003556757,0.000075443],"category_scores_gemma":[0.00000242141,0.00004497918,0.00002452996,0.0002876832,0.000008611752,0.0002191202,0.00005328256,0.00006240594,0.0001360644],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002230478,"about_ca_system_score_gemma":0.00001275103,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008886683,"about_ca_topic_score_gemma":0.00102702,"domain_scores_codex":[0.9993495,0.00003916402,0.0001624846,0.0001678764,0.00008755062,0.0001934108],"domain_scores_gemma":[0.9996768,0.00004107492,0.00002796348,0.0002113723,0.00002361994,0.00001915401],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[9.67948e-7,0.00002196811,0.005475936,0.000002162421,0.000001715161,0.00001849423,0.00004775773,0.01238233,0.00004628123,0.805218,0.1756112,0.001173231],"study_design_scores_gemma":[0.0006204683,0.00009344561,0.01989164,0.00006325616,0.000001548438,0.0000975361,0.00003344755,0.6250109,0.0006212379,0.08893926,0.2641073,0.0005199623],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007657159,0.0001085077,0.7475402,0.0007132387,0.001403968,0.00009434472,8.244267e-8,0.0001176058,0.2423649],"genre_scores_gemma":[0.9832371,6.92539e-7,0.004902363,0.0004695592,0.0003842227,0.000009085294,2.439971e-7,0.000002353959,0.01099435],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.97558,"threshold_uncertainty_score":0.1834198,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2065914858","doi":"10.1109/mdat.2014.2322995","title":"Architecture and Design of Multichannel Millimeter-Wave Wireless NoC","year":2014,"lang":"en","type":"article","venue":"IEEE Design and Test","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":98,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Joint Center for Aerospace Technology Innovation; CMC Microsystems; National Science Foundation","keywords":"Interconnection; Computer science; Latency (audio); Network on a chip; Wireless; Power consumption; Architecture; Physical layer; Computer architecture; Embedded system; Low latency (capital markets); Design methods; Computer network; Power (physics); Engineering; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.03119964464886537,"gpt":0.2137404904600543,"spread":0.182540845811189,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005033521,0.0001300992,0.0002082696,0.00007812925,0.0000855703,0.00008316881,0.0001552792,0.00007250599,0.000001616723],"category_scores_gemma":[0.00005478015,0.0001034473,0.00002773205,0.0001131069,0.0000619065,0.00009094619,0.00003539398,0.00009081142,0.000003082951],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000005503045,"about_ca_system_score_gemma":0.0000117598,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002535354,"about_ca_topic_score_gemma":0.000003027174,"domain_scores_codex":[0.9990484,0.0001956874,0.0001941032,0.0002735209,0.0001084825,0.0001798199],"domain_scores_gemma":[0.9983701,0.001170562,0.00008470752,0.0002280131,0.00006134575,0.00008529438],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002060988,0.0006313785,0.001967718,0.0005504188,0.0002701329,0.0001040944,0.0171297,0.04406346,0.3526587,0.02685568,0.007336544,0.5482261],"study_design_scores_gemma":[0.0004222153,0.0004964564,0.0002520598,0.00007602425,0.000007872489,0.0001172689,0.00001674133,0.980995,0.01543804,0.001769384,0.0002364842,0.0001724602],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.018043,0.000119953,0.9810722,0.00009019627,0.0003304999,0.0002108919,0.000001105675,0.00004463099,0.00008756184],"genre_scores_gemma":[0.9637163,0.00001909093,0.03591263,0.0001375866,0.0001030184,0.00001127256,2.411074e-7,0.000008432817,0.0000914541],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9456733,"threshold_uncertainty_score":0.4218456,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2097959379","doi":"10.1145/1450095.1450107","title":"VESPA","year":2008,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":96,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science","retraction":null,"screen_n_in":null,"score":{"opus":0.02350990816265235,"gpt":0.2024253742763739,"spread":0.1789154661137215,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004484458,0.00002414741,0.00003355173,0.00001730107,0.0000614159,0.00001781535,0.0001766221,0.00001268004,0.00004954481],"category_scores_gemma":[0.000002456792,0.00001817758,0.00001945876,0.00008076777,0.000006518283,0.00012248,0.0000305353,0.00002212792,0.0002928062],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000005139935,"about_ca_system_score_gemma":0.000007818147,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001811064,"about_ca_topic_score_gemma":0.000003193922,"domain_scores_codex":[0.999729,0.00001100084,0.00005554964,0.00008007124,0.00005588292,0.00006849555],"domain_scores_gemma":[0.9997824,0.00001136322,0.000009402014,0.0001554403,0.00001854794,0.00002277922],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[6.98967e-7,0.00001809536,0.0011491,0.000001237181,0.000005543216,0.0000344708,0.0006198934,0.0001331045,0.0001432792,0.8346003,0.1576546,0.005639696],"study_design_scores_gemma":[0.0002988376,0.000108589,0.005464317,0.00000841853,5.871588e-7,0.0009158789,0.00003463552,0.3464823,0.001898138,0.002542602,0.6419876,0.0002580783],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008700295,0.00001740016,0.8287774,0.000325658,0.0005859957,0.000018553,1.776569e-8,0.0001232588,0.1614514],"genre_scores_gemma":[0.9817918,0.000002900312,0.004486061,0.0004435645,0.00008579044,0.000001744282,4.82231e-8,0.000001074427,0.01318701],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9730915,"threshold_uncertainty_score":0.3763529,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2151254834","doi":"10.1109/nocs.2007.3","title":"A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing","year":2007,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":94,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Polygon mesh; Interconnection; Parallel computing; SystemC; Mesh networking; Topology (electrical circuits); Shared mesh; Network on a chip; Switched mesh; Network topology; Embedding; System on a chip; Distributed computing; Wireless mesh network; Computer network; Embedded system; Engineering; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.0346280179266182,"gpt":0.2960115297002696,"spread":0.2613835117736514,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00204399,0.000250091,0.0003327372,0.0000797636,0.0004205852,0.0003653922,0.0006671338,0.00009603103,0.000007143753],"category_scores_gemma":[0.0001520285,0.0002202116,0.0003109521,0.0002542524,0.00003429206,0.0003066451,0.0002014202,0.0001764316,0.000007406021],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002187801,"about_ca_system_score_gemma":0.00005486786,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006784579,"about_ca_topic_score_gemma":0.00009402092,"domain_scores_codex":[0.9975341,0.00004927571,0.000604849,0.0006473678,0.0002117729,0.0009526678],"domain_scores_gemma":[0.9982893,0.0007953577,0.0001675255,0.0004094961,0.0001580882,0.0001802145],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001450058,0.00004720647,0.000558079,0.0000308229,0.00005725028,0.00000968135,0.0001579991,0.005268766,0.00008219289,0.9592524,0.00287493,0.03151571],"study_design_scores_gemma":[0.000884551,0.0003952359,0.0001377362,0.0001549154,0.000009646034,0.0001486513,0.00004035478,0.9688572,0.0005845292,0.02010925,0.008334807,0.0003430829],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05941366,0.00002594655,0.9305309,0.0002722975,0.002874279,0.00068425,0.000004388236,0.000265416,0.005928827],"genre_scores_gemma":[0.9059032,5.431047e-7,0.0907995,0.001163236,0.001792052,0.00003292178,0.000002812764,0.00001947317,0.000286273],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9635885,"threshold_uncertainty_score":0.8979967,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2034822545","doi":"10.1109/micro.2014.61","title":"NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?","year":2014,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":92,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Interposer; Dram; Computer science; Network on a chip; Through-silicon via; Routing (electronic design automation); Exploit; Stacking; Chip; Embedded system; Computer network; Computer architecture; Silicon; Materials science; Computer hardware; Nanotechnology; Optoelectronics; Layer (electronics); Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02530958183015399,"gpt":0.2483357008644302,"spread":0.2230261190342762,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006940608,0.0003799036,0.0005614602,0.0001569829,0.000238978,0.0005686336,0.001832252,0.0001672848,0.00001405919],"category_scores_gemma":[0.0002712073,0.0002513183,0.0003668219,0.000107056,0.00003625266,0.0001301747,0.0003112256,0.0001312195,0.000009264063],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008952876,"about_ca_system_score_gemma":0.00004701293,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00180892,"about_ca_topic_score_gemma":0.002443892,"domain_scores_codex":[0.9975029,0.0001099694,0.0006603495,0.0008665804,0.0002309118,0.000629355],"domain_scores_gemma":[0.9971812,0.0008907314,0.0002195046,0.001129725,0.0003588235,0.0002199501],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.001164022,0.0003009723,0.001850671,0.001039783,0.0009140207,0.000002850154,0.04214681,0.01246131,0.005010404,0.1937288,0.643816,0.0975643],"study_design_scores_gemma":[0.001439629,0.0009304917,0.00008855594,0.0003277901,0.00003235279,0.0000183583,0.0009262931,0.7578738,0.003161151,0.0200735,0.2145443,0.0005838166],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03220328,0.00004938813,0.9546007,0.005758855,0.003747128,0.002690563,0.0002488392,0.0002942187,0.0004070214],"genre_scores_gemma":[0.9532962,6.063029e-7,0.0342842,0.004497932,0.001844692,0.001833738,0.00003853541,0.00006513442,0.004138919],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.921093,"threshold_uncertainty_score":0.9999939,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2017025131","doi":"10.1109/2.955095","title":"Shifting paradigms with the application service provider model","year":2001,"lang":"en","type":"article","venue":"Computer","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":82,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Service provider; Component (thermodynamics); Outsourcing; Granularity; Service (business); Cloud computing; Utility computing; Distributed computing; Computer security; World Wide Web; Computer network; Operating system; Cloud computing security","retraction":null,"screen_n_in":null,"score":{"opus":0.01816012944772342,"gpt":0.2236674258770315,"spread":0.2055072964293081,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001855969,0.00009798218,0.00008857983,0.00002411074,0.0001800412,0.0002287172,0.0006081808,0.00003401744,0.000001989272],"category_scores_gemma":[6.35843e-7,0.00005738999,0.00002715986,0.0003036443,0.0000130467,0.0002764562,0.0001189572,0.000101734,0.00006298202],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002081299,"about_ca_system_score_gemma":0.00002426989,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003176195,"about_ca_topic_score_gemma":0.00006863605,"domain_scores_codex":[0.9992216,0.00003865199,0.0001298435,0.0002730549,0.0001496451,0.0001871965],"domain_scores_gemma":[0.999249,0.00004672298,0.00007183089,0.0004977342,0.0000954943,0.00003925073],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001603185,0.00005987948,0.0007151989,0.00002576653,0.00004152835,0.00001038753,0.004167186,0.6730562,0.00005444667,0.1952365,0.01616305,0.1104538],"study_design_scores_gemma":[0.0001152349,0.00002377463,0.0002233528,0.00001435777,0.000002077394,0.00006100877,0.00001084161,0.9662993,0.00000903265,0.0005624585,0.03258522,0.00009335499],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01263208,0.00002625086,0.9785497,0.006018313,0.0001791551,0.000215383,1.216326e-7,0.0001525464,0.002226433],"genre_scores_gemma":[0.9745579,0.00000125491,0.01977688,0.004855183,0.0004446543,0.00005304117,0.000001105654,0.000008960262,0.000301045],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9619258,"threshold_uncertainty_score":0.2340296,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3092226368","doi":"10.1109/dac18072.2020.9218539","title":"Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling","year":2020,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":81,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Network topology; Interposer; Interconnection; Computer science; Network on a chip; Kite; Latency (audio); Chip; Three-dimensional integrated circuit; Topology (electrical circuits); Computer network; Computer architecture; Engineering; Telecommunications; Electrical engineering; Materials science","retraction":null,"screen_n_in":null,"score":{"opus":0.04656119098170598,"gpt":0.2504398831839114,"spread":0.2038786922022054,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002011395,0.000183344,0.0003440625,0.00007776797,0.00005824228,0.0001303023,0.0009136731,0.00008632729,0.00007730907],"category_scores_gemma":[0.00005602357,0.0001446067,0.0001688334,0.0002858333,0.00002821496,0.0004076957,0.0004464058,0.0001428505,0.00005419964],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002660652,"about_ca_system_score_gemma":0.00002398407,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001754466,"about_ca_topic_score_gemma":0.00001866405,"domain_scores_codex":[0.998465,0.0001127782,0.0005440811,0.0004285321,0.0001666037,0.0002829994],"domain_scores_gemma":[0.9991981,0.00008610802,0.0001268596,0.0003259111,0.0001596926,0.0001033428],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004156117,0.0002060674,0.0001986425,0.0003193231,0.0005646172,0.0001406193,0.01684636,0.6532269,0.1732704,0.08753792,0.003721244,0.06355229],"study_design_scores_gemma":[0.0002094241,0.0003200298,0.000001711471,0.0000342798,0.000004276035,0.00002857889,0.0003595945,0.98927,0.008083288,0.0009082285,0.0006101653,0.0001703867],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07545491,0.0001848677,0.9187672,0.0007510653,0.0005829745,0.0001554041,0.000001032196,0.0002690911,0.003833426],"genre_scores_gemma":[0.9928976,0.00001868689,0.004852237,0.001964073,0.0001158908,0.00001303986,0.000001206461,0.00001140142,0.0001258739],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9174427,"threshold_uncertainty_score":0.5896889,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2122900653","doi":"10.1145/2678373.2665691","title":"SynFull","year":2014,"lang":"en","type":"article","venue":"ACM SIGARCH Computer Architecture News","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":79,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Speedup; Pace; Cache coherence; Workload; Power consumption; Cache; Computer architecture; Distributed computing; Power (physics); Cache algorithms; CPU cache; Computer network; Parallel computing","retraction":null,"screen_n_in":null,"score":{"opus":0.009785753314016484,"gpt":0.2220381049594068,"spread":0.2122523516453904,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005418555,0.0002892123,0.0003437479,0.0002199147,0.0002151914,0.0003613306,0.002858493,0.0001124279,0.00002667648],"category_scores_gemma":[0.0001064985,0.0002334195,0.0001947528,0.0004063088,0.0000549559,0.0002024224,0.001174356,0.0004515851,0.0002286505],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003587406,"about_ca_system_score_gemma":0.00003766187,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007516168,"about_ca_topic_score_gemma":0.00008264159,"domain_scores_codex":[0.9974427,0.0004107872,0.0003975086,0.0007327005,0.0004290916,0.000587244],"domain_scores_gemma":[0.9968795,0.0006701979,0.0001116859,0.002001161,0.0001036316,0.0002338778],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00001129372,0.00005359498,0.0004474024,0.00002875034,0.00004725794,0.00001802972,0.001560175,0.009606202,0.0003195603,0.05118424,0.03040613,0.9063174],"study_design_scores_gemma":[0.0006773852,0.0005619695,0.001176089,0.00008407539,0.000006357909,0.000324815,0.000006520212,0.3678637,0.0003543902,0.04278063,0.5855785,0.0005856013],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.006049002,0.00004413234,0.9802547,0.0048078,0.002425474,0.000232407,7.40164e-7,0.000498126,0.00568766],"genre_scores_gemma":[0.7563043,0.000004110832,0.2351459,0.005349121,0.002748024,0.00003034499,0.000004109389,0.00002880578,0.000385366],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9057318,"threshold_uncertainty_score":0.9518572,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3135483926","doi":"10.1109/isscc42613.2021.9365929","title":"8.7 A 112Gb/s ADC-DSP-Based PAM-4 Transceiver for Long-Reach Applications with >40dB Channel Loss in 7nm FinFET","year":2021,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":77,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Institute of Indigenous Peoples' Health","funders":"","keywords":"Transceiver; Computer science; Electronic engineering; Throughput; Bandwidth (computing); Channel (broadcasting); Computer hardware; Electrical engineering; CMOS; Computer network; Telecommunications; Engineering; Wireless","retraction":null,"screen_n_in":null,"score":{"opus":0.01425396180571375,"gpt":0.2337841184970805,"spread":0.2195301566913668,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002541331,0.0001671275,0.0002341937,0.0001054829,0.0001224604,0.0001390621,0.000403093,0.00009334244,0.00005748363],"category_scores_gemma":[0.000006577452,0.0001373268,0.0001108374,0.0005950651,0.00003280798,0.0002138753,0.00002552857,0.0001200582,0.0000303332],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005543965,"about_ca_system_score_gemma":0.0001603679,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006675475,"about_ca_topic_score_gemma":0.002015308,"domain_scores_codex":[0.9985748,0.00005962671,0.0003009014,0.0005300669,0.0001909808,0.0003436149],"domain_scores_gemma":[0.9989346,0.0001204338,0.00006588091,0.0005499001,0.0002381817,0.00009105354],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003884606,0.004178308,0.01561794,0.001172874,0.0004724686,0.0005264682,0.009001458,0.1395104,0.002767696,0.7167015,0.02985235,0.07981003],"study_design_scores_gemma":[0.004230503,0.0003759465,0.005017568,0.0002221214,0.00002565257,0.0001298916,0.0002249814,0.9250833,0.005456562,0.001708446,0.05670075,0.0008242371],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003962258,0.0001049701,0.9897101,0.002120518,0.0001905736,0.0006673579,0.000009459251,0.0001238299,0.003110926],"genre_scores_gemma":[0.9887134,0.000005856603,0.006827286,0.0009040653,0.0001431836,0.0007564893,0.00002787006,0.00001597711,0.002605898],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9847511,"threshold_uncertainty_score":0.5600023,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2159795949","doi":"10.1109/tvlsi.2008.2004592","title":"Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":77,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Network topology; Computer science; Throughput; Network on a chip; Process (computing); Logical topology; Topology (electrical circuits); Distributed computing; Embedded system; Computer network; Engineering; Wireless","retraction":null,"screen_n_in":null,"score":{"opus":0.01744174013809855,"gpt":0.2473134310673228,"spread":0.2298716909292242,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006152204,0.0002938031,0.0004875873,0.0004696749,0.0006993838,0.0003208009,0.0002705505,0.0002590515,0.000020817],"category_scores_gemma":[0.000006828789,0.0002585771,0.000223786,0.0009191916,0.00004069268,0.0009231854,0.00000238336,0.0002436544,0.00002018028],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001720374,"about_ca_system_score_gemma":0.00004601902,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001226313,"about_ca_topic_score_gemma":0.0004560659,"domain_scores_codex":[0.9976705,0.0002182624,0.000714001,0.000676202,0.0003200198,0.0004009937],"domain_scores_gemma":[0.9986106,0.000109276,0.0002291447,0.0005471754,0.0003948161,0.0001089507],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005755635,0.002235478,0.001040259,0.0002693125,0.002366845,0.00001549631,0.01362798,0.6255014,0.02509073,0.1981828,0.009149095,0.121945],"study_design_scores_gemma":[0.0006959622,0.0006235566,0.0004292002,0.00005056776,0.0001198554,0.00003218637,0.0003629831,0.9863317,0.009449356,0.00007242313,0.00153088,0.000301345],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1072724,0.0000854009,0.8867025,0.0004562047,0.004436585,0.0006096995,0.00005674502,0.0002016316,0.0001788299],"genre_scores_gemma":[0.9947218,0.00006036766,0.002840964,0.0003371885,0.0003951016,0.0001939924,0.00005296882,0.00001429938,0.001383359],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8874493,"threshold_uncertainty_score":0.9999866,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2164095419","doi":"10.1109/tvlsi.2006.878259","title":"Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":77,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Multiprocessing; Interoperability; Encoder; Computer architecture; Scheduling (production processes); Programming paradigm; Embedded system; Symmetric multiprocessor system; Operating system; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.02133919429732502,"gpt":0.2389249474259229,"spread":0.2175857531285978,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007152344,0.0003898106,0.0004783841,0.0003220657,0.0006826567,0.0006998303,0.0003826239,0.0002681072,0.000003157995],"category_scores_gemma":[0.000003973166,0.000349289,0.0001898493,0.0005111849,0.00003424339,0.0008378191,0.000006063966,0.000293558,0.00002410317],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001831588,"about_ca_system_score_gemma":0.00005332835,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002996399,"about_ca_topic_score_gemma":0.001364845,"domain_scores_codex":[0.9972279,0.0000663394,0.0008343387,0.0007965852,0.0004186042,0.0006562101],"domain_scores_gemma":[0.9986421,0.0002144055,0.0002276996,0.0004407745,0.0002855808,0.0001893996],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002627714,0.0004895213,0.00001504875,0.0001994693,0.0001040276,0.00000400845,0.005638584,0.8833098,0.001363318,0.01181123,0.001889181,0.09491301],"study_design_scores_gemma":[0.001182311,0.000169612,0.000007850529,0.0002550395,0.00002180319,0.00002790186,0.0008951481,0.9895676,0.001071023,0.0003162976,0.006071656,0.0004136914],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003644323,0.0001312242,0.9893429,0.0001325827,0.003538559,0.002281964,0.00003939295,0.0004327762,0.0004562521],"genre_scores_gemma":[0.9667255,0.000008390126,0.02940504,0.0001204476,0.0006500797,0.002044878,0.00001959597,0.00004410433,0.000981996],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9630811,"threshold_uncertainty_score":0.9998959,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2895829868","doi":"10.1109/tpds.2018.2874659","title":"HSDC: A Highly Scalable Data Center Network Architecture for Greater Incremental Scalability","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Parallel and Distributed Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":76,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"St. Francis Xavier University","funders":"Institute of Computing Technology, Chinese Academy of Sciences; Key Laboratory of Computer System and Architecture; National Natural Science Foundation of China","keywords":"Computer science; Scalability; Server; Data center; Distributed computing; Computer network; Network architecture; Throughput; Database; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.03422902820518883,"gpt":0.2578291159504301,"spread":0.2236000877452413,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006632945,0.0002936726,0.0003884473,0.00007620599,0.0006808884,0.0004241073,0.0007732687,0.0001727209,0.00001788887],"category_scores_gemma":[0.000005815027,0.0002353093,0.0001110679,0.0003266764,0.0001134642,0.000417516,0.00002229108,0.0001988056,0.00003845758],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007955854,"about_ca_system_score_gemma":0.00003954311,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002438479,"about_ca_topic_score_gemma":0.0002385251,"domain_scores_codex":[0.9975383,0.0002119205,0.0005459397,0.0008761119,0.0002653242,0.0005624355],"domain_scores_gemma":[0.9981547,0.000131597,0.0001324389,0.001198752,0.0001753656,0.0002071371],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.002392449,0.001830929,0.004133564,0.0009133784,0.0014732,0.00003487524,0.001640542,0.7110221,0.0006585967,0.008447141,0.2446009,0.0228523],"study_design_scores_gemma":[0.002232895,0.0006756337,0.0003195624,0.0002125895,0.00004644698,0.000186369,0.00009275429,0.9344083,0.0001144483,0.0003608562,0.06081812,0.0005319894],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007088941,0.00008661857,0.9864299,0.00044344,0.003403849,0.0009171622,0.001209554,0.0002057931,0.0002147634],"genre_scores_gemma":[0.9960146,0.000007832035,0.002516274,0.0001599865,0.0006439175,0.0001884447,0.000151896,0.00001758336,0.0002994518],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9889257,"threshold_uncertainty_score":0.9595636,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2244188037","doi":"10.14778/2824032.2824046","title":"A scalable distributed graph partitioner","year":2015,"lang":"en","type":"article","venue":"Proceedings of the VLDB Endowment","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":76,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":false,"ca_venue":false,"about_ca":true},"ca_institutions":"","funders":"Ministry of Economy, Trade and Industry","keywords":"Graph partition; Scalability; Partition (number theory); Computer science; Bounded function; Graph; Parallel computing; Space partitioning; Theoretical computer science; Algorithm; Combinatorics; Mathematics; Database","retraction":null,"screen_n_in":null,"score":{"opus":0.02429343342382261,"gpt":0.2216525087113379,"spread":0.1973590752875153,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004047796,0.0000876929,0.0001255334,0.00004068688,0.00008190871,0.0001044742,0.0006217014,0.00003265668,0.000005982477],"category_scores_gemma":[0.00004512872,0.0000555196,0.00008411182,0.0004100514,0.00003594556,0.0002932831,0.0002414647,0.00007179143,0.00001702561],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006105705,"about_ca_system_score_gemma":0.00002220749,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000498287,"about_ca_topic_score_gemma":0.000002460454,"domain_scores_codex":[0.9990664,0.000008179639,0.0002294385,0.000183941,0.0003197903,0.0001922333],"domain_scores_gemma":[0.999288,0.00001133451,0.000155792,0.0001458225,0.0003131435,0.00008588656],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00002789882,0.0002487058,0.007963274,0.00006293903,0.00008734906,8.543616e-7,0.001835675,0.0007738147,0.005795185,0.6938289,0.2881189,0.001256478],"study_design_scores_gemma":[0.004771709,0.00094538,0.005099528,0.0007873184,0.00009126105,0.0002583454,0.002466784,0.111512,0.3137736,0.2776375,0.2814145,0.001242135],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.562266,0.001009178,0.2519546,0.0262218,0.01092432,0.002927046,0.00004463627,0.001058555,0.1435939],"genre_scores_gemma":[0.9981429,0.000003749161,0.001020926,0.0001431497,0.00008459441,0.00004716466,6.425704e-7,0.000004391708,0.0005524893],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4358769,"threshold_uncertainty_score":0.2264023,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2098656685","doi":"10.1109/iwsoc.2003.1213053","title":"High-throughput switch-based interconnect for future SoCs","year":2004,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":65,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Interconnection; Scalability; Computer science; Throughput; Embedded system; Synchronization (alternating current); System on a chip; Network on a chip; Chip; Computer architecture; Computer network; Telecommunications; Channel (broadcasting)","retraction":null,"screen_n_in":null,"score":{"opus":0.01168287169468223,"gpt":0.2332305825490326,"spread":0.2215477108543503,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000275372,0.0001679119,0.0002135468,0.00007599402,0.0001652069,0.0002077717,0.0006049008,0.0001149677,0.00004522535],"category_scores_gemma":[0.00001581026,0.0001310281,0.0001752017,0.0002242812,0.00002014975,0.0003519907,0.0000654722,0.0001074651,0.0000825164],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001042453,"about_ca_system_score_gemma":0.0000928501,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001568713,"about_ca_topic_score_gemma":0.0002405138,"domain_scores_codex":[0.9987796,0.00002994866,0.0002882174,0.0004191237,0.0001578706,0.0003252409],"domain_scores_gemma":[0.9991164,0.00008358898,0.00008119144,0.0004970661,0.0001418484,0.00007988682],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00001569619,0.00006576586,0.00001248794,0.00002533532,0.00002618533,0.000005602009,0.0004361342,0.007386927,0.0002179704,0.9725397,0.009253022,0.0100152],"study_design_scores_gemma":[0.01099108,0.002443518,0.0002941723,0.0003360862,0.00003686338,0.0001447044,0.001418009,0.3313893,0.04754541,0.1562584,0.4470734,0.00206905],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005710931,0.00006595066,0.9789332,0.00867282,0.004680717,0.0003127817,0.000002543307,0.0003515618,0.001269553],"genre_scores_gemma":[0.9133149,0.000002927187,0.08163426,0.003113164,0.001269765,0.00006815921,0.000005074724,0.00001443565,0.0005773608],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9076039,"threshold_uncertainty_score":0.5343171,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2102325484","doi":"10.1109/fccm.2012.55","title":"VENICE: A Compact Vector Processor for FPGA Applications","year":2012,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":60,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"TRIUMF; University of British Columbia Hospital","funders":"","keywords":"Field-programmable gate array; Las vegas; Computer science; Parallel computing; Block (permutation group theory); Logic block; Computer hardware; Embedded system; Arithmetic; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02943073446910226,"gpt":0.2901571541506967,"spread":0.2607264196815944,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002043149,0.0000602107,0.00008463666,0.00002897885,0.0001115076,0.00007530231,0.0002881927,0.00003118375,0.00002189878],"category_scores_gemma":[0.000008066359,0.00004716682,0.00005177518,0.0001552703,0.000007654542,0.0003185522,0.00002225229,0.00003601128,0.0001055626],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002405094,"about_ca_system_score_gemma":0.00001910483,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001068492,"about_ca_topic_score_gemma":0.000005551083,"domain_scores_codex":[0.9994404,0.00001353429,0.0001278701,0.0001263806,0.00007461869,0.0002172431],"domain_scores_gemma":[0.999488,0.00007371585,0.00004690566,0.0002362494,0.0000757976,0.00007933132],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.000006886813,0.0001923123,0.0007174602,0.00006529875,0.00003219258,8.722496e-8,0.0009282625,0.0001019022,0.000469193,0.9152376,0.06891031,0.0133385],"study_design_scores_gemma":[0.0003004909,0.00006896301,0.001252305,0.00001308953,0.000005988525,0.00002312766,0.00007082189,0.06822166,0.002041389,0.001256737,0.9265411,0.0002042522],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0004780142,0.0001339097,0.9872438,0.0006494057,0.0004399624,0.0004418342,0.000001674507,0.0001521474,0.01045927],"genre_scores_gemma":[0.9909982,8.767252e-7,0.005657425,0.0002698045,0.0005616105,0.0002502407,0.000001814458,0.000005155996,0.002254861],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9905202,"threshold_uncertainty_score":0.1923407,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W109780709","doi":"","title":"Super Connectivity of Star Graphs, Alternating Group Graphs and Split-Stars.","year":2001,"lang":"en","type":"article","venue":"Ars Combinatoria","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":59,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":false,"ca_fund":false,"ca_venue":true,"about_ca":false},"ca_institutions":"","funders":"","keywords":"Stars; Mathematics; Star (game theory); Combinatorics; Group (periodic table); Astrophysics; Physics; Mathematical analysis","retraction":null,"screen_n_in":null,"score":{"opus":0.0131934177858298,"gpt":0.2291992926725596,"spread":0.2160058748867298,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006515918,0.0001764918,0.0003056391,0.0001522524,0.0001566397,0.0001113046,0.0004522273,0.0000834464,0.00001418309],"category_scores_gemma":[0.00004745574,0.0001681612,0.00009964017,0.0004662858,0.00007468099,0.0005176751,0.0001910077,0.000170636,0.000004928937],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000296341,"about_ca_system_score_gemma":0.00001669654,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004714802,"about_ca_topic_score_gemma":0.00006718131,"domain_scores_codex":[0.9984602,0.0001541866,0.0003657193,0.0004206724,0.000284453,0.0003148053],"domain_scores_gemma":[0.9988807,0.0002351926,0.0001577176,0.0004771909,0.0001399777,0.0001092485],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.000009895683,0.00008203344,0.03157636,0.00001908838,0.00003680229,0.00001825717,0.0005439396,0.00000962883,0.0005822725,0.9651698,0.000321475,0.001630451],"study_design_scores_gemma":[0.001797055,0.0005449432,0.03854625,0.0001398246,0.00001617714,0.0001367257,0.0003112472,0.03953938,0.0007770802,0.9155464,0.00213267,0.0005122765],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9932296,0.0002880893,0.002018095,0.00009809633,0.002730213,0.0001763661,0.000002150502,0.0001163123,0.001341128],"genre_scores_gemma":[0.9989883,0.00007508054,0.0007551534,0.00008358002,0.00001036569,0.00001187464,0.000001684415,0.00001256967,0.00006135867],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.04962343,"threshold_uncertainty_score":0.6857415,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2168201176","doi":"10.1109/isqed.2004.1283698","title":"A scalable communication-centric SoC interconnect architecture","year":2004,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":59,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Computer architecture; Interconnection; Scalability; Architecture; Embedded system; System on a chip; Computer network; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01236301802723681,"gpt":0.2284350996001297,"spread":0.2160720815728929,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002647527,0.0001115838,0.0001372124,0.0001092746,0.0001816224,0.0002316927,0.001003527,0.00006061878,0.0001068918],"category_scores_gemma":[0.00002455385,0.00008837109,0.00008614949,0.00043238,0.00002976705,0.0002819993,0.0002439039,0.0001817869,0.0002842677],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008368773,"about_ca_system_score_gemma":0.00004950782,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002709171,"about_ca_topic_score_gemma":0.0001949645,"domain_scores_codex":[0.9990465,0.00008027874,0.000228855,0.0002497741,0.0001484207,0.0002461584],"domain_scores_gemma":[0.9989111,0.00008023339,0.00006105647,0.0007896973,0.00007957783,0.00007831598],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.000005150032,0.000113836,0.0001227395,0.00001299417,0.00003618665,0.000008075894,0.002014121,0.00992166,0.0001574284,0.9517877,0.00625639,0.02956369],"study_design_scores_gemma":[0.006554178,0.0007921362,0.00119824,0.0007679292,0.00002985938,0.001381814,0.001302634,0.1698003,0.01094489,0.396759,0.4081826,0.00228639],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005326303,0.0003317246,0.9498573,0.004403009,0.0004404923,0.0001463172,3.90322e-7,0.0002986369,0.03919584],"genre_scores_gemma":[0.9725222,0.00002340911,0.02480787,0.001118352,0.00007536325,0.00001760742,0.000001713086,0.000007294563,0.001426179],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9671959,"threshold_uncertainty_score":0.3653781,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2048767501","doi":"10.1002/dac.505","title":"IP router architectures: an overview","year":2001,"lang":"en","type":"article","venue":"International Journal of Communication Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":59,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Computer science; Router; Terabit; Computer network; Next-generation network; Throughput; The Internet; Core router; Interconnection; IP forwarding; Telecommunications; Routing (electronic design automation); Routing protocol; World Wide Web; Wireless; Wavelength-division multiplexing","retraction":null,"screen_n_in":null,"score":{"opus":0.06361439239088819,"gpt":0.3388287412525275,"spread":0.2752143488616394,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001273067,0.0001194755,0.0002343336,0.0002967354,0.00008869115,0.0005692053,0.003390179,0.00006581535,0.00002411943],"category_scores_gemma":[0.00004770278,0.00009730521,0.0001463741,0.0001929318,0.00002824408,0.0008018225,0.0001894149,0.000258291,0.00003045773],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001184778,"about_ca_system_score_gemma":0.00006625522,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001118351,"about_ca_topic_score_gemma":0.00002988777,"domain_scores_codex":[0.9976261,0.0005537179,0.0008654482,0.0001319935,0.0006884758,0.0001343189],"domain_scores_gemma":[0.9969764,0.000168929,0.0007962123,0.0007848228,0.001166,0.0001076097],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001979217,0.0006310863,0.006793023,0.00001683653,0.0008504292,0.000201431,0.008528137,0.09356143,0.0004529771,0.7557945,0.01005073,0.1229215],"study_design_scores_gemma":[0.001423681,0.0003185713,0.005310903,0.0009169529,0.0000168797,0.006340239,0.0006716317,0.2189879,0.00007931488,0.005993942,0.759545,0.0003950152],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07300539,0.01721417,0.8841985,0.00635623,0.009091821,0.0002736277,0.000004202912,0.0001246082,0.00973141],"genre_scores_gemma":[0.9949974,0.001188419,0.002350793,0.0004293428,0.000706088,0.000007329706,0.000003344805,0.000009849135,0.0003074091],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9219921,"threshold_uncertainty_score":0.6299852,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2054681864","doi":"10.1016/s0166-218x(99)00161-4","title":"Embeddings of complete binary trees into grids and extended grids with total vertex-congestion 1","year":2000,"lang":"en","type":"article","venue":"Discrete Applied Mathematics","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":58,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Combinatorics; Mathematics; Vertex (graph theory); Injective function; Neighbourhood (mathematics); Graph; Discrete mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.008419413781472318,"gpt":0.2165844492443656,"spread":0.2081650354628932,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002046528,0.0001959555,0.0003449089,0.0000728111,0.0001164546,0.00009884341,0.0002809471,0.00007152923,0.00004792694],"category_scores_gemma":[0.000004847833,0.0001475458,0.00004802361,0.0002197491,0.0001110865,0.0002006855,0.00008183476,0.0001071879,0.00001902711],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002170823,"about_ca_system_score_gemma":0.00001711938,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001923074,"about_ca_topic_score_gemma":0.00001082833,"domain_scores_codex":[0.9988309,0.00001869412,0.0003738815,0.0003032449,0.0002621845,0.0002111358],"domain_scores_gemma":[0.9992192,0.00009529107,0.0001455002,0.0004133235,0.00004803608,0.00007862593],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001560788,0.0003202229,0.00006122285,0.0006676352,0.0001952248,0.00002299767,0.02335862,0.003024787,0.01424643,0.8995898,0.001076057,0.05728093],"study_design_scores_gemma":[0.002228578,0.001245256,0.003203315,0.0007518921,0.0001008923,0.0004128462,0.002665415,0.9241231,0.002446017,0.0608044,0.0009533191,0.001064945],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8139734,0.00007137642,0.1732953,0.0001387116,0.0001255949,0.0004061182,0.000006264755,0.0001535186,0.01182973],"genre_scores_gemma":[0.9586434,0.00001562774,0.04097153,0.0000378038,0.00003940626,0.00003612298,0.000006725533,0.00001702578,0.0002323912],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.9210984,"threshold_uncertainty_score":0.6016741,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1965360969","doi":"10.1109/nocs.2012.23","title":"Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels","year":2012,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":57,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Scalability; Bandwidth (computing); Network on a chip; Provisioning; Latency (audio); Computer architecture; Dynamic bandwidth allocation; Computer network; Channel (broadcasting); Parsec; Distributed computing; Embedded system; Telecommunications; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.04793330197351456,"gpt":0.2635100546675092,"spread":0.2155767526939946,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008133246,0.0001478315,0.0001866538,0.0001662069,0.0001226297,0.00009963194,0.0002479878,0.00008826559,0.00006013682],"category_scores_gemma":[0.00002501091,0.0001230121,0.00007972072,0.0005230252,0.00001662377,0.0005201637,0.00008867701,0.0001725187,0.00003711403],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008913717,"about_ca_system_score_gemma":0.00002326297,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000209479,"about_ca_topic_score_gemma":0.0001571414,"domain_scores_codex":[0.9986713,0.0001588258,0.0002476935,0.0002650126,0.0001961435,0.0004610385],"domain_scores_gemma":[0.9993359,0.0001668332,0.00006780061,0.0002722932,0.00004310525,0.000114073],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008757961,0.0007527546,0.04269081,0.00002078178,0.00008240469,0.00002061033,0.001551036,0.5065018,0.0004284852,0.4024601,0.01391758,0.03148608],"study_design_scores_gemma":[0.0002546893,0.00005007634,0.004472049,0.00003922315,0.00000140731,0.00003935971,0.00001501129,0.9904516,0.0001092065,0.0002470333,0.004126506,0.0001938098],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08133706,0.0001142933,0.8992905,0.0002568333,0.005748836,0.0001203595,5.459166e-7,0.0001574496,0.01297411],"genre_scores_gemma":[0.9947881,0.00000186547,0.002203115,0.0002853523,0.001302424,0.00001320542,0.000001036604,0.000009065888,0.001395819],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9134511,"threshold_uncertainty_score":0.5016286,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2012042319","doi":"10.1007/s00453-001-0109-4","title":"Efficient Parallel Graph Algorithms for Coarse-Grained Multicomputers and BSP","year":2002,"lang":"en","type":"article","venue":"Algorithmica","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":57,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Algorithm; Binary logarithm; Parallel computing; Parallel algorithm; Theory of computation; Overhead (engineering); Spanning tree; Computation; Tree (set theory); Combinatorics; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.0279442320030997,"gpt":0.2374121101943307,"spread":0.209467878191231,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000277893,0.0002183964,0.000274741,0.0001456076,0.0002613118,0.0002133297,0.000471718,0.00009980884,0.00001214192],"category_scores_gemma":[0.00002060409,0.0001941089,0.0001423476,0.0002653476,0.00007072223,0.0001082902,0.0001335527,0.0001182564,0.00003238243],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003264739,"about_ca_system_score_gemma":0.000008054433,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003188637,"about_ca_topic_score_gemma":0.000003354564,"domain_scores_codex":[0.9983458,0.00006329615,0.0003459908,0.0005753368,0.000214539,0.0004550435],"domain_scores_gemma":[0.9989583,0.0002209504,0.0001077604,0.0004272026,0.0001163265,0.0001694155],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002841852,0.0005792443,0.00006312162,0.00009434238,0.0002829102,0.00006646606,0.005007192,0.02334917,0.0002246625,0.06858613,0.04745033,0.854268],"study_design_scores_gemma":[0.001049234,0.0001606565,0.00005843106,0.00002415695,0.000008155002,0.00006884555,0.00004189129,0.9880084,0.0000397314,0.0006838629,0.009599156,0.000257467],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.002723296,0.0003451262,0.9930269,0.001227919,0.001560814,0.0005016419,0.000007742383,0.0002317823,0.0003747634],"genre_scores_gemma":[0.5148204,0.00002859881,0.4826022,0.000857433,0.0005905905,0.00015775,0.000005460214,0.00003208567,0.0009055148],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9646592,"threshold_uncertainty_score":0.791553,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2125231919","doi":"10.1109/dftvs.2005.45","title":"Methodologies and algorithms for testing switch-based NoC interconnects","year":2006,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"FIFO (computing and electronics); Computer science; Interconnection; Network on a chip; Network topology; Parallel computing; Banyan; Logic synthesis; Parallelism (grammar); Logic gate; Computer architecture; Cover (algebra); Embedded system; Algorithm; Engineering; Computer hardware; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.1142574687960745,"gpt":0.3136285743623826,"spread":0.1993711055663081,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007759499,0.0001137689,0.0001771707,0.00007787195,0.0001280274,0.0002138599,0.0002542894,0.00005822925,0.000003836388],"category_scores_gemma":[0.0002511313,0.00008793619,0.00005047163,0.0001768167,0.00002637309,0.0002068282,0.00007842096,0.0000563677,0.000003730863],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001902264,"about_ca_system_score_gemma":0.00002191356,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002858065,"about_ca_topic_score_gemma":0.00009202375,"domain_scores_codex":[0.9990497,0.00008454777,0.0002324149,0.0003230358,0.00008001376,0.0002302962],"domain_scores_gemma":[0.9978137,0.001726578,0.00007577903,0.000216694,0.0001340177,0.00003324091],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003277359,0.00009620775,0.003118471,0.0001928173,0.0000512156,0.0000210975,0.0003565267,0.00944027,0.009597396,0.5315989,0.02468375,0.4208106],"study_design_scores_gemma":[0.00039497,0.0001894602,0.0006402078,0.00003703801,0.000003662864,0.00002752805,0.00006195953,0.9713392,0.005812968,0.01744741,0.003863296,0.0001823037],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.004708269,0.00008109769,0.989466,0.0006662511,0.0006557841,0.0002015768,8.892405e-7,0.0002979142,0.003922196],"genre_scores_gemma":[0.44649,2.859156e-7,0.5525279,0.0003041569,0.0001664977,0.000034343,8.256031e-7,0.000005473624,0.0004705166],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.9618989,"threshold_uncertainty_score":0.3585934,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2037748535","doi":"10.5555/2555692.2555698","title":"Embedded supercomputing in FPGAs with the VectorBlox MXP matrix processor","year":2013,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Vector Institute","funders":"","keywords":"Computer science; Field-programmable gate array; Parallel computing; Verilog; Supercomputer; Embedded system; Computer hardware; Computer architecture","retraction":null,"screen_n_in":null,"score":{"opus":0.005729434201983001,"gpt":0.2107751208096083,"spread":0.2050456866076253,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003038256,0.0001098627,0.0001296367,0.00005878559,0.0001114962,0.0003590263,0.0005907193,0.00004010393,0.00008434971],"category_scores_gemma":[0.00000892806,0.0000563852,0.00002982288,0.0004304077,0.00002152946,0.0004396184,0.00009922525,0.0001412923,0.0001781212],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002767361,"about_ca_system_score_gemma":0.00003289835,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006048999,"about_ca_topic_score_gemma":0.0003862981,"domain_scores_codex":[0.9990147,0.00007319882,0.0001941847,0.000259123,0.0001797429,0.0002790538],"domain_scores_gemma":[0.9993828,0.00009766164,0.00004566456,0.0003285033,0.0001028829,0.00004248142],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006170813,0.0007021533,0.03795483,0.0003457186,0.0002497612,0.0001339051,0.06761897,0.0884404,0.005587204,0.4558372,0.266985,0.07608315],"study_design_scores_gemma":[0.000442502,0.0001259562,0.003791078,0.00007033582,0.000002070759,0.00008698049,0.001222894,0.989401,0.0005700212,0.0004951592,0.003534187,0.0002578385],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6706815,0.00008194784,0.3083146,0.004385672,0.00043515,0.0005952506,1.313434e-7,0.0002513567,0.01525434],"genre_scores_gemma":[0.99359,6.390909e-7,0.003379363,0.0004400149,0.0001347739,0.00004952202,3.118839e-7,0.000007253972,0.002398152],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.9009606,"threshold_uncertainty_score":0.3462099,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2147235956","doi":"10.1109/hpca.1997.569606","title":"A performance comparison of hierarchical ring- and mesh-connected multiprocessor networks","year":2002,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Polygon mesh; Computer science; Locality; Router; Parallel computing; Distributed computing; Multiprocessing; Network topology; Locality of reference; Switched mesh; Mesh networking; Computer network; Topology (electrical circuits); Cache; Operating system; Wireless mesh network; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02579006768801365,"gpt":0.2437801775056671,"spread":0.2179901098176534,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001679931,0.0001068367,0.0002436901,0.00007041186,0.0001044844,0.00006535411,0.0003098507,0.00007598104,0.00005993573],"category_scores_gemma":[0.00001964016,0.00008734661,0.00003707621,0.000273211,0.00005159928,0.0002484789,0.0001153561,0.0001613763,0.000009812132],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000009756552,"about_ca_system_score_gemma":0.000004220303,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001450921,"about_ca_topic_score_gemma":0.0000174766,"domain_scores_codex":[0.9989811,0.00004885069,0.0003403069,0.0002598821,0.0001506775,0.0002192064],"domain_scores_gemma":[0.9993663,0.0001230125,0.0001001504,0.000247392,0.00008390098,0.00007925617],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001068549,0.001002218,0.1731817,0.0004280516,0.0002180734,0.00001398779,0.01296998,0.05240443,0.0009442614,0.1590768,0.01618989,0.5834637],"study_design_scores_gemma":[0.0003327446,0.0001416097,0.002465201,0.00003950786,0.000002438921,0.00001893428,0.00003467253,0.9958901,0.0003064201,0.00002631242,0.0006286234,0.0001134172],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5253783,0.000358064,0.4617622,0.0002259708,0.0004037544,0.0001461808,2.69678e-7,0.0001568398,0.01156838],"genre_scores_gemma":[0.9957514,0.00003465309,0.003490056,0.00008783691,0.00008328008,0.000008837176,3.152825e-7,0.000005410221,0.0005381613],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.9434857,"threshold_uncertainty_score":0.3561892,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1973079746","doi":"10.1007/s00373-013-1302-3","title":"The k-Dominating Graph","year":2013,"lang":"en","type":"article","venue":"Graphs and Combinatorics","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Combinatorics; Dominating set; Mathematics; Vertex (graph theory); Graph; Discrete mathematics; Graph power; Bound graph; Neighbourhood (mathematics); Line graph","retraction":null,"screen_n_in":null,"score":{"opus":0.005714229060984769,"gpt":0.1844622382965228,"spread":0.178748009235538,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002700441,0.0000809526,0.00008213846,0.00004406109,0.0005342533,0.0005017624,0.0003612413,0.0000371287,0.000002774411],"category_scores_gemma":[0.00001611398,0.00005120713,0.0000485275,0.0003566566,0.00003964901,0.0002376057,0.0001081053,0.0001023502,0.00001489985],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000007103798,"about_ca_system_score_gemma":0.000006812054,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006809621,"about_ca_topic_score_gemma":0.000004117266,"domain_scores_codex":[0.9992985,0.00004720495,0.0001551335,0.0001633038,0.0001331685,0.0002026609],"domain_scores_gemma":[0.9993553,0.0001473888,0.00006024477,0.0002674084,0.0001072224,0.00006245348],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[2.323172e-7,0.000007767987,0.0008243992,0.000002449624,0.000006243718,6.8963e-7,0.000119315,0.000001235767,0.00001176405,0.9762963,0.00442654,0.01830307],"study_design_scores_gemma":[0.0002235891,0.00007693845,0.004053487,0.00001209364,0.000002133368,0.0000230016,0.0002018531,0.02576909,0.00004798498,0.9574822,0.01196488,0.0001427131],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6990764,0.007490034,0.2144337,0.006915901,0.01390476,0.001211693,8.841312e-7,0.0007849155,0.05618169],"genre_scores_gemma":[0.9989391,0.0001351017,0.0001566227,0.0001310878,0.00001668234,0.00003891603,1.364841e-7,0.000004059195,0.0005782701],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2998627,"threshold_uncertainty_score":0.4838506,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2164900024","doi":"10.1109/tcad.2005.852438","title":"PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Princeton University","keywords":"Interconnection; Computer science; Router; Power (physics); Power budget; Spare part; Distributed computing; Distributed power; Computer network; Electric power system; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02284321207469072,"gpt":0.2371159374167675,"spread":0.2142727253420768,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001172163,0.0004463028,0.000776591,0.0005388259,0.0002222885,0.0003673019,0.0005144434,0.0003540917,0.0000197724],"category_scores_gemma":[0.00001941513,0.000407209,0.000208033,0.0007508186,0.000124668,0.0005587862,0.00000640311,0.0005038322,0.000006373851],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003352446,"about_ca_system_score_gemma":0.0001263479,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001738346,"about_ca_topic_score_gemma":0.00008622248,"domain_scores_codex":[0.9965356,0.0004657174,0.001344706,0.0007987982,0.0002967115,0.000558468],"domain_scores_gemma":[0.9976985,0.0007498055,0.000386484,0.0005002013,0.0004823364,0.000182621],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001183092,0.0004085489,0.00004039074,0.0001016625,0.0002550248,0.00001441103,0.0009041097,0.8626362,0.004181405,0.0084885,0.0005557595,0.1222957],"study_design_scores_gemma":[0.00150986,0.0008114146,0.00007167123,0.0008552343,0.00001617946,0.0001956689,0.0002753223,0.9950526,0.000479243,0.00006519794,0.0002613286,0.000406249],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008939216,0.0001863603,0.9860603,0.000106437,0.003013533,0.001332994,0.00006058976,0.0002221225,0.00007847016],"genre_scores_gemma":[0.9907265,0.0000331775,0.008722252,0.00010251,0.0001255901,0.0001874528,0.0000122156,0.00003494603,0.00005537738],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9817873,"threshold_uncertainty_score":0.999838,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1993010118","doi":"10.1145/1921168.1921187","title":"LEGUP","year":2010,"lang":"en","type":"article","venue":"Proceedings of the 6th International Conference","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Clos network; Computer science; Network topology; Bandwidth (computing); Data center; Distributed computing; Computer network; Interconnection; Homogeneous; Topology (electrical circuits); Server; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01749963676402912,"gpt":0.2398126900273572,"spread":0.2223130532633281,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002420427,0.00007339052,0.00008227866,0.00005102532,0.00006405169,0.0001821153,0.001953758,0.00004523121,0.0001016565],"category_scores_gemma":[0.00009844478,0.00005021856,0.00006688383,0.0001257023,0.00005474088,0.0004228779,0.0003199046,0.0002100144,0.00001746858],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000011395,"about_ca_system_score_gemma":0.00003103329,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002430665,"about_ca_topic_score_gemma":0.00001097238,"domain_scores_codex":[0.9992222,0.00000285695,0.0001983202,0.0001763337,0.0002934386,0.0001068217],"domain_scores_gemma":[0.9989501,0.00001904305,0.0001821679,0.0001252592,0.0006914052,0.00003202124],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002725206,0.00001428626,0.002636577,0.000004868224,0.00001140317,8.417567e-8,0.0002077256,0.0000030321,0.04026818,0.9531149,0.002175138,0.001561037],"study_design_scores_gemma":[0.001000827,0.0001531762,0.01859619,0.000346917,0.00001611786,0.000310459,0.0004180388,0.3972991,0.2282278,0.1838052,0.1690813,0.0007448584],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"other","genre_gemma":"empirical","genre_scores_codex":[0.4433821,0.00001014692,0.03821233,0.01149702,0.01303758,0.0002585114,0.000004964377,0.0001566328,0.4934407],"genre_scores_gemma":[0.9950773,0.000002053207,0.001859942,0.0001614401,0.0002037903,0.000009160379,1.635575e-7,0.000003379387,0.002682785],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7693098,"threshold_uncertainty_score":0.3630601,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1972387588","doi":"10.1109/fpl.2013.6645517","title":"An efficient FPGA overlay for portable custom instruction set extensions","year":2013,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia Hospital","funders":"European Society for Medical Oncology; Norges Forskningsråd","keywords":"Overlay; Field-programmable gate array; Computer science; Overhead (engineering); Interconnection; Embedded system; Set (abstract data type); Architecture; Computer architecture; Operating system; Computer network; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.01679846561219941,"gpt":0.2506084901343303,"spread":0.2338100245221309,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000206648,0.00009323836,0.0001171731,0.00007180772,0.0002039974,0.0002531425,0.000272859,0.00006046048,0.0001652321],"category_scores_gemma":[0.00001102544,0.00007192714,0.00006237507,0.0001741858,0.00001292706,0.0004840308,0.00004173379,0.00005600404,0.0001295541],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000321097,"about_ca_system_score_gemma":0.00002522397,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003474471,"about_ca_topic_score_gemma":0.00003063615,"domain_scores_codex":[0.9990643,0.00003272732,0.0002209225,0.000307766,0.0001348626,0.0002394304],"domain_scores_gemma":[0.9991234,0.00003822798,0.00006649581,0.0004444296,0.000223042,0.0001043916],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001224224,0.0002637409,0.0003286884,0.00003026005,0.000042835,0.000003585661,0.001313437,0.107069,0.003939529,0.5057238,0.3094133,0.07185954],"study_design_scores_gemma":[0.0002485968,0.0001126672,0.0007745108,0.000009599025,0.000002213398,0.00003754883,0.0001901771,0.9749681,0.0007771282,0.00103288,0.02171468,0.0001318579],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1182227,0.0000117352,0.8735557,0.0002933828,0.002146899,0.0004216942,0.000001808292,0.0002264596,0.005119541],"genre_scores_gemma":[0.984014,8.906995e-7,0.01312239,0.0003850895,0.0002216208,0.00008288503,0.000004948427,0.000007297339,0.002160897],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8678991,"threshold_uncertainty_score":0.2933104,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2110678168","doi":"10.1145/1531542.1531658","title":"Reliability aware NoC router architecture using input channel buffer sharing","year":2009,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Router; Virtual channel; Network on a chip; Computer science; Computer network; Network packet; Latency (audio); Transpose; One-armed router; Reliability (semiconductor); Channel (broadcasting)","retraction":null,"screen_n_in":null,"score":{"opus":0.02365788082643522,"gpt":0.2544982232999249,"spread":0.2308403424734897,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003464078,0.0001589922,0.0001896497,0.00008444889,0.0001602646,0.0002576861,0.000627057,0.00009880822,0.00003594664],"category_scores_gemma":[0.00001571762,0.0001211047,0.0001076414,0.0002584204,0.00001371386,0.0003744907,0.0001724536,0.0002096173,0.00002639077],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007134746,"about_ca_system_score_gemma":0.00002230307,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00013283,"about_ca_topic_score_gemma":0.00002826565,"domain_scores_codex":[0.9986277,0.00005144265,0.0002788257,0.0005161383,0.0001963466,0.0003296127],"domain_scores_gemma":[0.9990284,0.00002999652,0.00006149159,0.0006880187,0.00009999138,0.0000920826],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001220466,0.0007940006,0.006263423,0.0002213043,0.0001598121,0.0001972974,0.01904923,0.6340137,0.007787711,0.1773177,0.02055227,0.1335215],"study_design_scores_gemma":[0.0001739827,0.00008002975,0.001894889,0.00005818134,0.00000275127,0.00007780536,0.00002593093,0.9868053,0.0004287199,0.008307752,0.001899599,0.0002450284],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06357651,0.0000215046,0.9297003,0.0009988531,0.0009088533,0.0001494948,5.226828e-7,0.0002524697,0.004391506],"genre_scores_gemma":[0.9891658,8.374014e-7,0.007647729,0.001687921,0.0004031625,0.000003160595,8.30104e-7,0.000006508366,0.001084057],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9255893,"threshold_uncertainty_score":0.4938508,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2148030923","doi":"10.1109/ipdps.2007.370480","title":"10-Gigabit iWARP Ethernet: Comparative Performance Analysis with InfiniBand and Myrinet-10G","year":2007,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":48,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"InfiniBand; Myrinet; Gigabit Ethernet; Carrier Ethernet; Remote direct memory access; Computer science; Computer network; Ethernet over PDH; Metro Ethernet; Network interface controller; ATA over Ethernet; Operating system; Synchronous Ethernet; Embedded system; Ethernet; Ethernet flow control; Distributed computing","retraction":null,"screen_n_in":null,"score":{"opus":0.0174647536281581,"gpt":0.2417803891572879,"spread":0.2243156355291298,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048027,0.0001328845,0.000252151,0.0001824279,0.0001152301,0.000147637,0.0002346358,0.00004939043,0.0002528708],"category_scores_gemma":[0.000002236283,0.00008965728,0.00004426579,0.0008611848,0.00005363083,0.0003205159,0.00006473874,0.00009737944,0.00007300828],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002032883,"about_ca_system_score_gemma":0.00001416279,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001082359,"about_ca_topic_score_gemma":0.0009845482,"domain_scores_codex":[0.9989984,0.00003393211,0.0002343452,0.0003055596,0.0001919512,0.0002358378],"domain_scores_gemma":[0.9993128,0.00009528198,0.00008879796,0.0002966383,0.0001157179,0.00009071968],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0009600723,0.0004813617,0.6529685,0.0001521998,0.005005998,0.0001058129,0.03229442,0.08556658,0.0004137828,0.109012,0.02166561,0.0913737],"study_design_scores_gemma":[0.0007009017,0.0007153094,0.09669951,0.00003214265,0.00007037687,0.00005963664,0.0003934852,0.8667173,0.001351991,0.00003704,0.03278593,0.0004363627],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5491759,0.00005934702,0.3820412,0.00005828727,0.0000592919,0.00009022132,3.640077e-7,0.00007797325,0.06843744],"genre_scores_gemma":[0.9848332,0.000005002106,0.002588733,0.0001527446,0.00006222715,0.000004178419,0.000001417359,0.000003849493,0.01234864],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7811508,"threshold_uncertainty_score":0.3656118,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2131978583","doi":"10.1145/1289816.1289874","title":"Reliable multiprocessor system-on-chip synthesis","year":2007,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":48,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"","keywords":"MPSoC; Multiprocessing; Floorplan; Computer science; Redundancy (engineering); Scheduling (production processes); Parallel computing; Schedule; System on a chip; High-level synthesis; Embedded system; Mean time between failures; Job shop scheduling; Multiprocessor scheduling; Chip; Field-programmable gate array; Failure rate; Reliability engineering; Engineering; Mathematical optimization; Routing (electronic design automation); Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.01530386386553217,"gpt":0.2321780794721574,"spread":0.2168742156066252,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009794562,0.0001148432,0.0001571402,0.0001105834,0.0001519708,0.0001375923,0.0005143046,0.00007425196,0.00002948627],"category_scores_gemma":[0.0000511759,0.00008581069,0.00006700296,0.0002925767,0.00001118135,0.0002053332,0.00005668581,0.00008857668,0.0006015876],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007133545,"about_ca_system_score_gemma":0.0000166016,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001026107,"about_ca_topic_score_gemma":0.00003201049,"domain_scores_codex":[0.9988078,0.00002704457,0.0002882995,0.0003217444,0.0002351568,0.0003199274],"domain_scores_gemma":[0.9989702,0.0003009355,0.00007333918,0.0004641125,0.0000943541,0.00009713529],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000338637,0.0001080511,0.0007304256,0.0001318839,0.00004005448,0.00007079386,0.0004353457,0.00132732,0.0004541691,0.9499243,0.0250467,0.02169708],"study_design_scores_gemma":[0.0007781964,0.0003376635,0.001614509,0.0008345415,0.00001474625,0.0003174538,0.00154758,0.8174742,0.06848618,0.0005321934,0.1070034,0.001059324],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.006754204,0.00002883045,0.7561263,0.0001830163,0.001488167,0.0001186127,3.198804e-7,0.0004802154,0.2348204],"genre_scores_gemma":[0.9879423,0.000001112413,0.006622024,0.0003381818,0.000251473,0.00001685817,1.386616e-7,0.000008633122,0.004819326],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9811881,"threshold_uncertainty_score":0.7732392,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2082295213","doi":"10.1109/fpt.2012.6412118","title":"Design tradeoffs for hard and soft FPGA-based Networks-on-Chip","year":2012,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":47,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Router; Computer science; Interconnection; Application-specific integrated circuit; Embedded system; Crossbar switch; Control reconfiguration; Computer architecture; Computer hardware; Computer network; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.05756283642609154,"gpt":0.2497010632342436,"spread":0.192138226808152,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006937074,0.0001237863,0.0001472749,0.00005116154,0.0001478552,0.0001494052,0.0002300692,0.00007390099,0.00001748939],"category_scores_gemma":[0.00001727713,0.00009504625,0.00006161588,0.000106997,0.00001789833,0.0002585762,0.00002381843,0.00007399692,0.00001745657],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001826211,"about_ca_system_score_gemma":0.00001674199,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006711482,"about_ca_topic_score_gemma":0.000002224234,"domain_scores_codex":[0.9990242,0.00008435466,0.0001775904,0.000233013,0.0001050987,0.0003757201],"domain_scores_gemma":[0.9990517,0.0004613624,0.00005063908,0.0002662551,0.00003475448,0.0001352447],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002285765,0.000419542,0.002156688,0.00008407404,0.0001195133,0.00000429468,0.001510551,0.1371669,0.0003666364,0.4130515,0.2913074,0.1535844],"study_design_scores_gemma":[0.0004032962,0.0001963724,0.0003070757,0.00001885105,0.000003956201,0.000009738279,0.00001334568,0.981944,0.0006437356,0.0003216209,0.01597541,0.0001626049],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0007520586,0.0001590838,0.9955717,0.0006205222,0.001426513,0.0003294144,4.354477e-7,0.0001449021,0.0009953361],"genre_scores_gemma":[0.9555185,0.000002025425,0.04105413,0.001890641,0.0005820047,0.00006135274,9.518183e-7,0.00001074931,0.0008796485],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9547665,"threshold_uncertainty_score":0.3875873,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2436864742","doi":"10.1109/mcom.2016.7498096","title":"Supporting consumer services in a deterministic industrial internet core network","year":2016,"lang":"en","type":"article","venue":"IEEE Communications Magazine","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Computer network; Network packet; The Internet; Jitter; Network congestion; Core network; Router; Cloud computing; Distributed computing; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.06981764924760123,"gpt":0.3136034562032488,"spread":0.2437858069556476,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007393121,0.000149683,0.0002358567,0.0001219819,0.0001157805,0.0001287103,0.002315039,0.0001097776,0.000046809],"category_scores_gemma":[0.00005855296,0.000114036,0.00006034582,0.0004486677,0.00009941221,0.0003534526,0.000570418,0.0002236993,0.0003477034],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007771167,"about_ca_system_score_gemma":0.00005989372,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007947891,"about_ca_topic_score_gemma":0.001481425,"domain_scores_codex":[0.9983317,0.000236786,0.000643362,0.0002825799,0.000135587,0.0003699388],"domain_scores_gemma":[0.9970373,0.0005768458,0.0002855405,0.001908198,0.0001129321,0.00007917545],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.000142002,0.0008254374,0.2318528,0.0001174291,0.0002519095,0.0001255882,0.005281887,0.001096261,0.004187828,0.1806607,0.1876246,0.3878336],"study_design_scores_gemma":[0.00309891,0.0002491804,0.006898884,0.001729456,0.00002698412,0.000214312,0.0001004914,0.4538461,0.00014209,0.006549868,0.5262995,0.0008442699],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3380758,0.001980578,0.5894066,0.01306641,0.0137933,0.002270804,0.00004182202,0.001290067,0.0400746],"genre_scores_gemma":[0.9945044,0.00005999118,0.003111819,0.0003209052,0.0002585826,0.00007260246,0.000005912606,0.00001267997,0.001653141],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.6564286,"threshold_uncertainty_score":0.4650253,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1999402023","doi":"10.1007/s10836-007-5035-1","title":"Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Multiple Error Correction Coding","year":2008,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Retransmission; Dependability; Computer science; Error detection and correction; Network on a chip; Crosstalk; Dissipation; Interconnection; Embedded system; System on a chip; Chip; Energy consumption; Electronic engineering; Coding (social sciences); Engineering; Algorithm; Electrical engineering; Computer network; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.05538304835352929,"gpt":0.252881047933277,"spread":0.1974979995797477,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00108033,0.0001512916,0.0003309098,0.00009344605,0.0003212892,0.00007254837,0.0002326026,0.00007866576,0.000003933896],"category_scores_gemma":[0.0005549443,0.0001286869,0.00007911491,0.0003804695,0.0000476684,0.0004899176,0.00004417124,0.0005897194,0.000001525249],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001749872,"about_ca_system_score_gemma":0.000175302,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003786879,"about_ca_topic_score_gemma":0.000008645183,"domain_scores_codex":[0.9983213,0.0001298635,0.0006537918,0.0002101713,0.0002619369,0.0004229254],"domain_scores_gemma":[0.9978606,0.0006627518,0.00088992,0.0001969762,0.0003306212,0.00005913987],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008100019,0.00008044549,0.002142921,0.00001643865,0.00003753701,0.00002156122,0.001083288,0.987774,0.005366962,0.0005698206,0.00201638,0.0008096059],"study_design_scores_gemma":[0.0006086167,0.001142378,0.00130783,0.0006373787,0.000006395835,0.002449228,0.00003885591,0.9913051,0.001687681,0.0003341908,0.0003188485,0.0001635335],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2321785,0.0006389989,0.765705,0.00005256944,0.001045346,0.0001027285,9.759519e-8,0.00003095696,0.0002458335],"genre_scores_gemma":[0.9866389,0.00004413626,0.0128149,0.00008857394,0.0002292195,0.00000155258,1.443202e-7,0.0000137448,0.0001688571],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7544604,"threshold_uncertainty_score":0.52477,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2204817054","doi":"10.1142/s0219265915500073","title":"Connectivity Results of Complete Cubic Networks as Associated with Linearly Many Faults","year":2015,"lang":"en","type":"article","venue":"Journal of Interconnection Networks","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Brock University","funders":"","keywords":"Combinatorics; Vertex (graph theory); Connected component; Vertex connectivity; Upper and lower bounds; Mathematics; Graph; Connectivity; Discrete mathematics; Computer science","retraction":null,"screen_n_in":null,"score":{"opus":0.03013633099325564,"gpt":0.2499472537526773,"spread":0.2198109227594216,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.003742405,0.0003964259,0.0009885136,0.0004308076,0.0001736562,0.0002165896,0.001014623,0.0003574833,0.0000128863],"category_scores_gemma":[0.0008861027,0.0003097601,0.0003791037,0.001150689,0.0001299289,0.001281338,0.0001804393,0.001068692,0.000009774874],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003600345,"about_ca_system_score_gemma":0.0002122795,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001915937,"about_ca_topic_score_gemma":0.0003339144,"domain_scores_codex":[0.9955227,0.0007987752,0.001861739,0.0004729227,0.0007875366,0.0005563274],"domain_scores_gemma":[0.9925659,0.0009614793,0.002752104,0.0006122048,0.002687886,0.0004204778],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.003378714,0.0006944097,0.002264718,0.00002236871,0.001154908,0.0002848772,0.00217636,0.9349384,0.0001639698,0.007427269,0.03972791,0.007766094],"study_design_scores_gemma":[0.005497334,0.0051505,0.001544319,0.001062772,0.00007724541,0.001621476,0.0006608588,0.9793262,0.0002621128,0.0006191867,0.003694146,0.0004838428],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1446156,0.0003964667,0.8457091,0.000517828,0.005436587,0.0002655397,0.000005078864,0.0001083677,0.002945346],"genre_scores_gemma":[0.9970018,0.00004429996,0.00098089,0.0003127099,0.001244656,0.000006835732,0.000006541627,0.00003633383,0.0003659302],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8523862,"threshold_uncertainty_score":0.9999354,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1983241261","doi":"10.1109/fpt.2010.5681758","title":"Deterministic multi-core parallel routing for FPGAs","year":2010,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Routing (electronic design automation); Field-programmable gate array; Router; Parallel computing; Queue; Multi-core processor; Static routing; Embedded system; Routing protocol; Computer network; Distributed computing","retraction":null,"screen_n_in":null,"score":{"opus":0.05109615652191632,"gpt":0.297884586517854,"spread":0.2467884299959377,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002650259,0.00008276293,0.0001046365,0.00003087926,0.000142936,0.0001462993,0.0003608882,0.00006233442,0.00001802724],"category_scores_gemma":[0.00007089293,0.00006529123,0.00007265845,0.0000664768,0.00001375588,0.0001385991,0.00006743685,0.0001018766,0.00004500408],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000006964601,"about_ca_system_score_gemma":0.00001914676,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000239528,"about_ca_topic_score_gemma":0.0002373936,"domain_scores_codex":[0.9992936,0.00001073293,0.0001662494,0.0002382478,0.00007164033,0.0002195148],"domain_scores_gemma":[0.9993585,0.0001299768,0.00005761404,0.0003146226,0.00007855689,0.00006075525],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008148322,0.00007864147,0.00128043,0.00002777459,0.00002149092,0.00001020362,0.0008701115,0.0006506164,0.003736699,0.9449174,0.00820691,0.04019158],"study_design_scores_gemma":[0.0003053284,0.00003648278,0.0002703101,0.000007897435,0.000001608067,0.00003244058,0.00002191783,0.9861214,0.0001564464,0.0007835397,0.01215262,0.0001100091],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01176675,0.00000314671,0.9826073,0.0002420115,0.002328031,0.0001917387,5.764699e-7,0.0001546189,0.002705837],"genre_scores_gemma":[0.8360686,1.950343e-7,0.1594135,0.0002628606,0.000248011,0.00003776094,6.655252e-7,0.000005799397,0.003962634],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9854708,"threshold_uncertainty_score":0.2662499,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2151337961","doi":"10.1109/43.924826","title":"Low-power system-level design of VLSI packet switching fabrics","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Network packet; Computer science; Dissipation; Design space exploration; Power (physics); Embedded system; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.04961320995212348,"gpt":0.234738614448858,"spread":0.1851254044967346,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001767146,0.0005562119,0.001133851,0.0007207503,0.0003173527,0.0003431349,0.0008891757,0.000357318,0.0000108546],"category_scores_gemma":[0.00001248476,0.0004666143,0.0002483345,0.001192745,0.00008464832,0.0005603228,0.00000829254,0.0004874152,0.00001757326],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002136449,"about_ca_system_score_gemma":0.0002153081,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004330525,"about_ca_topic_score_gemma":0.000007223156,"domain_scores_codex":[0.9951366,0.001094808,0.001691208,0.0008253512,0.0006852233,0.0005668451],"domain_scores_gemma":[0.9963878,0.0008501383,0.0007335506,0.0009218539,0.0008625304,0.0002441396],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001473896,0.0006684073,0.00002900361,0.0006122919,0.0006505922,0.0001244262,0.002573846,0.8884587,0.02822999,0.01018639,0.001150308,0.06716865],"study_design_scores_gemma":[0.00100008,0.00126662,0.00002116561,0.002086668,0.0000463576,0.000768434,0.0006949041,0.9847641,0.008660747,0.00005751556,0.0001303792,0.00050306],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.006696345,0.0002556626,0.9865609,0.00002504738,0.00476573,0.001121368,0.00003378402,0.0003009552,0.0002401428],"genre_scores_gemma":[0.9929859,0.00008224833,0.006423055,0.00004902663,0.0001133927,0.0000761116,0.000002048166,0.00004761118,0.0002205787],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9862896,"threshold_uncertainty_score":0.9997786,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2962898528","doi":"","title":"The generalized connectivity of complete bipartite graphs","year":2010,"lang":"en","type":"article","venue":"Ars Combinatoria","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":false,"ca_venue":true,"about_ca":false},"ca_institutions":"","funders":"","keywords":"Combinatorics; Mathematics; Spanning tree; Bipartite graph; Disjoint sets; Graph; Integer (computer science); Discrete mathematics; Computer science","retraction":null,"screen_n_in":null,"score":{"opus":0.01519056727110667,"gpt":0.2369342640556601,"spread":0.2217436967845535,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007889363,0.0001122746,0.0001952744,0.00004882871,0.0003076987,0.0001323389,0.0008163924,0.00006764025,0.00001102728],"category_scores_gemma":[0.00007631312,0.0000788247,0.0001169572,0.0003454509,0.0001116211,0.0001874788,0.0001504391,0.0002250306,0.00002315447],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000009859631,"about_ca_system_score_gemma":0.00003187473,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000133116,"about_ca_topic_score_gemma":0.0001527603,"domain_scores_codex":[0.998844,0.0001584515,0.000296753,0.0002302,0.0002230563,0.0002475485],"domain_scores_gemma":[0.9984403,0.0003606355,0.0001736187,0.0007647563,0.0001906447,0.00007003805],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.00000532945,0.0000295642,0.001596428,0.000003100432,0.00002042298,0.000001293633,0.0001229336,0.000009665198,0.006774751,0.9880568,0.0024431,0.0009366201],"study_design_scores_gemma":[0.0009811789,0.0001410646,0.006853165,0.00001552916,0.000006972952,0.00002688951,0.00002289083,0.04403117,0.005636231,0.8900211,0.05202245,0.0002413541],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9811924,0.00007670245,0.002891007,0.0005498268,0.01254097,0.0001744906,0.000001877643,0.00009652757,0.002476169],"genre_scores_gemma":[0.9993388,0.000009450341,0.0003858367,0.00007959222,0.00001811352,0.00001962966,7.108645e-7,0.000007208412,0.0001406811],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.09803569,"threshold_uncertainty_score":0.3214378,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2068006581","doi":"10.1007/s00224-005-1269-4","title":"A Simple 3-Edge-Connected Component Algorithm","year":2005,"lang":"en","type":"article","venue":"Theory of Computing Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Simple (philosophy); Component (thermodynamics); Enhanced Data Rates for GSM Evolution; Algorithm; Computer science; Mathematics; Artificial intelligence; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.01438137595860442,"gpt":0.238066302380063,"spread":0.2236849264214586,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002161707,0.0002264735,0.0005171042,0.0001797712,0.0001993752,0.0001525543,0.0009655135,0.00009956098,0.00002051763],"category_scores_gemma":[0.00003644131,0.0002044019,0.0001539803,0.0003689582,0.00006647685,0.0002247504,0.0002288459,0.0001721436,0.00009704413],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009043537,"about_ca_system_score_gemma":0.00004132627,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007076583,"about_ca_topic_score_gemma":0.000002582566,"domain_scores_codex":[0.9972793,0.0006913934,0.0008366154,0.0004122881,0.0003614475,0.0004188936],"domain_scores_gemma":[0.9978924,0.0005774929,0.0004437951,0.0007264797,0.0002462351,0.0001135908],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001365801,0.000184039,0.0001193452,0.0001244135,0.0001663879,0.00001159658,0.00452014,0.03406023,0.001535624,0.704784,0.004035224,0.2504454],"study_design_scores_gemma":[0.0004659448,0.00009700737,0.0003546124,0.0001880734,0.000007555183,0.0001269747,0.0002604501,0.9856399,0.000574426,0.001476492,0.01055355,0.0002549877],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09164189,0.0005173364,0.9013248,0.00007570471,0.002017727,0.0003090915,0.000003273846,0.0004074948,0.003702694],"genre_scores_gemma":[0.9910638,0.000001958544,0.007592904,0.000108275,0.0009208221,0.000006426189,0.000004156772,0.00001933532,0.0002822647],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9515797,"threshold_uncertainty_score":0.833527,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2155072536","doi":"10.1145/988952.988999","title":"Structured interconnect architecture","year":2004,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Interconnection; Computer science; Scalability; Embedded system; Computer architecture; Architecture; System on a chip; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.008219421995769204,"gpt":0.2138963786180914,"spread":0.2056769566223222,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001017838,0.0001002555,0.0001089991,0.00007428289,0.00007174358,0.0001451142,0.0005283257,0.00005237392,0.00007547673],"category_scores_gemma":[0.00001289082,0.00007232635,0.00007262998,0.0001997784,0.00001526195,0.0001831201,0.00009979096,0.0001233019,0.00009021372],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004130429,"about_ca_system_score_gemma":0.00002688489,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007707944,"about_ca_topic_score_gemma":0.0001791624,"domain_scores_codex":[0.9992498,0.00002801169,0.0001551605,0.0002510654,0.0001222487,0.0001937537],"domain_scores_gemma":[0.9994588,0.00002205271,0.00003428513,0.0003813517,0.00003887774,0.00006466544],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.000003559788,0.00001536969,0.00002556846,0.000005440697,0.00001942752,0.00001680064,0.001141387,0.008936677,0.001052158,0.9503492,0.001067606,0.03736681],"study_design_scores_gemma":[0.003705516,0.000835493,0.001616756,0.0002014777,0.00001174418,0.001922593,0.0004689693,0.03356866,0.0406465,0.749866,0.1655604,0.001595915],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01192472,0.00004274576,0.965565,0.001594151,0.001238571,0.00008639767,3.236992e-7,0.0002890398,0.0192591],"genre_scores_gemma":[0.9749749,0.000001265769,0.02332379,0.0009410707,0.0001789214,0.000005402596,5.882353e-7,0.000005342747,0.0005687639],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9630501,"threshold_uncertainty_score":0.2949383,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4210984760","doi":"10.2200/s00772ed1v01y201704cac040","title":"On-chip networks","year":2017,"lang":"en","type":"article","venue":"","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Chip; Architecture; Computer architecture; Software engineering; Telecommunications; Art; Visual arts","retraction":null,"screen_n_in":null,"score":{"opus":0.02213840267945066,"gpt":0.254470202908354,"spread":0.2323318002289033,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001744957,0.00005582337,0.00006887784,0.0000183522,0.0003973817,0.0005661836,0.0008866558,0.00003646747,0.000053803],"category_scores_gemma":[0.0000210637,0.00004097959,0.00004237359,0.00002029912,0.00001551184,0.0002369509,0.0001270196,0.00007275101,0.0002023261],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000008773324,"about_ca_system_score_gemma":0.000005864735,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003696025,"about_ca_topic_score_gemma":0.00003019072,"domain_scores_codex":[0.9995003,0.00001835958,0.00008656699,0.000168875,0.00008358143,0.0001422591],"domain_scores_gemma":[0.9989338,0.00004165477,0.00005891165,0.0008942187,0.0000255787,0.00004583718],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001414128,0.000009075694,0.0002535226,5.715066e-7,0.000004904459,0.000005658348,0.00002113929,0.001780925,0.000002189091,0.9515548,0.03607221,0.01029358],"study_design_scores_gemma":[0.0001460619,0.0000612967,0.003098165,0.0000163596,5.457631e-7,0.00001134493,0.000003624972,0.9755687,0.00003924243,0.007182306,0.01376404,0.0001083345],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001698484,0.000007561656,0.7396497,0.000704341,0.002015915,0.00003584438,4.023691e-8,0.00008159615,0.2558066],"genre_scores_gemma":[0.9898395,0.000001815648,0.0008675036,0.0007760563,0.0002890365,0.000003972025,7.770073e-8,0.00000284162,0.008219193],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.988141,"threshold_uncertainty_score":0.5459721,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}