{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":955,"total_is_capped":false,"direct_labels_cover":2,"predictions_cover":955,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"80900575991c","filters":{"topic":"Low-power high-performance VLSI design"}},"results":[{"id":"W2020217519","doi":"10.1109/ets.2013.6569370","title":"Approximate computing: An emerging paradigm for energy-efficient design","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1066,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Efficient energy use; Quality (philosophy); Energy (signal processing); Computer engineering; Mathematical optimization; Distributed computing; Mathematics; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02244111861304633,"gpt":0.2273347654305174,"spread":0.2048936468174711,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002414651,0.0002519261,0.0002203316,0.000140042,0.0001306265,0.0001179306,0.0002710613,0.00008272134,0.0001537548],"category_scores_gemma":[0.00000666058,0.0002246913,0.00006078981,0.0002032911,0.00002620905,0.0002720515,0.00002686742,0.00008329067,0.000112908],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006796707,"about_ca_system_score_gemma":0.0000151667,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002927106,"about_ca_topic_score_gemma":0.000001408851,"domain_scores_codex":[0.9986414,0.00002507955,0.0003051526,0.0002712639,0.0001644495,0.0005926836],"domain_scores_gemma":[0.9993245,0.00008281901,0.00003289813,0.0003528126,0.00004424626,0.000162745],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000005219214,0.00005141816,0.00002680194,0.00005559008,0.00003446926,0.000001037587,0.0004093132,0.9630922,0.006416083,0.008904357,0.007829281,0.0131742],"study_design_scores_gemma":[0.0003605068,0.00007317938,0.00008875067,0.00001351548,0.00001027963,0.000004337714,0.00006214887,0.9721046,0.02394501,0.0006007217,0.002402113,0.0003348498],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05945197,0.00009919405,0.9362197,0.00005731102,0.000463984,0.0005177263,0.000001570961,0.001109912,0.002078657],"genre_scores_gemma":[0.9193186,0.000009323321,0.08000962,0.00009472476,0.000143741,0.0001386838,0.00001170914,0.00008163968,0.0001920015],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8598666,"threshold_uncertainty_score":0.9162644,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2578985517","doi":"10.1109/tvlsi.2016.2643639","title":"Design of Power and Area Efficient Approximate Multipliers","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":393,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Multiplier (economics); Approximation error; Lagrange multiplier; Approximation algorithm; Approximation theory; Computer science; Mathematics; Stochastic computing; Mathematical optimization; Algorithm; Arithmetic; Computation","retraction":null,"screen_n_in":null,"score":{"opus":0.01452232133591159,"gpt":0.2168836869960683,"spread":0.2023613656601568,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005098407,0.0003410648,0.0004200828,0.0002959998,0.0004633869,0.0002053862,0.0002922233,0.0002222357,0.00004186101],"category_scores_gemma":[0.00001181586,0.0003050297,0.0001017888,0.0001529939,0.0001260665,0.0004419081,0.00000241767,0.0003245571,0.00005531077],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001551356,"about_ca_system_score_gemma":0.00003426509,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003788497,"about_ca_topic_score_gemma":0.00002377651,"domain_scores_codex":[0.9982672,0.00007865659,0.0005500609,0.0003435023,0.0003740189,0.0003865144],"domain_scores_gemma":[0.9986906,0.0000960769,0.0001649391,0.0007558634,0.0001566843,0.0001358355],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001146772,0.0002206716,0.00006663552,0.0002079382,0.0001419779,0.00000562109,0.002331915,0.9388934,0.05565817,0.00007262798,0.0004387299,0.001847646],"study_design_scores_gemma":[0.0009330002,0.0001236348,0.0001799693,0.0003059511,0.00004731027,0.00001736722,0.0007290464,0.885793,0.111358,0.000004391062,0.0001840162,0.0003242455],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1480978,0.0001220377,0.8474805,0.00001501533,0.002494266,0.0007327283,0.0001006537,0.0002550334,0.000701901],"genre_scores_gemma":[0.998154,0.00007380031,0.001201094,0.000008342405,0.0000347901,0.0001662039,0.00000561641,0.00006264407,0.0002935031],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8500562,"threshold_uncertainty_score":0.9999402,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2161380844","doi":"10.1109/jssc.2008.2007160","title":"A 65 nm Sub-$V_{t}$ Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":311,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Advanced Research Projects Agency; Defense Advanced Research Projects Agency; Intel Foundation","keywords":"Static random-access memory; Microcontroller; Electrical engineering; Computer science; Capacitor; Voltage; Chip; Standby power; Logic gate; Logic level; Electronic engineering; Embedded system; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.007864622934002629,"gpt":0.2033850752337864,"spread":0.1955204522997838,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003877869,0.0004730948,0.0008065296,0.0004142833,0.00009111164,0.0001420328,0.0003119392,0.0001737102,0.00002978751],"category_scores_gemma":[0.0000201394,0.0003621869,0.0001282755,0.0003655498,0.0001040853,0.0008072971,0.000007218382,0.0007677804,0.00004476458],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002135169,"about_ca_system_score_gemma":0.0001474213,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007379216,"about_ca_topic_score_gemma":0.00001081855,"domain_scores_codex":[0.9977649,0.00005460218,0.0008384759,0.0002442408,0.000441675,0.0006561311],"domain_scores_gemma":[0.9985693,0.00007645795,0.0002982275,0.0002591778,0.0004204292,0.0003763754],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002782294,0.0001270053,0.0008188725,0.0001145394,0.0005732598,0.0006665235,0.003873817,0.006020443,0.9518712,0.000006610403,0.007806996,0.02784246],"study_design_scores_gemma":[0.0230996,0.003318395,0.0183945,0.001748897,0.0005903309,0.005301719,0.0007348602,0.04782978,0.8876284,0.0006319464,0.008113962,0.002607634],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9711255,0.0008066552,0.0261225,0.0001717761,0.001086495,0.0003291551,0.00002772907,0.0001300129,0.0002001802],"genre_scores_gemma":[0.9984192,0.000380016,0.0002191221,0.0003184441,0.0004387615,0.000006421714,0.000002543544,0.00008092476,0.000134568],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.06424287,"threshold_uncertainty_score":0.999883,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2589986623","doi":"10.1109/tc.2017.2672976","title":"Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":292,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Science Foundation of Jiangsu Province; National Natural Science Foundation of China; National Science Foundation","keywords":"Booth's multiplication algorithm; Encoder; Computer science; Multiplier (economics); Algorithm; Radix (gastropod); Approximation error; Arithmetic; Error detection and correction; Adder; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.03194913396190989,"gpt":0.2487956558079305,"spread":0.2168465218460206,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000251268,0.0002911234,0.0003745019,0.0002090528,0.0004864626,0.00009362058,0.0005297945,0.0001133065,0.000007453583],"category_scores_gemma":[0.00000254772,0.0003044799,0.0001612417,0.00008557871,0.0001246182,0.0002907139,0.000002332174,0.0002226796,0.00001550291],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001003292,"about_ca_system_score_gemma":0.00002927115,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001381891,"about_ca_topic_score_gemma":0.000002359568,"domain_scores_codex":[0.9986792,0.00002752875,0.0003826856,0.0002900117,0.0001946903,0.0004259147],"domain_scores_gemma":[0.9988526,0.000212323,0.0001232851,0.0006470141,0.00005553773,0.0001092166],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006400849,0.00005885749,0.000006462565,0.000132702,0.0001329099,0.000002780972,0.0006502371,0.9634677,0.004762629,0.00001205608,0.0003997026,0.03030992],"study_design_scores_gemma":[0.001444901,0.00013655,0.00006164639,0.0001430706,0.00004311279,0.000006496173,0.00002702949,0.9362714,0.06141091,0.00001464798,0.0001384917,0.0003017645],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02296892,0.00002454403,0.9729056,0.00003843832,0.002817429,0.0007423077,0.00002593902,0.0003877966,0.00008897649],"genre_scores_gemma":[0.8810953,0.00001637258,0.1186627,0.00002823684,0.00006382357,0.00003813706,0.000001933395,0.00007001279,0.00002342305],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8581264,"threshold_uncertainty_score":0.9999408,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2017819499","doi":"10.1109/nano.2013.6720793","title":"Approximate XOR/XNOR-based adders for inexact computing","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":267,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"XNOR gate; Adder; Computer science; Multiplexer; CMOS; Propagation delay; Power–delay product; Carry-save adder; Logic gate; Transistor count; Electronic engineering; Serial binary adder; Low-power electronics; Transistor; Power (physics); Algorithm; Power consumption; Voltage; Multiplexing; Electrical engineering; NAND gate; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.00894710862700692,"gpt":0.1940037079668867,"spread":0.1850565993398797,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001343969,0.0002036676,0.0001926462,0.0001160871,0.00007418215,0.000083593,0.0001923028,0.00008072924,0.0004066287],"category_scores_gemma":[0.00001646469,0.0001798938,0.0000714682,0.0001718154,0.00002503428,0.0002710852,0.00001831746,0.0001097191,0.0003893549],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005472905,"about_ca_system_score_gemma":0.0000181348,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002979102,"about_ca_topic_score_gemma":0.000002954215,"domain_scores_codex":[0.9989814,0.000008533571,0.0002449016,0.0001819889,0.0001260288,0.0004571654],"domain_scores_gemma":[0.999458,0.0001098354,0.00002688408,0.0002540878,0.00005559911,0.00009561796],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002390312,0.0001087088,0.002757136,0.001110168,0.0002003235,0.000003775796,0.0005673043,0.6807129,0.0328106,0.001502169,0.237185,0.04301801],"study_design_scores_gemma":[0.0006744606,0.00004412548,0.0004669271,0.00002406826,0.00000928927,0.000001107977,0.0000563978,0.9755731,0.0193257,0.0000734225,0.003470853,0.0002805901],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1957591,0.00006764187,0.7875455,0.000160555,0.0005718306,0.001015034,0.000005996135,0.001630526,0.01324379],"genre_scores_gemma":[0.9612972,0.000002507097,0.0379809,0.0002207454,0.0001163359,0.00008687572,0.00001970623,0.00006777971,0.000207946],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7655381,"threshold_uncertainty_score":0.7335855,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2742536119","doi":"10.1145/3094124","title":"A Review, Classification, and Comparative Evaluation of Approximate Arithmetic Circuits","year":2017,"lang":"en","type":"article","venue":"ACM Journal on Emerging Technologies in Computing Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":262,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"École Polytechnique Fédérale de Lausanne","keywords":"Adder; Computer science; Arithmetic; Feature (linguistics); Electronic circuit; Power (physics); Computer engineering; Electronic engineering; Algorithm; Mathematics; CMOS; Electrical engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.1184702343644592,"gpt":0.3464032271888318,"spread":0.2279329928243726,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003215306,0.0001998941,0.0004945135,0.0003973198,0.000281343,0.0001243615,0.001015114,0.0001198964,0.000001080404],"category_scores_gemma":[0.001345641,0.000177491,0.00003934425,0.0002378379,0.0001468173,0.0002389435,0.0001633505,0.0005269593,0.000003936501],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002315383,"about_ca_system_score_gemma":0.00003179215,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004654398,"about_ca_topic_score_gemma":0.00000106769,"domain_scores_codex":[0.9982067,0.000119811,0.0007396219,0.0002098664,0.0004547398,0.0002693052],"domain_scores_gemma":[0.9979548,0.0001545879,0.0006203481,0.0009688325,0.0002745846,0.00002678684],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002038269,0.0002221264,0.06202344,0.008697865,0.0005900859,0.00003920981,0.003066912,0.3368794,0.0107002,0.008610005,0.01248463,0.5566657],"study_design_scores_gemma":[0.0007442033,0.00008520205,0.009679634,0.01113707,0.00006228632,0.0001407083,0.001040608,0.9741095,0.001145572,0.0009378501,0.0006149909,0.0003024009],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9383259,0.04832743,0.007726637,0.0007120414,0.001800574,0.000967927,0.000002538479,0.0006654052,0.001471536],"genre_scores_gemma":[0.994177,0.004414592,0.001315096,0.000007130887,0.00004461949,0.00002095113,8.825113e-7,0.00001715681,0.000002595213],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.63723,"threshold_uncertainty_score":0.7237875,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2111880608","doi":"10.1145/545214.545218","title":"The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays","year":2002,"lang":"en","type":"article","venue":"ACM SIGARCH Computer Architecture News","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":242,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"PQ Corporation (Canada)","funders":"","keywords":"Clock skew; Pipeline (software); Timing failure; Digital clock manager; Computer science; Inverter; Clock rate; Overhead (engineering); Microprocessor; Skew; Integer (computer science); Instructions per cycle; Window (computing); Parallel computing; Clock signal; Computer hardware; Engineering; Electrical engineering; Telecommunications; Central processing unit; Chip; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.0185644690845569,"gpt":0.2237830178775383,"spread":0.2052185487929813,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002495372,0.0005565807,0.000384017,0.0002594694,0.0003004877,0.000211373,0.001633362,0.0001600772,0.0004066958],"category_scores_gemma":[0.00004548917,0.0003872446,0.0001902547,0.0004366539,0.0001074252,0.0001633731,0.0006082274,0.0008609749,0.001218166],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001102442,"about_ca_system_score_gemma":0.00001952301,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002619563,"about_ca_topic_score_gemma":0.0001299592,"domain_scores_codex":[0.9971508,0.0001053176,0.0005028285,0.0005839381,0.0005735628,0.001083562],"domain_scores_gemma":[0.9974596,0.0004288618,0.00004656601,0.001615272,0.00007940445,0.000370304],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004433457,0.00005641052,0.0005954265,0.000066115,0.0001386475,0.00005830528,0.007821876,0.3085544,0.001980297,0.00009997935,0.254891,0.4256932],"study_design_scores_gemma":[0.0007295898,0.0003252803,0.0007794384,0.00003822558,0.00002376938,0.00006872448,0.00002775944,0.5502496,0.002025717,0.0002673934,0.444762,0.0007025375],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09719463,0.0006715727,0.8898906,0.006374623,0.001193792,0.0008835999,0.00002568471,0.0008159932,0.002949575],"genre_scores_gemma":[0.7599857,0.0002697967,0.2219748,0.01279261,0.00217065,0.0001632676,0.00001948806,0.0002657134,0.002357994],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.6679157,"threshold_uncertainty_score":0.999858,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2799283557","doi":"10.1109/jetcas.2018.2832204","title":"Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors","year":2018,"lang":"en","type":"article","venue":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":228,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Gas compressor; Multiplier (economics); Computer science; Algorithm; Error detection and correction; Lookup table; Mathematics; Arithmetic","retraction":null,"screen_n_in":null,"score":{"opus":0.02246951024933607,"gpt":0.2404129930597525,"spread":0.2179434828104164,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005097066,0.0002884179,0.0004178233,0.0002951541,0.0003146904,0.0002581298,0.0001087368,0.000150655,0.000003100414],"category_scores_gemma":[0.00004076005,0.0002513602,0.00002137833,0.0003555416,0.000104834,0.0002667337,0.00001694393,0.0004922191,0.000001293204],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007819894,"about_ca_system_score_gemma":0.0000286631,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001686125,"about_ca_topic_score_gemma":0.000004257201,"domain_scores_codex":[0.9982688,0.00009769076,0.0005300793,0.0003208111,0.0002633861,0.0005191768],"domain_scores_gemma":[0.9993433,0.00003987956,0.0001202793,0.0001720801,0.0001513875,0.0001730661],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00030797,0.0005441335,0.03987203,0.00519941,0.001152144,0.000449631,0.05995604,0.2127246,0.6404165,0.002352033,0.00211863,0.03490689],"study_design_scores_gemma":[0.001639441,0.0002369242,0.001715925,0.000735892,0.00003597699,0.0004979905,0.0003746228,0.9777471,0.01469098,0.00004983479,0.001691871,0.0005834345],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.992961,0.0009987202,0.003106831,0.00003078672,0.002186831,0.0002908097,0.00000401947,0.0001015615,0.0003194595],"genre_scores_gemma":[0.9985119,0.0004365084,0.0001625732,0.00001858267,0.0007619563,0.0000084385,0.00000146416,0.000044115,0.00005451905],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7650225,"threshold_uncertainty_score":0.9999939,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2461274627","doi":"10.1109/tc.2015.2493547","title":"Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":221,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; Arithmetic; Multiplier (economics); Notation; Mathematics; Binary number; Carry-save adder; Multiplication (music); Discrete mathematics; Computer science; Combinatorics","retraction":null,"screen_n_in":null,"score":{"opus":0.01258042604090034,"gpt":0.2015053349789125,"spread":0.1889249089380122,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001782831,0.0002827989,0.0002429921,0.0002175895,0.0001680837,0.00009580483,0.0001644447,0.000117353,0.000009143695],"category_scores_gemma":[0.00000139256,0.0002851623,0.00005451112,0.0001738373,0.00006639437,0.0005560637,0.000001479861,0.0002025334,0.0000491446],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001680438,"about_ca_system_score_gemma":0.00003374692,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007391779,"about_ca_topic_score_gemma":0.000003665339,"domain_scores_codex":[0.9988396,0.00001823153,0.0002756379,0.0003010285,0.0001985175,0.0003670036],"domain_scores_gemma":[0.9993687,0.00006552469,0.00002980227,0.000280604,0.0000579504,0.0001973975],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008056244,0.0000528209,0.00001168993,0.00008595295,0.00006933916,0.00000150477,0.0008018778,0.9724347,0.001790224,0.0000269729,0.001686097,0.02295826],"study_design_scores_gemma":[0.002059251,0.0002807669,0.00007547508,0.00006170924,0.000026714,0.00001116975,0.00004609894,0.9390372,0.05706799,0.00001055675,0.0009559009,0.0003671813],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2994923,0.00003288333,0.6971866,0.00004442516,0.002278147,0.0004493233,0.00002000368,0.0004106347,0.00008567513],"genre_scores_gemma":[0.9765074,0.00007035591,0.02295115,0.0001099586,0.00007570132,0.0001400445,0.000008463431,0.00007162429,0.00006535022],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.677015,"threshold_uncertainty_score":0.9999601,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109797003","doi":"10.1109/tcad.2003.818127","title":"Design and optimization of multithreshold cmos (mtcmos) circuits","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":187,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Electronic engineering; Subthreshold conduction; CMOS; Dissipation; Leakage (economics); Engineering; Very-large-scale integration; Computer science; Dynamic demand; Cluster analysis; Power (physics); Transistor; Electrical engineering; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.02538849318033979,"gpt":0.2065776393433351,"spread":0.1811891461629954,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006697161,0.0004438305,0.0007069589,0.0005197264,0.0001299172,0.00009230854,0.0001876034,0.0002833968,0.00002300854],"category_scores_gemma":[0.000009181674,0.0004101275,0.00007728457,0.0006197237,0.000121945,0.0003460682,0.000001084917,0.0003242607,0.000005034608],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001002257,"about_ca_system_score_gemma":0.00009329319,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004761617,"about_ca_topic_score_gemma":0.000001336692,"domain_scores_codex":[0.9976546,0.0003337147,0.0008949853,0.000417379,0.0003318731,0.0003674092],"domain_scores_gemma":[0.9985959,0.000379555,0.0001814085,0.0003851951,0.0002902844,0.0001676711],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001659825,0.0001039363,0.00001151582,0.0002715257,0.0001954773,0.000006434322,0.000474895,0.9598212,0.0286434,0.0001234173,0.0001231663,0.01020842],"study_design_scores_gemma":[0.00113106,0.0005105105,0.00001130622,0.0004890139,0.00007827993,0.00008900567,0.0001199879,0.90613,0.09101699,0.00001398871,0.00004090402,0.0003689128],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01347228,0.0007305986,0.9830644,0.000002878977,0.001224963,0.001112885,0.00003014941,0.0002437314,0.0001181552],"genre_scores_gemma":[0.9823897,0.0004650415,0.01690036,0.00001235253,0.00002573271,0.00007772596,0.000003911794,0.00007967545,0.00004552416],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9689174,"threshold_uncertainty_score":0.9998351,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1719300925","doi":"10.1007/3-540-46117-5_33","title":"A Flexible Power Model for FPGAs","year":2002,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":178,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; CAD; Computer architecture; Design flow; Embedded system; Variety (cybernetics); Power (physics); Power optimization; Reconfigurable computing; Power analysis; Engineering; Engineering drawing; Artificial intelligence; Power consumption; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.02018095815751529,"gpt":0.2200088772479058,"spread":0.1998279190903905,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000306066,0.0005138046,0.0004439192,0.0006209323,0.0001234959,0.0001697046,0.001053223,0.0003537808,0.0000752842],"category_scores_gemma":[0.00002199412,0.0004901742,0.0001284538,0.0002675391,0.0002645418,0.0003393182,0.0001597518,0.0005546726,0.00009646149],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000322329,"about_ca_system_score_gemma":0.0001091412,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001343705,"about_ca_topic_score_gemma":0.000006294476,"domain_scores_codex":[0.9976774,0.000003697405,0.00037381,0.0007320396,0.0005100979,0.0007029377],"domain_scores_gemma":[0.9987817,0.0001527593,0.00006585406,0.0007515475,0.0001180085,0.0001300721],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000003455782,0.000007195149,0.000002456988,0.00007196386,0.00001083419,0.000007552212,0.0004822167,0.9443843,0.0001603882,0.001364495,0.0004518232,0.05305333],"study_design_scores_gemma":[0.0002328651,0.00006585963,0.000003263263,0.0002100282,0.000009298677,0.00001461997,3.321585e-8,0.9705122,0.002250989,0.02302988,0.003099493,0.0005715344],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00008429357,0.0005496668,0.9860998,0.00007770408,0.001581875,0.0005250623,0.00001760102,0.0004255786,0.01063843],"genre_scores_gemma":[0.433531,0.000162923,0.5583275,0.001037371,0.0007696292,0.0000765357,0.00001321096,0.0002893386,0.005792492],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.4334467,"threshold_uncertainty_score":0.999755,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2114837206","doi":"10.5555/2616606.2616722","title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","year":2014,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":173,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Multiplier (economics); Adder; Digital signal processing; Computer science; CMOS; Error detection and correction; Logic gate; Low-power electronics; Electronic circuit; Power consumption; Arithmetic; Electronic engineering; Algorithm; Mathematics; Power (physics); Computer hardware; Electrical engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.005500157376970747,"gpt":0.1757582683115142,"spread":0.1702581109345435,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0003426251,0.0004830144,0.0004655887,0.0001731001,0.0001535242,0.0001143738,0.000368049,0.0001861448,0.0007106669],"category_scores_gemma":[0.00001826318,0.0003816557,0.00006155094,0.0003639775,0.0001070883,0.0008514103,0.00003908312,0.0003448746,0.001153997],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001044847,"about_ca_system_score_gemma":0.00003957353,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002380946,"about_ca_topic_score_gemma":0.0000130788,"domain_scores_codex":[0.9977753,0.00003365104,0.0004443576,0.0004553906,0.0003959859,0.0008952724],"domain_scores_gemma":[0.998812,0.00007869997,0.00007067905,0.0007448473,0.00008018712,0.0002135937],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0009797557,0.0004552713,0.004920504,0.001421339,0.0006309597,0.00004163392,0.001153533,0.8379013,0.09169458,0.003482938,0.02466924,0.03264898],"study_design_scores_gemma":[0.002814051,0.0006470165,0.002435797,0.0001848372,0.00004625844,0.00003044343,0.00005194662,0.5811551,0.396369,0.00004703255,0.01504858,0.001169996],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9091858,0.00004122522,0.05222904,0.00003937777,0.0009504582,0.0004766306,0.000009314374,0.001449821,0.03561834],"genre_scores_gemma":[0.9911948,0.00005297237,0.006502046,0.0001801694,0.0001645771,0.0001465435,0.00002082441,0.000144579,0.001593431],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.3046744,"threshold_uncertainty_score":0.9998636,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2095558812","doi":"10.1145/1059876.1059881","title":"A detailed power model for field-programmable gate arrays","year":2005,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":167,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Logic block; CAD; Reconfigurable computing; Embedded system; Power (physics); Block (permutation group theory); Dynamic demand; Power optimization; Dissipation; Power analysis; Field (mathematics); Design space exploration; Power domains; Computer architecture; Power consumption; Engineering; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.01639255976864738,"gpt":0.2306119995168358,"spread":0.2142194397481884,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004874851,0.0002786841,0.0003527695,0.000305709,0.0001269931,0.00005487249,0.0003534573,0.0001966185,0.00006980712],"category_scores_gemma":[0.00002537086,0.0002844558,0.0001557791,0.0003415418,0.00001898736,0.0004522767,0.00000175208,0.0002256172,0.00008572391],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003735756,"about_ca_system_score_gemma":0.0001203035,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004338355,"about_ca_topic_score_gemma":0.0000162683,"domain_scores_codex":[0.998183,0.00005525607,0.0006041988,0.000258822,0.0002836307,0.0006150808],"domain_scores_gemma":[0.9987988,0.0002699144,0.0001150899,0.000612904,0.0001239032,0.00007941531],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006149051,0.00006749738,0.000001296358,0.0001152316,0.0001406368,1.689042e-7,0.0003209566,0.9823738,0.008816274,0.0004885286,0.0007254634,0.006888693],"study_design_scores_gemma":[0.0009082983,0.000412151,0.000003288642,0.00007280833,0.00006033272,0.000009589502,0.00004001749,0.9421146,0.05479726,0.0002919674,0.001021129,0.0002685916],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01055288,0.0003996774,0.9861587,0.0001140069,0.0002769375,0.001416092,0.00001090595,0.0008014767,0.0002693757],"genre_scores_gemma":[0.9634247,0.00007476804,0.03489328,0.00002946605,0.00004378649,0.000850172,0.000007002413,0.00007220335,0.0006045854],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9528719,"threshold_uncertainty_score":0.9999608,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2102653533","doi":"10.1109/4.910495","title":"Dynamic current mode logic (DyCML): a new low-power high-performance logic style","year":2001,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":161,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Current-mode logic; Pass transistor logic; Logic family; Logic level; Pull-up resistor; Logic gate; Adder; Electronic engineering; Emitter-coupled logic; Dynamic logic (digital electronics); Electronic circuit; Computer science; Resistor–transistor logic; CMOS; Adiabatic circuit; Integrated injection logic; Electrical engineering; Logic synthesis; Voltage; Engineering; Digital electronics; Transistor","retraction":null,"screen_n_in":null,"score":{"opus":0.0158479669579253,"gpt":0.2574784022149198,"spread":0.2416304352569945,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000531454,0.0006901459,0.0009357456,0.0005676139,0.0001589183,0.0001303609,0.0009556077,0.0002175004,0.0002404163],"category_scores_gemma":[0.00003584266,0.0006173347,0.0002700118,0.0008099338,0.0001114935,0.001473523,0.00004598198,0.001237388,0.0005515594],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006781156,"about_ca_system_score_gemma":0.0002878422,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009840225,"about_ca_topic_score_gemma":0.0000131732,"domain_scores_codex":[0.9958972,0.00007070063,0.001475563,0.00039068,0.0009401242,0.001225746],"domain_scores_gemma":[0.9978271,0.00008994926,0.0005225302,0.0005833677,0.0003502771,0.0006267793],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001136905,0.0003222332,0.001214365,0.0003625749,0.0003318845,0.0005803231,0.001934839,0.8937026,0.04335408,0.00005658972,0.01072869,0.04729814],"study_design_scores_gemma":[0.02457332,0.005135529,0.05337643,0.00674206,0.0009702943,0.008070431,0.0005943239,0.7434013,0.1005043,0.01320568,0.03432306,0.009103272],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9316272,0.002987971,0.05851733,0.0001098399,0.005486806,0.0003261074,0.00003763231,0.0002845464,0.0006225491],"genre_scores_gemma":[0.9906057,0.007712494,0.000448398,0.0001605158,0.0004950172,0.000009663131,0.000007068284,0.0001551375,0.0004060579],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1503012,"threshold_uncertainty_score":0.9996278,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1929609097","doi":"10.1109/dft.2015.7315159","title":"Approximate compressors for error-resilient multiplier design","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":149,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Multiplier (economics); Sharpening; Computer science; Adder; Algorithm; Approximation theory; Approximation error; Gas compressor; Multiplication (music); Mathematics; Artificial intelligence; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.06762559117701004,"gpt":0.2579860799468495,"spread":0.1903604887698395,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003313588,0.0002344899,0.0002294671,0.000107981,0.00005234809,0.00004639923,0.0002592131,0.0001005024,0.00005003073],"category_scores_gemma":[0.00003108734,0.0002022447,0.00006041532,0.0001440595,0.00003656382,0.0002408808,0.00003462766,0.0001030806,0.0002817983],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001060242,"about_ca_system_score_gemma":0.00002578876,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000069212,"about_ca_topic_score_gemma":0.000002808107,"domain_scores_codex":[0.998805,0.00002117321,0.0002601467,0.000223246,0.0002224517,0.0004679943],"domain_scores_gemma":[0.9992375,0.00008922417,0.00002485887,0.0003537944,0.00008312472,0.0002115324],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008606377,0.00006281077,0.0001987221,0.0001058044,0.00006974282,0.000003667835,0.0009463283,0.8595631,0.006712248,0.0007502912,0.1293362,0.002165032],"study_design_scores_gemma":[0.001383556,0.00008854458,0.00009869206,0.00001420343,0.00001772237,0.00000371189,0.0001215387,0.9194751,0.05789893,0.0002756495,0.02028158,0.0003407912],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03828645,0.0002112239,0.9501663,0.00004890239,0.0008836958,0.001079268,0.00001085553,0.001140501,0.00817282],"genre_scores_gemma":[0.8692937,0.000007973253,0.128686,0.00007101776,0.0001124667,0.0002715982,0.00001280893,0.00009148165,0.001452891],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8310073,"threshold_uncertainty_score":0.8247298,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2980235527","doi":"10.1109/tvlsi.2019.2940943","title":"Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":147,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"MNIST database; Computer science; Artificial neural network; Convolutional neural network; Noise (video); Multiplication (music); Artificial intelligence; Efficient energy use; Computer engineering; Deep neural networks; Machine learning; Algorithm; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.009042114404894398,"gpt":0.2074460499332867,"spread":0.1984039355283924,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000429684,0.0003116255,0.0003539986,0.0002129483,0.0002609814,0.0001445178,0.0002347296,0.0001838725,0.00002417062],"category_scores_gemma":[0.000009434496,0.0002359498,0.0001181437,0.0004561433,0.00006752156,0.0006568336,0.000003025173,0.000486251,0.00001400319],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001502957,"about_ca_system_score_gemma":0.00002895373,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001072694,"about_ca_topic_score_gemma":0.00003764263,"domain_scores_codex":[0.9982796,0.0001003292,0.0005722405,0.0003178527,0.0003179752,0.0004119756],"domain_scores_gemma":[0.9989727,0.0001966548,0.0001463404,0.0004735264,0.000129108,0.00008164537],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003300012,0.00004654426,0.0001356588,0.0002003782,0.00004335812,9.069994e-7,0.0009980409,0.961917,0.03339337,0.00001626003,0.00002905582,0.003186452],"study_design_scores_gemma":[0.0005628258,0.00006895765,0.00005253799,0.0001869545,0.00004660006,0.00002261646,0.001472808,0.9722354,0.0250579,7.412006e-7,0.00004928291,0.0002434244],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4105749,0.0002024511,0.5860934,0.000005825746,0.002241462,0.0006274537,0.00003799919,0.0001591979,0.00005735827],"genre_scores_gemma":[0.999318,0.00004233012,0.000309237,0.00001668111,0.00008317886,0.00006703111,0.00000759861,0.00006042117,0.00009552107],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5887432,"threshold_uncertainty_score":0.9621754,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2045726766","doi":"10.1145/329166.329171","title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","year":2000,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":141,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Benchmark (surveying); Logic synthesis; Routing (electronic design automation); Parallel computing; Cluster (spacecraft); Computer architecture; Logic block; Logic gate; Electronic circuit; Set (abstract data type); Block (permutation group theory); Cluster size; Embedded system; Algorithm; Engineering; Mathematics; Electrical engineering; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.001576952972747489,"gpt":0.1584435577631877,"spread":0.1568666047904402,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002709325,0.0001574139,0.0001680355,0.00002501407,0.000104614,0.00003131269,0.00008614907,0.00006441179,0.00007081329],"category_scores_gemma":[0.00001245327,0.00009679297,0.00002189725,0.00007398964,0.00007983475,0.0001347752,0.00002070011,0.0001301924,0.00004893749],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002280231,"about_ca_system_score_gemma":0.000002845592,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007044799,"about_ca_topic_score_gemma":0.00001427263,"domain_scores_codex":[0.9993595,0.00002984076,0.0001494425,0.0001297666,0.0001104482,0.000221013],"domain_scores_gemma":[0.9993841,0.0003252357,0.00001451092,0.0002169447,0.00000974367,0.00004946456],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001162823,0.00003532588,0.09922379,0.001199526,0.0002190422,0.000008366762,0.001414005,0.01374237,0.02197748,0.00006837978,0.007725811,0.8532231],"study_design_scores_gemma":[0.002859364,0.001354098,0.3343043,0.000134009,0.00007278818,0.00006231631,0.00002419196,0.205394,0.4484957,0.00002075111,0.006686799,0.0005915869],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9919809,0.0002585593,0.0000665038,0.00003654855,0.00009253416,0.0002249905,6.685509e-7,0.00009184606,0.007247419],"genre_scores_gemma":[0.9982959,0.0006638255,0.0001392605,0.00004889066,0.00003148347,0.000008821318,4.149127e-7,0.00002068254,0.0007907036],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8526315,"threshold_uncertainty_score":0.3947102,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1988102072","doi":"10.1109/92.994977","title":"Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":134,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Domino logic; Domino; Cascode; CMOS; Electronic engineering; Standby power; Computer science; Logic gate; Overhead (engineering); Dynamic demand; Engineering; Reliability (semiconductor); Dynamic logic (digital electronics); Pass transistor logic; Electrical engineering; Power (physics); Voltage; Transistor; Logic synthesis; Logic family","retraction":null,"screen_n_in":null,"score":{"opus":0.007794041568643099,"gpt":0.1937992313350795,"spread":0.1860051897664364,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002732305,0.0005041767,0.000512893,0.0005733584,0.000432546,0.000208028,0.0002766532,0.0003981828,0.0000516554],"category_scores_gemma":[0.000007457863,0.0004515764,0.0001952955,0.0005147711,0.0001183622,0.0004058939,0.000002759711,0.0003986958,0.00008835244],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003487942,"about_ca_system_score_gemma":0.00001827548,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003243046,"about_ca_topic_score_gemma":0.0002244076,"domain_scores_codex":[0.9976727,0.00006416005,0.0007049645,0.0005388454,0.0004039,0.0006154336],"domain_scores_gemma":[0.9989127,0.0001564192,0.00009856527,0.0005602214,0.0001556147,0.0001164606],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001260689,0.0008289635,0.0000296555,0.0007078312,0.0003476731,0.00001359091,0.002173436,0.8507745,0.05221055,0.000794113,0.003870112,0.08812346],"study_design_scores_gemma":[0.0009845241,0.0001736651,0.00001349831,0.0003067612,0.0000688213,0.00004084578,0.001738007,0.9495854,0.04295013,0.00001443901,0.00362433,0.0004995825],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09284844,0.001258276,0.9001518,0.0001127987,0.002165659,0.000955171,0.0003528055,0.001710938,0.0004440812],"genre_scores_gemma":[0.9965761,0.000399022,0.0007284237,0.00002636376,0.00006523253,0.0009665401,0.00002171918,0.0001014467,0.001115182],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9037277,"threshold_uncertainty_score":0.9997936,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2049114603","doi":"10.1109/mm.2007.58","title":"Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors","year":2007,"lang":"en","type":"article","venue":"IEEE Micro","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":133,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada; National Science Foundation","keywords":"Reliability (semiconductor); Microprocessor; Computer science; Reliability engineering; Power (physics); Embedded system; Battery (electricity); Power optimization; Power consumption; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.008786116772330798,"gpt":0.2072334514319541,"spread":0.1984473346596233,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005222856,0.0002088602,0.0002172937,0.0001885467,0.00004578566,0.00003543053,0.0001737979,0.0001373731,0.00002782673],"category_scores_gemma":[0.000008251583,0.00020688,0.00003858986,0.0002909303,0.00005191816,0.0002437761,0.00002382711,0.0002495676,0.0000471211],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000115645,"about_ca_system_score_gemma":0.00001375927,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003924725,"about_ca_topic_score_gemma":0.0000308655,"domain_scores_codex":[0.9987793,0.00001281365,0.0003532318,0.0002764069,0.0001092686,0.0004689649],"domain_scores_gemma":[0.9995397,0.00003987029,0.00002254624,0.000279518,0.00003271415,0.0000856913],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00002933943,0.00004165688,0.005957237,0.0001165995,0.000008851595,0.00001358636,0.001635988,0.03374153,0.9564804,9.38905e-7,0.0001791117,0.001794739],"study_design_scores_gemma":[0.001054661,0.00006827819,0.00663824,0.0001162032,0.00001276336,0.00002710259,0.0002351267,0.08457185,0.9048386,0.0000832272,0.001631855,0.0007220733],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9877419,0.000947511,0.009143705,0.00001911257,0.0004559873,0.0001733383,0.000005330498,0.0001925375,0.001320605],"genre_scores_gemma":[0.9959753,0.00009131851,0.003716425,0.00005067335,0.00004631289,0.000006926271,0.000001581732,0.00005101545,0.00006041411],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.0516418,"threshold_uncertainty_score":0.843632,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2954748826","doi":"10.1109/tc.2019.2926275","title":"Design and Analysis of Area and Power Efficient Approximate Booth Multipliers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":129,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"University of Saskatchewan","keywords":"Multiplier (economics); Booth's multiplication algorithm; Computer science; Arithmetic; Algorithm; Approximation error; Adder; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.008221479260659581,"gpt":0.1870785827645566,"spread":0.178857103503897,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001227954,0.0001773793,0.0002941754,0.0005178252,0.00004730579,0.00002774003,0.00008699534,0.00006492878,0.00002765839],"category_scores_gemma":[3.591478e-7,0.0001714642,0.00007257333,0.0004881277,0.00005480072,0.00008303618,0.000001281606,0.0001252943,0.000008455374],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004267567,"about_ca_system_score_gemma":0.000007678445,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004660987,"about_ca_topic_score_gemma":8.665332e-7,"domain_scores_codex":[0.9991993,0.00002334617,0.0002012144,0.0002292745,0.0001475299,0.0001993544],"domain_scores_gemma":[0.9994926,0.0001342187,0.00003052475,0.0002392913,0.0000217295,0.00008162251],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002643521,0.00003701988,0.00009520788,0.000034691,0.000489976,0.000001190046,0.0007707506,0.9908687,0.004406624,0.000005498495,0.00002754214,0.003236291],"study_design_scores_gemma":[0.0005102535,0.00009309311,0.0008077063,0.00003030701,0.0002084577,0.000002602069,0.00004089161,0.9844226,0.01368354,0.000001229118,0.00001998904,0.0001793487],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.415854,0.00003152223,0.5835116,0.000005046718,0.0002812005,0.0001767605,0.000007570905,0.00009140751,0.00004083626],"genre_scores_gemma":[0.9854185,0.00004329214,0.01446243,0.00002186944,0.000002675229,0.00001020352,0.000001360762,0.00002384737,0.00001580154],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5695645,"threshold_uncertainty_score":0.6992106,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2111207983","doi":"10.1109/async.2003.1199168","title":"Efficient self-timed interfaces for crossing clock domains","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":123,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Handshaking; Asynchronous communication; Computer science; FIFO (computing and electronics); Clock domain crossing; Skew; Clock skew; Synchronization (alternating current); Communication source; Digital clock manager; Parallel computing; Channel (broadcasting); Computer hardware; Synchronous circuit; Clock signal; Computer network; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.007219371925552037,"gpt":0.2139138108678516,"spread":0.2066944389422995,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002158607,0.0001864851,0.0001715052,0.000089758,0.0001656156,0.0001485793,0.0001348582,0.00007932314,0.0001141817],"category_scores_gemma":[0.00002424764,0.0001629018,0.00005917488,0.0001788972,0.00003655245,0.00007717004,0.00001350839,0.00009213565,0.0001544794],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001217791,"about_ca_system_score_gemma":0.0000308147,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001601522,"about_ca_topic_score_gemma":0.00000348835,"domain_scores_codex":[0.9990181,0.00001318798,0.0002302655,0.0001860258,0.0001293079,0.0004230673],"domain_scores_gemma":[0.9995553,0.000077122,0.0000207659,0.0002301612,0.00003697084,0.00007965903],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004908183,0.0002972209,0.001002373,0.0006317441,0.0003641142,0.0000105618,0.006351873,0.838336,0.105569,0.01353886,0.02727495,0.006574202],"study_design_scores_gemma":[0.001392515,0.00009908674,0.0001976518,0.00004030621,0.00003350358,0.00001348925,0.000181732,0.4921949,0.4058907,0.0001250382,0.0993102,0.0005208967],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8308073,0.0003716369,0.1503029,0.00001697413,0.0008296265,0.000394322,0.000003557677,0.0009959321,0.01627774],"genre_scores_gemma":[0.9558635,0.000007238933,0.04336018,0.00003668082,0.00004758515,0.00004731843,0.000001540258,0.00005159549,0.0005843618],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.3461411,"threshold_uncertainty_score":0.6642942,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2098762322","doi":"10.1109/fpt.2005.1568543","title":"Dynamic voltage scaling for commercial FPGAs","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":108,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Robustness (evolution); Field-programmable gate array; Computer science; Voltage; Dynamic voltage scaling; Inverter; Scaling; Chip; Electronic circuit; Margin (machine learning); Electronic engineering; Electrical engineering; Embedded system; Engineering; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.004686401898973149,"gpt":0.1989884581160111,"spread":0.1943020562170379,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000106279,0.0001459361,0.0001465964,0.00008453739,0.00007393155,0.00003959117,0.0001388639,0.00007819856,0.00009349155],"category_scores_gemma":[0.000004942248,0.0001401024,0.00006352028,0.0001228434,0.00001982195,0.000161947,0.00001433603,0.00008803148,0.0001455235],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008227286,"about_ca_system_score_gemma":0.000008471651,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004568011,"about_ca_topic_score_gemma":0.0001151259,"domain_scores_codex":[0.9992357,0.000003620643,0.0002027806,0.0001278181,0.0001018899,0.0003281374],"domain_scores_gemma":[0.9996992,0.00004755885,0.0000136916,0.0001770712,0.00002400475,0.00003841237],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00007168761,0.000194546,0.004729592,0.00067761,0.0001518909,0.00002109826,0.0004512364,0.5628618,0.1304219,0.01684579,0.2064754,0.07709747],"study_design_scores_gemma":[0.0008593587,0.00003572215,0.006140997,0.0000216723,0.00002269411,0.000004407575,0.00002358296,0.9366295,0.01885599,0.0007837639,0.03620106,0.0004213013],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4255218,0.0001458559,0.5537041,0.00005642156,0.0008065433,0.0003337525,0.00001668464,0.0009488274,0.01846598],"genre_scores_gemma":[0.9893042,0.000006537259,0.009008825,0.00005881519,0.0001626659,0.00003794136,0.00003124235,0.00005515399,0.00133457],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5637825,"threshold_uncertainty_score":0.571321,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2019828391","doi":"10.1109/tvlsi.2003.816139","title":"Low-leakage asymmetric-cell SRAM","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":105,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Sense amplifier; Degradation (telecommunications); Computer science; Electronic engineering; Transistor; Electrical engineering; Engineering; Semiconductor memory; Computer hardware; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.006963472649608291,"gpt":0.1959009477767522,"spread":0.1889374751271439,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0006144618,0.0005535858,0.0005191425,0.0008273274,0.0003404069,0.0002505005,0.0003136488,0.0004077979,0.0002689043],"category_scores_gemma":[0.00001354535,0.00053171,0.0002805584,0.001368165,0.00004803497,0.0008449867,0.000001048141,0.000781063,0.001843007],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005098179,"about_ca_system_score_gemma":0.0000730124,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000398356,"about_ca_topic_score_gemma":0.0001003606,"domain_scores_codex":[0.9970357,0.0002138989,0.0008425274,0.0005220466,0.0006499615,0.0007358011],"domain_scores_gemma":[0.99854,0.000161757,0.0001083919,0.0007521544,0.0001838434,0.0002538336],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001082193,0.001911414,0.0001337078,0.0009977157,0.000378233,0.00005698477,0.002906579,0.8969299,0.06631158,0.001123649,0.01939228,0.009749786],"study_design_scores_gemma":[0.002075016,0.0003072796,0.00005359309,0.0003690975,0.0001157089,0.00006981706,0.001682589,0.2772976,0.6872496,0.00001895153,0.02959576,0.001165023],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06539812,0.0003610571,0.9040891,0.00001521796,0.008318684,0.0008251905,0.0001471032,0.001048131,0.01979742],"genre_scores_gemma":[0.9944505,0.0001373097,0.000628509,0.00005995234,0.0001556118,0.0002875428,0.00002312824,0.0001426971,0.004114748],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9290524,"threshold_uncertainty_score":0.9997134,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2143699720","doi":"10.1109/82.868458","title":"A fast parallel multiplier-accumulator using the modified Booth algorithm","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Datapath; Booth's multiplication algorithm; Computer science; Speedup; Multiplier (economics); Encoder; Accumulator (cryptography); Parallel computing; Algorithm; Computer hardware; 16-bit; Carry (investment); Adder","retraction":null,"screen_n_in":null,"score":{"opus":0.02234280248077349,"gpt":0.2208206817608095,"spread":0.198477879280036,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001298404,0.000308516,0.0003099759,0.0001207479,0.0008383917,0.0006817193,0.0001134258,0.0001282559,0.00001603036],"category_scores_gemma":[7.052412e-7,0.0002315994,0.00006537387,0.0002766925,0.0001176248,0.0008621595,0.000001242363,0.0002598012,0.000005963701],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005089686,"about_ca_system_score_gemma":0.00003493766,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003410774,"about_ca_topic_score_gemma":0.000002989493,"domain_scores_codex":[0.9986486,0.00002211106,0.000373601,0.0003169258,0.0002550962,0.0003836359],"domain_scores_gemma":[0.99955,0.0000505652,0.00004645179,0.0001464294,0.00004242751,0.0001641369],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008475056,0.00003978492,0.00001090325,0.0001168386,0.00005124677,0.000006373591,0.0006858694,0.4130332,0.0007900939,0.000008045392,0.000009274091,0.5852399],"study_design_scores_gemma":[0.0005545827,0.00008520085,0.00004175139,0.0002053322,0.00004508503,0.0001271093,0.0003024231,0.9975893,0.0002815091,0.00002407097,0.0003979636,0.0003456101],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1784838,0.001937216,0.8171289,0.000006732584,0.000142544,0.0002805887,0.00005590027,0.0002132286,0.001751091],"genre_scores_gemma":[0.9992462,0.000111559,0.00005879019,0.00002646691,0.0001021052,0.00002820618,0.000003171054,0.00004781468,0.0003756917],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8207624,"threshold_uncertainty_score":0.9444352,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2124021899","doi":"10.1145/968280.968287","title":"Active leakage power optimization for FPGAs","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Xilinx (Canada); University of Toronto","funders":"","keywords":"Field-programmable gate array; Leakage (economics); Leakage power; CMOS; Computer science; Electronic engineering; Digital electronics; Sequential logic; Logic gate; Embedded system; Electronic circuit; Logic synthesis; Electrical engineering; Engineering; Transistor; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.005663221138393075,"gpt":0.1909709541821616,"spread":0.1853077330437686,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004869988,0.0001168318,0.00009823059,0.00007188493,0.00004282054,0.00002439235,0.00008817261,0.00006829893,0.0003010676],"category_scores_gemma":[0.00001122393,0.0001086653,0.00004014382,0.0001283036,0.00001242272,0.0003345959,0.000008915494,0.0000628444,0.0001101041],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001235987,"about_ca_system_score_gemma":0.00001587048,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004318618,"about_ca_topic_score_gemma":0.000003891997,"domain_scores_codex":[0.9994644,0.000002753299,0.0001158254,0.0001181342,0.00008473889,0.000214128],"domain_scores_gemma":[0.9997374,0.00001895796,0.00001242762,0.0001458603,0.00003906648,0.00004625402],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000009160296,0.00001345818,0.000005091531,0.00001716474,0.00002107442,9.302274e-7,0.0002868692,0.9946892,0.001567045,0.001264538,0.00133968,0.0007858376],"study_design_scores_gemma":[0.003589008,0.0002538249,0.0004856697,0.00005968065,0.0000404337,0.00001063577,0.0002831131,0.5683001,0.4129253,0.0009534536,0.01224842,0.0008503635],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04643967,0.00003170235,0.9262905,0.00009023584,0.0004143842,0.0003503787,0.000006971436,0.0005912429,0.02578496],"genre_scores_gemma":[0.9412944,0.00001703595,0.05801329,0.00008332734,0.00005594203,0.00005381228,0.00001471907,0.00004801546,0.0004194277],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8948548,"threshold_uncertainty_score":0.443124,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1985055077","doi":"10.1145/344166.344562","title":"High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies","year":2000,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":101,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Computer science; Logic gate; Pass transistor logic; Electronic engineering; Computer architecture; Embedded system; Electrical engineering; Transistor; Engineering; Voltage; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.005091267279428261,"gpt":0.1947843209841096,"spread":0.1896930537046813,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001045936,0.0002645716,0.0002778111,0.0001421335,0.00009646578,0.00006544321,0.0002480293,0.0002040667,0.0003536104],"category_scores_gemma":[0.00001676631,0.0002168152,0.00004899344,0.0002202605,0.0001150211,0.0002671799,0.00003163944,0.0001524672,0.0001882659],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006847602,"about_ca_system_score_gemma":0.00000910542,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001210251,"about_ca_topic_score_gemma":0.00002568807,"domain_scores_codex":[0.998899,0.000007027553,0.00024725,0.0002798451,0.0001232725,0.0004435588],"domain_scores_gemma":[0.9994897,0.00007545309,0.0000183182,0.0003414202,0.00002651963,0.00004854293],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001473836,0.0001518421,0.0009851215,0.0007239609,0.0003197667,0.00003177911,0.0003852524,0.0425227,0.06779237,0.01611732,0.02145135,0.8493711],"study_design_scores_gemma":[0.005096687,0.0008036662,0.004535241,0.0001779378,0.0001545822,0.00009464154,0.001059778,0.8123554,0.1209425,0.01379266,0.03845452,0.002532417],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.970068,0.001216165,0.01516426,0.000563951,0.0002239335,0.0009100534,0.0000359231,0.00510756,0.006710147],"genre_scores_gemma":[0.9820102,0.0005975537,0.01504098,0.00005301163,0.00002859838,0.00007176756,0.00001339229,0.0000526497,0.002131879],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8468387,"threshold_uncertainty_score":0.8841467,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1496057122","doi":"10.1109/nanoarch.2015.7180603","title":"Transmission gate-based approximate adders for inexact computing","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":96,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Adder; Transmission gate; Reduction (mathematics); Computer science; Dissipation; CMOS; Electronic engineering; Logic gate; Power (physics); Low-power electronics; Transmission (telecommunications); Very-large-scale integration; Algorithm; Mathematics; Power consumption; Transistor; Electrical engineering; Voltage; Engineering; Embedded system; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02753207767356445,"gpt":0.23151150577084,"spread":0.2039794280972755,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002744012,0.0001773786,0.0001760098,0.0001004788,0.00004843143,0.00003810585,0.0001459008,0.00008068969,0.00004656821],"category_scores_gemma":[0.00001160611,0.0001508436,0.00005959492,0.0001640259,0.00001802217,0.0001613249,0.000007420447,0.00009586754,0.00004651406],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006642678,"about_ca_system_score_gemma":0.00004132578,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006821981,"about_ca_topic_score_gemma":0.000001017776,"domain_scores_codex":[0.999106,0.00001149153,0.0002158812,0.0001605826,0.0001592372,0.0003468147],"domain_scores_gemma":[0.9995294,0.00005698058,0.0000196554,0.0001724027,0.00005076444,0.0001708282],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006947562,0.00004255795,0.0001954806,0.0003582693,0.00003816695,0.000003502689,0.0006657379,0.938984,0.006130503,0.0002075053,0.02812768,0.02517711],"study_design_scores_gemma":[0.001367198,0.00007419363,0.00002731778,0.00003868707,0.00001138456,0.000001413008,0.00006702096,0.9489211,0.03450304,0.00005950597,0.01470064,0.0002285046],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03924568,0.0001115962,0.9521871,0.00008900536,0.0003339298,0.0004025154,0.00000366864,0.001013694,0.006612769],"genre_scores_gemma":[0.954396,0.000003341083,0.04520542,0.00009889498,0.00008212496,0.00001918119,0.00002465111,0.00005950374,0.0001108748],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9151503,"threshold_uncertainty_score":0.6151224,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109258578","doi":"10.1145/775832.775861","title":"A static pattern-independent technique for power grid voltage integrity verification","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":96,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Grid; Voltage drop; Static analysis; Power integrity; Power (physics); Voltage; Power grid; Dynamic demand; Reliability engineering; Electrical engineering; Signal integrity; Engineering; Printed circuit board","retraction":null,"screen_n_in":null,"score":{"opus":0.01259757578002426,"gpt":0.2269818749137835,"spread":0.2143842991337592,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003786699,0.000189175,0.0001648839,0.0001124657,0.00004774611,0.00004214124,0.0001595266,0.000123988,0.0003908954],"category_scores_gemma":[0.00004404196,0.0001720561,0.00005912321,0.0001464984,0.00001736107,0.0002339478,0.0000092618,0.000232193,0.0001355283],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001661554,"about_ca_system_score_gemma":0.0000301555,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001461218,"about_ca_topic_score_gemma":0.00001234051,"domain_scores_codex":[0.9990225,0.0000201088,0.0002695221,0.0002117058,0.0001694086,0.0003067653],"domain_scores_gemma":[0.999423,0.00005309859,0.00003044215,0.0003563476,0.00006319257,0.00007390513],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00006670757,0.0005677282,0.007766681,0.00142577,0.0003416977,0.00003171622,0.002320667,0.004307637,0.7803379,0.03011533,0.1538305,0.01888765],"study_design_scores_gemma":[0.0009491542,0.0002089337,0.002487545,0.00006254225,0.00003061542,0.00002303276,0.0002444531,0.01411879,0.9132461,0.00140306,0.06649812,0.0007276706],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02203343,0.00002862247,0.9700249,0.00003474465,0.0006353487,0.0009697932,0.00002447728,0.0004691142,0.005779517],"genre_scores_gemma":[0.984207,0.00001946109,0.01473071,0.0001094183,0.00003263879,0.0005585144,0.00002008302,0.00005353419,0.000268676],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9621735,"threshold_uncertainty_score":0.7016243,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2128473621","doi":"10.1109/fpl.2006.311199","title":"Activity Estimation for Field-Programmable Gate Arrays","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":86,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Context (archaeology); Power (physics); Estimation; Field (mathematics); Gate array; Embedded system; Reliability engineering; Computer engineering; Engineering; Mathematics; Systems engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.006045024678329392,"gpt":0.2046165053173128,"spread":0.1985714806389834,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008785429,0.0001099545,0.0001032552,0.00004942484,0.0000537289,0.00004678674,0.00007461577,0.00006724306,0.00006871889],"category_scores_gemma":[0.000008873415,0.0001030464,0.00004203317,0.0001091843,0.000007310283,0.0003001231,0.000006885428,0.00006399687,0.00007970702],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004195251,"about_ca_system_score_gemma":0.000007562608,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007103545,"about_ca_topic_score_gemma":0.00004115556,"domain_scores_codex":[0.9994424,0.000003925099,0.0001114682,0.0001107073,0.00008186681,0.000249611],"domain_scores_gemma":[0.999721,0.00005373317,0.00001541987,0.0001589876,0.00002204934,0.00002880545],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004040602,0.00007995302,0.0005050913,0.0002919101,0.00004202066,0.000002502234,0.00007653463,0.7601732,0.04719723,0.003549812,0.05067006,0.1373713],"study_design_scores_gemma":[0.0002770571,0.00004647946,0.0003586896,0.000006977394,0.000008388762,0.000001237705,0.000003093294,0.7596855,0.2321635,0.0009796475,0.006322209,0.0001471749],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.190563,0.00002186263,0.794108,0.00007465252,0.0002742416,0.000290123,0.000002142601,0.0006592132,0.01400669],"genre_scores_gemma":[0.9501863,0.000003787117,0.04846212,0.00002199219,0.00009994013,0.00009228204,0.0000104599,0.00002486785,0.001098318],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7596232,"threshold_uncertainty_score":0.4202112,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109220580","doi":"10.1145/566408.566422","title":"Low-leakage asymmetric-cell SRAM","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":81,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Computer science; Sense amplifier; Electronic engineering; Degradation (telecommunications); Transistor; Electrical engineering; Computer hardware; Engineering; Semiconductor memory; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.007489155295462705,"gpt":0.1622023453878472,"spread":0.1547131900923845,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00008466776,0.0001928544,0.0001637866,0.0002400941,0.0000452988,0.00005225966,0.0002368235,0.0001024878,0.002571974],"category_scores_gemma":[0.00001109546,0.000176762,0.00006130736,0.0006382555,0.00001818876,0.0002718104,0.00002692987,0.0001904396,0.009305826],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007005932,"about_ca_system_score_gemma":0.000003040215,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000005720318,"about_ca_topic_score_gemma":0.000002074945,"domain_scores_codex":[0.9989828,0.000009493049,0.0002098712,0.0001762559,0.0002127023,0.0004088397],"domain_scores_gemma":[0.9994362,0.00004637896,0.00001528642,0.000362112,0.00002188989,0.0001181266],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00000639711,0.0004695406,0.001690993,0.0004761953,0.0001125911,0.0001264642,0.0009685104,0.04164525,0.02716586,0.001429233,0.8332763,0.09263271],"study_design_scores_gemma":[0.001248931,0.0001297021,0.00101621,0.00002753085,0.00002575792,0.00001594191,0.00006417321,0.5408652,0.3163501,0.00004484468,0.1392854,0.0009261275],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"other","genre_gemma":"empirical","genre_scores_codex":[0.1484356,0.0008163509,0.01602376,0.00005547685,0.0009639748,0.0002143755,0.000003678895,0.001729301,0.8317575],"genre_scores_gemma":[0.9852706,0.0001639262,0.002387579,0.0001333812,0.0001366297,0.00001311587,0.000002314954,0.00006022687,0.01183226],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.836835,"threshold_uncertainty_score":0.9983398,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4247881338","doi":"10.1109/dac.2002.1012673","title":"Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique","year":2002,"lang":"en","type":"article","venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":80,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Subthreshold conduction; Leakage (economics); Very-large-scale integration; Computer science; Dynamic demand; Transistor; Cluster analysis; Standby power; Electronic engineering; Electronic circuit; Dissipation; Low-power electronics; Reduction (mathematics); Logic gate; Embedded system; Power (physics); Engineering; Electrical engineering; Voltage; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.03265597306133072,"gpt":0.2450234269764222,"spread":0.2123674539150915,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008822499,0.0006780094,0.0005699033,0.001033387,0.0002678552,0.0004595908,0.000408609,0.0004484116,0.0002536585],"category_scores_gemma":[0.00009995043,0.0007710282,0.00005879711,0.001154033,0.0001528457,0.001782201,0.0000533999,0.000477873,0.0002119362],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007966422,"about_ca_system_score_gemma":0.00006864708,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002164546,"about_ca_topic_score_gemma":0.000003582161,"domain_scores_codex":[0.9967023,0.00007084108,0.0009478721,0.0008246776,0.0005333463,0.0009209686],"domain_scores_gemma":[0.9986127,0.00004693048,0.0002838987,0.0003198623,0.0004667048,0.0002699029],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001202149,0.0001267796,0.00006413671,0.0003873738,0.00002843815,0.00001138293,0.003403399,0.1439347,0.8492364,0.00004360372,0.0004759671,0.002275729],"study_design_scores_gemma":[0.0006953528,0.0001586012,0.0008227354,0.0005388079,0.00003399069,0.0002309859,0.000233295,0.9582103,0.03817962,0.0000291753,0.0000263245,0.00084084],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7561074,0.00007456077,0.2362405,0.00003269013,0.0007030245,0.001740786,0.000009029071,0.004029237,0.001062736],"genre_scores_gemma":[0.9613323,0.0001396102,0.03785653,0.00002404889,0.00006204971,0.0003018513,0.000009251536,0.0001565857,0.0001177606],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8142755,"threshold_uncertainty_score":0.999474,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2030765577","doi":"10.1109/fpl.2013.6645511","title":"Should FPGAS abandon the pass-gate?","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":76,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Transmission gate; Field-programmable gate array; Logic block; Logic gate; Transistor; Boosting (machine learning); Gate equivalent; Computer science; Gate array; Power–delay product; Electronic engineering; Programmable logic array; Pass transistor logic; Electrical engineering; Engineering; Embedded system; Voltage; Gate oxide","retraction":null,"screen_n_in":null,"score":{"opus":0.01175137580219362,"gpt":0.1804422151234459,"spread":0.1686908393212523,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0001047776,0.0001467182,0.0001113548,0.0000433078,0.00006382972,0.00008819335,0.0002482132,0.00007071206,0.001931703],"category_scores_gemma":[0.000007336316,0.00008572848,0.00004482491,0.0001504073,0.00003029539,0.0003073697,0.00002824243,0.0001806914,0.004093482],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003246499,"about_ca_system_score_gemma":0.000006675698,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00009678912,"about_ca_topic_score_gemma":0.00001783883,"domain_scores_codex":[0.9992472,0.00001154343,0.0001568126,0.0001117658,0.0001648265,0.000307869],"domain_scores_gemma":[0.9995003,0.00005147203,0.00001133495,0.0003474193,0.00002753084,0.00006190136],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000007094463,0.00005031833,0.004565731,0.000100067,0.0001961778,0.000009447993,0.001490644,0.07104144,0.02873266,0.004589866,0.8559005,0.03331602],"study_design_scores_gemma":[0.001443879,0.0001189613,0.05382741,0.0000494783,0.00005674088,0.0000340119,0.0003406378,0.5263038,0.1136997,0.001507532,0.30139,0.001227909],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8195925,0.0003284274,0.007792663,0.001499903,0.001072081,0.0005680223,0.000001760316,0.001356584,0.167788],"genre_scores_gemma":[0.9957345,0.00006266668,0.0004557263,0.0003314341,0.0001483988,0.00007964679,0.000002000513,0.00003799482,0.003147593],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5545106,"threshold_uncertainty_score":0.9989806,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2010482300","doi":"10.1109/82.996053","title":"The design of hybrid carry-lookahead/carry-select adders","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":73,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Carry (investment); Computer science; Carry-save adder; Path (computing); Arithmetic; Serial binary adder; Generator (circuit theory); Critical path method; Computer hardware; Parallel computing; Power (physics); Mathematics; Engineering; Telecommunications; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.02000230068465069,"gpt":0.1896240523187556,"spread":0.169621751634105,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002189461,0.0002760284,0.0003272658,0.000154316,0.0007087038,0.0004149909,0.0001276646,0.00007763653,0.000009302241],"category_scores_gemma":[0.000003722156,0.0002087918,0.00006570222,0.0002813399,0.0001665044,0.0006373266,0.000001502493,0.0002389542,0.000005012756],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004062669,"about_ca_system_score_gemma":0.00002738737,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001194648,"about_ca_topic_score_gemma":0.000002442144,"domain_scores_codex":[0.9985864,0.00003742399,0.0004354058,0.0002696786,0.0002875509,0.0003835654],"domain_scores_gemma":[0.9993786,0.0001725545,0.00007649325,0.00014363,0.00008294165,0.0001458025],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002303903,0.0001026033,0.00006304302,0.0006613692,0.0002241788,0.00002027817,0.00133143,0.2273784,0.00568136,0.00004506546,0.0005466168,0.7639226],"study_design_scores_gemma":[0.0007560871,0.0005165388,0.00002625275,0.0004798479,0.00009980882,0.0002705748,0.0005948435,0.9882156,0.00728893,0.00008680909,0.001084778,0.0005799095],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0547294,0.01021166,0.9310845,0.00001872561,0.0002934048,0.0003861896,0.00004552949,0.0002163686,0.003014186],"genre_scores_gemma":[0.9990907,0.0004307565,0.000009989685,0.00001162985,0.00005619439,0.00003112783,0.000001418247,0.00004114714,0.0003270405],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9443613,"threshold_uncertainty_score":0.8514282,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2155583994","doi":"10.1109/tcsi.2009.2016633","title":"Statistical Design of the 6T SRAM Bit Cell","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":70,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Leakage (economics); Transistor; Sizing; Threshold voltage; Computer science; Electronic engineering; Voltage; Memory cell; 4-bit; Yield (engineering); Bit (key); Circuit design; Electrical engineering; Computer hardware; Embedded system; Engineering; Materials science","retraction":null,"screen_n_in":null,"score":{"opus":0.01124284517131865,"gpt":0.1861077284019827,"spread":0.174864883230664,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002166136,0.0002063295,0.0002689065,0.00009911282,0.0001450931,0.00004406743,0.0001633244,0.0001711752,0.00002851126],"category_scores_gemma":[0.000003111275,0.0001544284,0.00007124797,0.0002321815,0.00007879929,0.00009219946,4.036511e-7,0.0002726792,0.00001477193],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006092925,"about_ca_system_score_gemma":0.000037196,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001041737,"about_ca_topic_score_gemma":0.000001609054,"domain_scores_codex":[0.9988075,0.00009487347,0.0003272272,0.0002028742,0.0002979155,0.0002696195],"domain_scores_gemma":[0.9993413,0.0000988308,0.00004296216,0.0003613917,0.00003156743,0.000123957],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001096118,0.00009224671,0.00001285622,0.0002373334,0.00008076725,0.00000766036,0.0006000574,0.8202816,0.1558177,0.0004547022,0.0008815696,0.02152253],"study_design_scores_gemma":[0.004681092,0.001850269,0.004591988,0.001162151,0.0006608398,0.0003200319,0.001397646,0.6357052,0.333991,0.0002350766,0.01303139,0.002373358],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03791776,0.0005803637,0.9552376,0.00005408086,0.001411295,0.000739048,0.00005914371,0.0002082305,0.003792439],"genre_scores_gemma":[0.9991753,0.00008828413,0.000139723,0.0000405139,0.00003373086,0.00002212892,7.659053e-7,0.00003008093,0.0004694446],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9612576,"threshold_uncertainty_score":0.6297407,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1974233803","doi":"10.1145/1344671.1344695","title":"Area and delay trade-offs in the circuit and architecture design of FPGAs","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":68,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Architecture; Computer science; Computer architecture; Circuit design; Integrated circuit design; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.02292303065116857,"gpt":0.183917017852156,"spread":0.1609939872009874,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001708111,0.0001272559,0.0001521707,0.0001003233,0.00003656641,0.00001060441,0.0001131811,0.00006444256,0.00001897689],"category_scores_gemma":[0.000007909871,0.00008472415,0.00001558667,0.00017314,0.00008097276,0.00008160524,0.00001020338,0.0001646685,0.000001958126],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001127146,"about_ca_system_score_gemma":0.00001082027,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001241087,"about_ca_topic_score_gemma":0.00001160103,"domain_scores_codex":[0.9993902,0.00003304515,0.0001588669,0.0001155194,0.0001214192,0.0001809796],"domain_scores_gemma":[0.9996468,0.0001351179,0.00001354496,0.0001634093,0.000004868156,0.00003629181],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001424747,0.0002852122,0.05528582,0.0008591461,0.0003261595,0.0005808869,0.1035131,0.6148998,0.1078959,0.003379087,0.01771425,0.09511816],"study_design_scores_gemma":[0.008402004,0.001419881,0.4124291,0.0004013494,0.0001774583,0.0058187,0.002116224,0.4529445,0.09495044,0.00604888,0.01233117,0.002960238],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8867192,0.0009516877,0.1087662,0.00009661334,0.00004547704,0.0002894468,0.000002410563,0.0000863513,0.003042665],"genre_scores_gemma":[0.9973304,0.000308475,0.002211086,0.00007250353,0.0000182883,0.00001206871,8.480207e-7,0.0000168561,0.00002949783],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.3571433,"threshold_uncertainty_score":0.345495,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2903735800","doi":"10.1109/fpl.2018.00014","title":"Embracing Diversity: Enhanced DSP Blocks for Low-Precision Deep Learning on FPGAs","year":2018,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":67,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Digital signal processing; Computer science; Field-programmable gate array; Convolutional neural network; Floating point; Embedded system; Block (permutation group theory); Parallel computing; Overhead (engineering); Computer hardware; Algorithm; Artificial intelligence; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.00865661826823669,"gpt":0.2133980077770524,"spread":0.2047413895088157,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002487335,0.0002340988,0.0002242881,0.0001925517,0.0004651083,0.00005851519,0.0002703803,0.0001385838,0.0003782346],"category_scores_gemma":[0.00008038941,0.0002206325,0.0000862654,0.0002285111,0.00003961899,0.0002981342,0.000151683,0.0002277265,0.0006464132],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001254214,"about_ca_system_score_gemma":0.000008867138,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000008311185,"about_ca_topic_score_gemma":0.00001976099,"domain_scores_codex":[0.9987209,0.00001707041,0.0002210893,0.0003078195,0.0002608855,0.0004722169],"domain_scores_gemma":[0.9992943,0.0001770137,0.00003791279,0.0002885305,0.00009601045,0.0001061806],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000737134,0.0001554585,0.0007557238,0.0003537301,0.0003267369,0.00001510407,0.009857676,0.3772759,0.3039591,0.0009625629,0.01344466,0.2921562],"study_design_scores_gemma":[0.001188459,0.0005943624,0.0004883818,0.0001548773,0.00003362309,0.000002602159,0.0002281592,0.3456718,0.6451678,0.0003868387,0.005524775,0.0005582636],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6697422,0.00003609517,0.2802964,0.00001937971,0.0011472,0.0003136336,0.000001443224,0.0008070823,0.04763655],"genre_scores_gemma":[0.9930996,0.00001844922,0.003913493,0.00009281853,0.0004737155,0.00001849529,0.000006325142,0.00005589519,0.002321205],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.3412087,"threshold_uncertainty_score":0.8997131,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118477157","doi":"10.1109/82.877142","title":"An analytical model for current, delay, and power analysis of submicron CMOS logic circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":65,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University; University of Toronto","funders":"","keywords":"CMOS; Waveform; Inverter; Voltage; Electronic engineering; MOSFET; Propagation delay; Transistor; Spice; Electrical engineering; Power (physics); Semiconductor device modeling; Computer science; Engineering; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.02758765890880307,"gpt":0.2522416937849775,"spread":0.2246540348761744,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001892904,0.0003044356,0.0005661068,0.0004366071,0.0003273161,0.0003390193,0.00009758191,0.0001475904,0.00001436063],"category_scores_gemma":[0.000001604972,0.0002740818,0.0001115256,0.0005463636,0.0001327157,0.0009282323,0.000001224587,0.0001799868,8.638107e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000374257,"about_ca_system_score_gemma":0.00004029933,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001099923,"about_ca_topic_score_gemma":0.000009298208,"domain_scores_codex":[0.9984621,0.00001862394,0.0005105974,0.0004290205,0.0002186337,0.0003609859],"domain_scores_gemma":[0.999385,0.00006245096,0.00006650196,0.0001519933,0.0000981228,0.0002359255],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002808563,0.0001940047,0.0003391617,0.000554629,0.0004152421,0.000003305313,0.001041357,0.4829154,0.001762098,0.0001075581,0.00001369273,0.5126255],"study_design_scores_gemma":[0.0004656204,0.0002475947,0.0002221263,0.0001304102,0.0005114851,0.00002718407,0.0001047629,0.9976465,0.0001527825,0.00008777083,0.00006123882,0.0003425574],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4324106,0.001664032,0.5650014,0.000003078614,0.00004342317,0.0001912451,0.0001770248,0.00007990375,0.0004292436],"genre_scores_gemma":[0.9995856,0.0001869971,0.00001531511,0.00001310801,0.00002522834,0.00002696192,0.00001883089,0.00003441104,0.00009359778],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.567175,"threshold_uncertainty_score":0.9999712,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2921538540","doi":"10.1109/isscc.2019.8662322","title":"6.2 A 60Gb/s PAM-4 ADC-DSP Transceiver in 7nm CMOS with SNR-Based Adaptive Power Scaling Achieving 6.9pJ/b at 32dB Loss","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":64,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"SerDes; CMOS; Transceiver; Computer science; Digital signal processing; Context (archaeology); Electronic engineering; Embedded system; Computer hardware; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.003580396120469251,"gpt":0.1565215547021626,"spread":0.1529411585816934,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0003060734,0.0005209434,0.0005265604,0.0003463725,0.00008163761,0.00006185202,0.0003614266,0.0002239311,0.001445828],"category_scores_gemma":[0.000007859167,0.0004364106,0.0001267622,0.0006250535,0.00008071229,0.0005828657,0.00003251212,0.0005019374,0.0010121],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004498373,"about_ca_system_score_gemma":0.00007169993,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007544063,"about_ca_topic_score_gemma":0.0001804738,"domain_scores_codex":[0.9975778,0.00005392012,0.0004578543,0.0005530962,0.000493896,0.0008634751],"domain_scores_gemma":[0.9989745,0.0001454222,0.00005650412,0.0005789164,0.00006586804,0.000178774],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.001290402,0.0002998663,0.1207579,0.000557722,0.0003618019,0.000309077,0.006422774,0.8083038,0.05721669,0.0006408361,0.001182527,0.002656622],"study_design_scores_gemma":[0.01817336,0.001726298,0.1000447,0.002418742,0.0001990213,0.00009581452,0.001709158,0.7107642,0.1499077,0.00004047827,0.01003501,0.004885557],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9672911,0.0002093531,0.01478675,0.00008219636,0.0003417594,0.0007837017,0.00001368671,0.0006148062,0.01587669],"genre_scores_gemma":[0.9950446,0.00001620075,0.003452567,0.0001964419,0.00004940405,0.00005079785,0.00001252558,0.0001553618,0.001022126],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.09753954,"threshold_uncertainty_score":0.9998088,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2897792138","doi":"10.1109/access.2018.2875376","title":"Impact of Approximate Multipliers on VGG Deep Learning Network","year":2018,"lang":"en","type":"article","venue":"IEEE Access","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":63,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University","funders":"","keywords":"Computer science; Multiplication (music); Approximation error; Set (abstract data type); Algorithm; Mathematical optimization; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.0158784648859035,"gpt":0.28145551504655,"spread":0.2655770501606465,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001774357,0.0002104647,0.0002409811,0.0001204664,0.00009419829,0.00006482113,0.0004309741,0.0001014118,0.0001254799],"category_scores_gemma":[0.00001957715,0.0001828887,0.00009099657,0.0004123447,0.00007409431,0.0004044256,0.00003599016,0.0002471312,0.000159456],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001018682,"about_ca_system_score_gemma":0.0000146415,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003160516,"about_ca_topic_score_gemma":0.000008252349,"domain_scores_codex":[0.99889,0.00002537069,0.0002403882,0.0001884215,0.0001877076,0.0004680682],"domain_scores_gemma":[0.9994003,0.00006555104,0.00006930502,0.0003154388,0.00005900319,0.00009046651],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005958718,0.00002423019,0.03372946,0.00005821358,0.0001178069,0.000004134125,0.0004692796,0.9474179,0.004787981,0.00001758769,0.00266781,0.01064601],"study_design_scores_gemma":[0.0009889206,0.0005150895,0.07308641,0.0001496856,0.00003502438,0.000005152352,0.00002184877,0.8756805,0.04803152,0.0001186169,0.0007875641,0.0005796512],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9719948,0.00007610005,0.02043793,0.000002601438,0.00102591,0.0001765854,0.000002190241,0.0003641356,0.005919735],"genre_scores_gemma":[0.998597,0.00004131174,0.0006196517,0.00001615856,0.0005955921,0.00001583481,0.000003734626,0.00006662776,0.00004413514],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.07173739,"threshold_uncertainty_score":0.7457986,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2946711010","doi":"10.23919/date.2019.8714868","title":"A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":60,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Logarithm; Multiplier (economics); Adder; Operand; Computer science; Latency (audio); Arithmetic; Power consumption; Approximation algorithm; Algorithm; Mathematics; Power (physics); Computer hardware","retraction":null,"screen_n_in":null,"score":{"opus":0.003877765571305094,"gpt":0.177787315262998,"spread":0.1739095496916929,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00009507052,0.0002332487,0.0002041108,0.0001132059,0.00003627934,0.00005672918,0.0002252675,0.00008345245,0.0006515304],"category_scores_gemma":[0.000009992471,0.0001714095,0.00004404928,0.0002252449,0.00002463305,0.0001990831,0.00003939207,0.0002033919,0.002097844],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009913418,"about_ca_system_score_gemma":0.00003137845,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000210982,"about_ca_topic_score_gemma":0.000009142534,"domain_scores_codex":[0.998931,0.000007720135,0.0001895469,0.00025799,0.0001901113,0.0004236609],"domain_scores_gemma":[0.9992957,0.00005752311,0.00002596132,0.0004772802,0.00004848792,0.00009503517],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001433664,0.000188058,0.008166303,0.0003479129,0.0002763733,0.00002847431,0.001372875,0.7941533,0.1772618,0.0006102242,0.005218931,0.01223235],"study_design_scores_gemma":[0.001443259,0.0001156639,0.003587188,0.00003362567,0.00001433915,0.00001359247,0.00006950808,0.9468582,0.03828939,0.000003160194,0.009151284,0.0004207985],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9466025,0.00006734944,0.03185217,0.00003703564,0.0005672152,0.0007620898,0.000005357645,0.0009742904,0.01913195],"genre_scores_gemma":[0.9916416,0.000008850495,0.005731926,0.00007822829,0.00005220837,0.00004684008,0.00000610456,0.00006747476,0.002366768],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1527049,"threshold_uncertainty_score":0.9986792,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1968010872","doi":"10.1145/1785481.1785497","title":"Stochastic computational models for accurate reliability evaluation of logic circuits","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":58,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Computational complexity theory; Reliability (semiconductor); Scalability; Binary decision diagram; Very-large-scale integration; Electronic circuit; Computation; Logic gate; Representation (politics); Algorithm; CMOS; Theoretical computer science; Computer engineering; Electronic engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.04956376103806719,"gpt":0.2860966214776291,"spread":0.2365328604395619,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008611265,0.0001062693,0.0001360513,0.00007089314,0.00003342258,0.00001301579,0.0001176188,0.00007959475,0.0001384478],"category_scores_gemma":[0.0001234429,0.00009667013,0.00004334699,0.0001176761,0.00003413585,0.0002957452,0.00001024663,0.0001077941,0.00001911302],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004940183,"about_ca_system_score_gemma":0.00006950366,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003387709,"about_ca_topic_score_gemma":0.000006611693,"domain_scores_codex":[0.9990819,0.00001641936,0.0002650028,0.0001469233,0.0003330398,0.0001566842],"domain_scores_gemma":[0.9990907,0.0001810013,0.00003932821,0.000198186,0.0004495927,0.00004123617],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000003213675,0.00001893473,0.00001428914,0.00004275575,0.00001095612,2.23859e-8,0.0000895669,0.9885728,0.003560176,0.004778049,0.0002159052,0.002693379],"study_design_scores_gemma":[0.0005178614,0.00002723034,0.0009382071,0.000005615221,0.00002854898,0.000001083968,0.000008374824,0.9371256,0.001361281,0.05987173,0.000007159334,0.0001073061],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3379997,0.00001216485,0.65969,0.00002004413,0.0003653521,0.0004807743,0.00001346979,0.0001150145,0.001303409],"genre_scores_gemma":[0.9887067,5.450292e-7,0.01107187,0.00001497193,0.00004491914,0.00009771231,0.00002789897,0.00001795798,0.00001743617],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.6507069,"threshold_uncertainty_score":0.3942094,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2112969627","doi":"10.1109/newcas.2007.4487969","title":"Performance of Parallel Prefix Adders implemented with FPGA technology","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":57,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Computer science; Prefix; Parallel computing; Field-programmable gate array; Very-large-scale integration; Carry-save adder; Serial binary adder; Electronic circuit; Arithmetic; Computer hardware; Mathematics; Embedded system; Engineering; Telecommunications; Electrical engineering; Latency (audio)","retraction":null,"screen_n_in":null,"score":{"opus":0.005431241179115118,"gpt":0.197659120596376,"spread":0.1922278794172609,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001862839,0.0001806308,0.0001998116,0.0003304498,0.00003682654,0.000005845966,0.0002249969,0.000104562,0.0002383205],"category_scores_gemma":[0.00000368348,0.0001427267,0.00002428174,0.0005907871,0.00008467513,0.0001966128,0.00002950842,0.0001574467,0.00005466896],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000488308,"about_ca_system_score_gemma":0.00002046276,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000008961885,"about_ca_topic_score_gemma":0.00005043418,"domain_scores_codex":[0.9988862,0.000003212503,0.0003070115,0.0001539829,0.0001851895,0.0004644633],"domain_scores_gemma":[0.9994899,0.00001986842,0.00004166994,0.0003340959,0.00005777125,0.00005670083],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001054069,0.0004116575,0.519124,0.001688447,0.001743215,0.00008370518,0.002001009,0.1461562,0.1437743,0.006428218,0.02610662,0.1514285],"study_design_scores_gemma":[0.004004205,0.001662632,0.03842155,0.000166992,0.00009348153,0.00008161456,0.001110299,0.06972087,0.863955,0.00005227432,0.01960422,0.001126827],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9564824,0.00008500794,0.02377632,0.00003669367,0.00009684827,0.0002485706,0.000002622468,0.0006567605,0.01861479],"genre_scores_gemma":[0.9848496,0.00006741386,0.01471937,0.00002103509,0.00002078185,0.00001882009,0.000005497437,0.0000380996,0.0002593551],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7201807,"threshold_uncertainty_score":0.5820224,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2980172915","doi":"10.1109/access.2019.2946513","title":"Input-Conscious Approximate Multiply-Accumulate (MAC) Unit for Energy-Efficiency","year":2019,"lang":"en","type":"article","venue":"IEEE Access","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":54,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Operand; Computer science; Energy consumption; Multiplication (music); Efficient energy use; Digital signal processing; Overhead (engineering); Block (permutation group theory); Computer hardware; Field-programmable gate array; Embedded system; Parallel computing; Mathematics; Electrical engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02440673003919295,"gpt":0.2672710706981587,"spread":0.2428643406589658,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002123551,0.0003393984,0.000346707,0.0002550469,0.0001073038,0.000210482,0.0009397097,0.0001643291,0.00009977118],"category_scores_gemma":[0.00001651933,0.0003256158,0.0001043102,0.0004883604,0.00004466095,0.000869441,0.00007660149,0.0001745813,0.0002328519],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000767703,"about_ca_system_score_gemma":0.0000413705,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004969696,"about_ca_topic_score_gemma":0.00001852349,"domain_scores_codex":[0.9982855,0.0000208894,0.0003822666,0.0003890929,0.000243936,0.0006782603],"domain_scores_gemma":[0.9989416,0.0001295369,0.00007243834,0.0006315105,0.00009708153,0.0001278294],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000142944,0.0002134814,0.01256505,0.001071356,0.0002443198,0.00002645138,0.0009554743,0.8716568,0.07980876,0.001306165,0.007908426,0.02410075],"study_design_scores_gemma":[0.00184044,0.00008469378,0.0007900233,0.00006911091,0.00003188506,0.000008949546,0.00001998042,0.8493993,0.1288135,0.0003217833,0.01789043,0.0007298555],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8687404,0.0002286953,0.1223465,0.00002745743,0.003274924,0.0007383268,0.00003760005,0.000905117,0.003700946],"genre_scores_gemma":[0.9976434,0.00005937594,0.0009781213,0.0001602918,0.0002039233,0.0001647492,0.00002136164,0.0001222984,0.0006465343],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1289029,"threshold_uncertainty_score":0.9999196,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1589135268","doi":"10.1109/mwscas.1996.593165","title":"An algorithm for multiplication modulo (2⋀N-1)","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Modulo; Multiplier (economics); Binary tree; Arithmetic; Multiplication algorithm; Computer science; Binary number; Algorithm; Multiplication (music); Tree (set theory); Mathematics; Parallel computing; Discrete mathematics; Combinatorics","retraction":null,"screen_n_in":null,"score":{"opus":0.01405893602722939,"gpt":0.2127371701820024,"spread":0.198678234154773,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005817482,0.0001024352,0.00008312977,0.00006043911,0.00004432414,0.00002650769,0.0001287229,0.0000602839,0.0002352389],"category_scores_gemma":[0.000003289541,0.00009740958,0.00002864058,0.000101207,0.000009538115,0.0003195045,0.000004542888,0.00004815939,0.0002818794],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003953729,"about_ca_system_score_gemma":0.000001417363,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004832282,"about_ca_topic_score_gemma":0.00000263708,"domain_scores_codex":[0.9994543,0.000004031803,0.0001256684,0.0001378061,0.00007739371,0.0002007817],"domain_scores_gemma":[0.9995952,0.00001885107,0.000009939012,0.0002787433,0.00003169781,0.00006560526],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001325311,0.0000717207,0.0000719961,0.00003120571,0.00002405184,5.697724e-7,0.0003633841,0.01961982,0.01864986,0.0003471763,0.0262886,0.9345303],"study_design_scores_gemma":[0.0002958496,0.00004172424,0.0002317967,0.000002393486,0.000004690275,0.000001540507,0.00001330594,0.9628139,0.02077418,0.00005070652,0.0156248,0.0001451678],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01650888,0.0001015988,0.9777909,0.0000484429,0.0002604879,0.0003422621,0.00001081622,0.0009421549,0.003994437],"genre_scores_gemma":[0.7894851,0.0000476281,0.2090486,0.00007879132,0.0001973774,0.0001557084,0.00001953146,0.00004863398,0.0009186823],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.943194,"threshold_uncertainty_score":0.3972248,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2041557219","doi":"10.1109/fpt.2010.5681533","title":"An FPGA architecture supporting dynamically controlled power gating","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Power gating; Field-programmable gate array; Computer science; Embedded system; Leakage (economics); Clock gating; Dynamic demand; Gating; Power (physics); Routing (electronic design automation); Electronic engineering; Voltage; Engineering; Electrical engineering; Transistor; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.002134735716944949,"gpt":0.2083374934892087,"spread":0.2062027577722637,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000383229,0.0002705598,0.0003568052,0.0001347162,0.0000971127,0.000111834,0.0003272971,0.0001746645,0.001345206],"category_scores_gemma":[0.0001001152,0.0002182083,0.0001007033,0.0001701903,0.00004421269,0.0002744133,0.00002610745,0.0007059979,0.0001438008],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002698394,"about_ca_system_score_gemma":0.00002932582,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009236754,"about_ca_topic_score_gemma":0.00008242235,"domain_scores_codex":[0.9984332,0.00002404757,0.0004630682,0.0002573068,0.0002449377,0.0005774244],"domain_scores_gemma":[0.9991032,0.0001075791,0.000061288,0.0004696644,0.00005604633,0.0002022517],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000632737,0.00005918982,0.002507243,0.00004107452,0.00009223007,0.000028578,0.0010655,0.02799193,0.9494316,0.001285832,0.0005842265,0.01684935],"study_design_scores_gemma":[0.006253005,0.0002689373,0.00788448,0.000038491,0.00005310918,0.00008963874,0.0003187145,0.9242453,0.05602056,0.000744449,0.002783701,0.001299602],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9347339,0.00001263712,0.03223057,0.000113087,0.0007764664,0.0003603596,0.000003728243,0.001291353,0.03047786],"genre_scores_gemma":[0.9782941,9.999777e-7,0.0210643,0.0001720364,0.000143298,0.00003230205,0.000009400703,0.00008133768,0.0002022556],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8962534,"threshold_uncertainty_score":0.9995677,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2120872844","doi":"10.1109/tvlsi.2002.808429","title":"A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Low voltage; Low-power electronics; FLOPS; Dissipation; Dual (grammatical number); Power (physics); Power–delay product; Electronic engineering; Voltage; Energy consumption; Enhanced Data Rates for GSM Evolution; Figure of merit; Electrical engineering; Computer science; Power consumption; Engineering; Telecommunications; Physics; Parallel computing; Transistor","retraction":null,"screen_n_in":null,"score":{"opus":0.01391084861325538,"gpt":0.2242007784440364,"spread":0.210289929830781,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0004439456,0.0006294403,0.001275219,0.001607001,0.0002757802,0.0001540865,0.0003350324,0.0003922099,0.001144392],"category_scores_gemma":[0.000008582588,0.0005932394,0.0006165264,0.002984575,0.0001195185,0.000868054,0.000002556691,0.000657349,0.0006641421],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004382292,"about_ca_system_score_gemma":0.00003630939,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006769998,"about_ca_topic_score_gemma":0.0003799632,"domain_scores_codex":[0.9964124,0.0001979855,0.001344037,0.0005959389,0.0007985174,0.0006511512],"domain_scores_gemma":[0.9980041,0.0002310843,0.0002417938,0.0009066898,0.0003814953,0.0002347796],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001560641,0.001428021,0.0001271877,0.0003961645,0.003902654,0.0000282559,0.01364814,0.8956366,0.07647932,0.000201328,0.006891722,0.001104595],"study_design_scores_gemma":[0.001192444,0.0001903207,0.0003167206,0.0003807426,0.0006742173,0.00001262866,0.001977021,0.8659087,0.1270756,0.000003292385,0.001556886,0.0007114374],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3638091,0.0003887944,0.6276585,0.00001538433,0.002927423,0.0007858317,0.0006313975,0.0005623224,0.003221246],"genre_scores_gemma":[0.9972066,0.0001347603,0.000186396,0.00002873353,0.00009731786,0.0002653094,0.00006615126,0.00007564948,0.001939053],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.6333975,"threshold_uncertainty_score":0.9997687,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1481987700","doi":"10.1109/cicc.1999.777267","title":"Circuit design, transistor sizing and wire layout of FPGA interconnect","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Interconnection; Routing (electronic design automation); Transistor; Sizing; Electrical engineering; Computer science; Circuit design; Electronic engineering; Engineering; Embedded system; Voltage; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.01915653847733511,"gpt":0.1833529314178959,"spread":0.1641963929405608,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002195221,0.0001586828,0.0002195075,0.0001059488,0.00003054256,0.00001724982,0.00009358156,0.00007577794,0.0001983061],"category_scores_gemma":[0.00002554134,0.0001483385,0.00004138826,0.0001511859,0.00003969253,0.0002069437,0.000005280297,0.0001043765,0.00002382701],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000583757,"about_ca_system_score_gemma":0.00002172495,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009356547,"about_ca_topic_score_gemma":0.0000086114,"domain_scores_codex":[0.9992543,0.00003168246,0.0002328072,0.0001489412,0.0001054465,0.0002268255],"domain_scores_gemma":[0.9996161,0.00008447323,0.00001876977,0.0001865929,0.0000246543,0.00006935647],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00007417972,0.0001593304,0.004438419,0.001999017,0.0007526113,0.00007024255,0.01993868,0.07234349,0.786322,0.01555427,0.006997888,0.09134988],"study_design_scores_gemma":[0.001738393,0.0002971728,0.001175845,0.0002072718,0.00009655769,0.00006934447,0.000747514,0.03459498,0.9498217,0.0006279976,0.009680432,0.0009427925],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.538204,0.001966523,0.429703,0.00001623529,0.0004445236,0.0003253132,0.000003754983,0.0005066803,0.02883],"genre_scores_gemma":[0.9953856,0.00007097467,0.004234524,0.00003236108,0.00001711425,0.000009772451,6.756422e-7,0.00003862405,0.00021038],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4571816,"threshold_uncertainty_score":0.6049069,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2137663768","doi":"10.1109/tvlsi.2009.2017443","title":"Low-Power Programmable FPGA Routing Circuitry","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":51,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Sleep mode; Routing (electronic design automation); Computer science; Power analysis; Embedded system; Dynamic demand; Power (physics); Electronic engineering; Engineering; Power consumption; Cryptography","retraction":null,"screen_n_in":null,"score":{"opus":0.00788344337603655,"gpt":0.2079548589754282,"spread":0.2000714155993916,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005739273,0.0005669998,0.0005429775,0.0004592809,0.0004316262,0.0003722858,0.0003573724,0.0004064664,0.0001729674],"category_scores_gemma":[0.000008128112,0.0005477713,0.0002846193,0.0008605732,0.00004772799,0.001116334,0.000001211461,0.0008351222,0.0007041591],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000529139,"about_ca_system_score_gemma":0.00007131976,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003309025,"about_ca_topic_score_gemma":0.00006755987,"domain_scores_codex":[0.9968594,0.0001179138,0.000917459,0.0005550043,0.0006495293,0.0009006742],"domain_scores_gemma":[0.9986315,0.0000758298,0.000123882,0.0007256072,0.0001999416,0.0002432254],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001925752,0.001859661,0.0001271345,0.0005044029,0.000475211,0.00007559078,0.006770252,0.8102872,0.09640977,0.0007679367,0.008671015,0.07385918],"study_design_scores_gemma":[0.002641543,0.0008306343,0.000376658,0.001493146,0.0001668299,0.0001609402,0.002841636,0.6488512,0.3294766,0.00006275997,0.01112804,0.001970061],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.119179,0.0002075641,0.8669939,0.00005793198,0.005456157,0.001065637,0.00008684267,0.001869421,0.005083532],"genre_scores_gemma":[0.9972965,0.00005594019,0.0003752823,0.0001007208,0.0002457608,0.0002327459,0.00002490454,0.0001057684,0.001562406],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8781174,"threshold_uncertainty_score":0.9996974,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2135880741","doi":"10.1109/tcad.2008.2006096","title":"A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Spice; Monte Carlo method; CMOS; Voltage; Electronic engineering; Computer science; Engineering; Electrical engineering; Mathematics; Statistics","retraction":null,"screen_n_in":null,"score":{"opus":0.03452650148708319,"gpt":0.222330134539426,"spread":0.1878036330523428,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006997893,0.0004260088,0.0005988831,0.0004825448,0.0003968709,0.0000993959,0.0001990184,0.0002688592,0.000007856469],"category_scores_gemma":[0.00002095138,0.0003991421,0.00009221628,0.0004612036,0.00008050333,0.0004546816,0.0000013316,0.0003509946,0.000009264707],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002231753,"about_ca_system_score_gemma":0.0002420502,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008753552,"about_ca_topic_score_gemma":0.000003355317,"domain_scores_codex":[0.9975525,0.0001815611,0.001015834,0.0004445012,0.0003737066,0.0004319472],"domain_scores_gemma":[0.9980223,0.0007918675,0.0001961744,0.000333644,0.0004995517,0.0001564651],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006029977,0.000125869,0.00000442776,0.0001440925,0.0002554587,0.000008412413,0.001520491,0.9809412,0.01267144,0.001064417,0.0003410576,0.002862813],"study_design_scores_gemma":[0.001165148,0.0004455366,0.00003258475,0.0002086644,0.0001192262,0.00009445867,0.0000564508,0.9911877,0.006134479,0.0001347228,0.00002506421,0.0003959658],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008397865,0.00009441467,0.9876167,0.000006386545,0.001685594,0.001474715,0.0002408595,0.0004530126,0.00003044723],"genre_scores_gemma":[0.89503,0.00006948144,0.1043469,0.00002118094,0.00007857473,0.0002982517,0.0000233661,0.00008207365,0.00005019638],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8866321,"threshold_uncertainty_score":0.999846,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2121169595","doi":"10.1109/tvlsi.2004.826204","title":"A low-power reduced swing global clocking methodology","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Swing; Clock network; CMOS; Power (physics); Clock gating; Electronic engineering; Computer science; Electrical engineering; Engineering; Electronic circuit; Synchronous circuit; Clock signal; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.02117802753230498,"gpt":0.2565472739598578,"spread":0.2353692464275529,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008243823,0.0005554712,0.000634225,0.0003941519,0.0003807849,0.0001972292,0.0003598593,0.0004803301,0.0001120669],"category_scores_gemma":[0.00002020737,0.000543612,0.0003067983,0.0009332842,0.00007003404,0.0008331105,0.000002624756,0.0007172275,0.0004985538],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001266125,"about_ca_system_score_gemma":0.0001236025,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001453807,"about_ca_topic_score_gemma":0.0003084394,"domain_scores_codex":[0.9968731,0.0002655685,0.0009276803,0.0005897366,0.0005435825,0.0008003582],"domain_scores_gemma":[0.9986596,0.0001438206,0.0001240753,0.0006619475,0.000187834,0.0002227022],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001335326,0.0003446018,0.00002803499,0.0002063056,0.0003028387,0.00003760952,0.003091182,0.8844135,0.104383,0.0009081888,0.0006250511,0.00552616],"study_design_scores_gemma":[0.005216067,0.0006855981,0.0003895428,0.002001356,0.0002859082,0.0005318446,0.005331376,0.1502448,0.8288834,0.0003629256,0.003784781,0.002282362],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2286126,0.000183306,0.7592192,0.00005901307,0.008436636,0.0005715954,0.0001067572,0.001004484,0.001806415],"genre_scores_gemma":[0.9952199,0.00005532794,0.003814784,0.00008652855,0.0002425433,0.0002438188,0.00001858161,0.0001015308,0.0002169206],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7666073,"threshold_uncertainty_score":0.9997016,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}