{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":955,"total_is_capped":false,"direct_labels_cover":2,"predictions_cover":955,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"80900575991c","filters":{"topic":"Low-power high-performance VLSI design"}},"results":[{"id":"W2020217519","doi":"10.1109/ets.2013.6569370","title":"Approximate computing: An emerging paradigm for energy-efficient design","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1066,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Efficient energy use; Quality (philosophy); Energy (signal processing); Computer engineering; Mathematical optimization; Distributed computing; Mathematics; Engineering","authors":[{"name":"Jie Han","is_ca":true},{"name":"Michael Orshansky","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02244111861304633,"gpt":0.2273347654305174,"spread":0.2048936468174711,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010234,0.0006492027,0.0009743877,0.0007233609,0.0004690679,0.002122631,0.001615402,0.0007805314,0.002561867],"category_scores_gemma":[0.003324028,0.000387625,0.0004750481,0.001408346,0.001494619,0.002772318,0.001227885,0.001617558,0.0007201202],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007259318,"about_ca_system_score_gemma":0.000770019,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006187155,"about_ca_topic_score_gemma":0.0008708875,"domain_scores_codex":[0.9992393,0.0001410706,0.0000399142,0.00006011818,0.0004782166,0.00004130613],"domain_scores_gemma":[0.9989681,0.0004849315,0.0000905843,0.0002638841,0.0001649758,0.00002753543],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0000976683,0.00003083492,0.0004352817,0.0006088449,0.00005758688,0.00008684314,0.0001422736,0.117862,0.01259642,0.6896747,0.003899141,0.1745085],"study_design_scores_gemma":[0.00004277085,0.0001567711,0.0002073162,0.0001613662,0.00005023055,0.0002930306,0.0000734139,0.508248,0.01359502,0.4042805,0.07285156,0.00004005149],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"review","genre_scores_codex":[0.002730448,0.003883946,0.9865682,0.0003625373,0.00009093754,0.00003116192,0.000037585,0.0003099923,0.005985148],"genre_scores_gemma":[0.2445949,0.02074083,0.7278085,0.0004779955,0.0004718755,0.000271856,0.0002177311,0.000266158,0.005150088],"genre_candidate":"review","genre_consensus":null,"teacher_disagreement_score":0.002561867,"threshold_uncertainty_score":0.008570313,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2578985517","doi":"10.1109/tvlsi.2016.2643639","title":"Design of Power and Area Efficient Approximate Multipliers","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":393,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Multiplier (economics); Approximation error; Lagrange multiplier; Approximation algorithm; Approximation theory; Computer science; Mathematics; Stochastic computing; Mathematical optimization; Algorithm; Arithmetic; Computation","authors":[{"name":"Seok‐Bum Ko","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01452232133591159,"gpt":0.2168836869960683,"spread":0.2023613656601568,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002920275,0.0004430168,0.0003795405,0.0003233643,0.0002719419,0.0007044641,0.0008049185,0.0003485634,0.001552455],"category_scores_gemma":[0.0009305944,0.0002633975,0.0002479599,0.0004354429,0.0002083288,0.0007331707,0.0003114892,0.0003897833,0.0003854037],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003939235,"about_ca_system_score_gemma":0.000664209,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000432721,"about_ca_topic_score_gemma":0.0009342426,"domain_scores_codex":[0.9997346,0.00004829939,0.00002024296,0.00004036635,0.0001274548,0.00002905649],"domain_scores_gemma":[0.9997073,0.00006353028,0.00006492562,0.00004569656,0.0001073246,0.00001110639],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004419438,0.00008862367,0.001799809,0.0003956274,0.0001427453,0.0002964103,0.0001777326,0.3719201,0.1957186,0.0649531,0.003384263,0.3606811],"study_design_scores_gemma":[0.0000435269,0.0003963323,0.0004827655,0.00003178473,0.00005520007,0.0004543027,0.00003589184,0.9311937,0.0458198,0.00726707,0.01419998,0.00001959579],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.04010787,0.0006673459,0.9550762,0.00009280356,0.00004542362,0.00007662521,0.00005494099,0.000338678,0.003540066],"genre_scores_gemma":[0.5453699,0.0006768301,0.4497095,0.00009391458,0.00004560909,0.0001510206,0.0001081068,0.00003409655,0.003810989],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.001552455,"threshold_uncertainty_score":0.005193532,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2161380844","doi":"10.1109/jssc.2008.2007160","title":"A 65 nm Sub-$V_{t}$ Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":311,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Advanced Research Projects Agency; Defense Advanced Research Projects Agency; Intel Foundation","keywords":"Static random-access memory; Microcontroller; Electrical engineering; Computer science; Capacitor; Voltage; Chip; Standby power; Logic gate; Logic level; Electronic engineering; Embedded system; Engineering","authors":[{"name":"Joyce Kwong","is_ca":false},{"name":"Yogesh Ramadass","is_ca":false},{"name":"Naveen Verma","is_ca":false},{"name":"Anantha P. Chandrakasan","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.007864622934002629,"gpt":0.2033850752337864,"spread":0.1955204522997838,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006799883,0.0002329023,0.0002006308,0.000198554,0.0002031395,0.0003651428,0.0005762307,0.0002692016,0.003298291],"category_scores_gemma":[0.000166735,0.0001421233,0.0001181849,0.0002404128,0.000087856,0.000434277,0.000208321,0.0002222902,0.001087683],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002416462,"about_ca_system_score_gemma":0.0004264818,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001075001,"about_ca_topic_score_gemma":0.002513061,"domain_scores_codex":[0.9999003,0.00001240424,0.000008614521,0.00002185432,0.00003608274,0.00002067492],"domain_scores_gemma":[0.9999229,0.00001021914,0.00001500568,0.00001028249,0.00002715386,0.00001439188],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004757775,0.0002993237,0.004193753,0.0003698224,0.0001060414,0.001566541,0.0002318354,0.009753154,0.7033968,0.007955701,0.02302703,0.2486242],"study_design_scores_gemma":[0.0002145136,0.004078652,0.01293284,0.00007400445,0.0002172119,0.004658205,0.0001785867,0.1099059,0.7320551,0.002500326,0.1330727,0.0001119908],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7616622,0.001233962,0.1731319,0.0008778595,0.0003664179,0.0003561684,0.0008846004,0.01051654,0.05097016],"genre_scores_gemma":[0.934399,0.0002889336,0.04969254,0.0003692336,0.00003301426,0.00007872795,0.0003567212,0.00009816025,0.01468374],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.003298291,"threshold_uncertainty_score":0.01103383,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2589986623","doi":"10.1109/tc.2017.2672976","title":"Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":292,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Science Foundation of Jiangsu Province; National Natural Science Foundation of China; National Science Foundation","keywords":"Booth's multiplication algorithm; Encoder; Computer science; Multiplier (economics); Algorithm; Radix (gastropod); Approximation error; Arithmetic; Error detection and correction; Adder; Mathematics","authors":[{"name":"Weiqiang Liu","is_ca":false},{"name":"Liangyu Qian","is_ca":false},{"name":"Chenghua Wang","is_ca":false},{"name":"Honglan Jiang","is_ca":true},{"name":"Jie Han","is_ca":true},{"name":"Fabrizio Lombardi","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03194913396190989,"gpt":0.2487956558079305,"spread":0.2168465218460206,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002507295,0.0003559257,0.0002732703,0.0004136543,0.0002681861,0.0004022008,0.0004977157,0.0002724955,0.001389002],"category_scores_gemma":[0.0008826489,0.0001891075,0.0001725691,0.0003646346,0.0001728187,0.0005710805,0.0002458116,0.0002599122,0.0003178838],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002500499,"about_ca_system_score_gemma":0.0004098077,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002149361,"about_ca_topic_score_gemma":0.0004784345,"domain_scores_codex":[0.9998412,0.00003627945,0.00001300114,0.00002103422,0.00006887422,0.00001951337],"domain_scores_gemma":[0.9997215,0.00006176162,0.00007123411,0.00004832432,0.00008822223,0.000008962515],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005638254,0.00009531595,0.002684457,0.0004243456,0.0001310281,0.0004442597,0.0002705087,0.1484178,0.316038,0.05300783,0.002425376,0.4754973],"study_design_scores_gemma":[0.00009065957,0.00106393,0.001413855,0.0000665083,0.00006548218,0.001058006,0.00008991435,0.7405753,0.2161713,0.01345914,0.02589873,0.00004714809],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1397518,0.0007198034,0.8547353,0.0001466975,0.00007303654,0.0001237602,0.00005939579,0.0005892725,0.003801015],"genre_scores_gemma":[0.5914535,0.0003351732,0.4051226,0.00007138577,0.00003515807,0.0001031909,0.00008885222,0.00003225129,0.002757868],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001389002,"threshold_uncertainty_score":0.004646659,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2017819499","doi":"10.1109/nano.2013.6720793","title":"Approximate XOR/XNOR-based adders for inexact computing","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":267,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"XNOR gate; Adder; Computer science; Multiplexer; CMOS; Propagation delay; Power–delay product; Carry-save adder; Logic gate; Transistor count; Electronic engineering; Serial binary adder; Low-power electronics; Transistor; Power (physics); Algorithm; Power consumption; Voltage; Multiplexing; Electrical engineering; NAND gate; Engineering","authors":[{"name":"Zhixi Yang","is_ca":true},{"name":"Ajaypat Jain","is_ca":true},{"name":"Jinghang Liang","is_ca":true},{"name":"Jie Han","is_ca":true},{"name":"Fabrizio Lombardi","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.00894710862700692,"gpt":0.1940037079668867,"spread":0.1850565993398797,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040032,0.0003688179,0.0003768369,0.0004133007,0.0002910072,0.0007298479,0.0005787298,0.0002811897,0.002493922],"category_scores_gemma":[0.0008687066,0.0001929823,0.0003158046,0.0004038021,0.0002702129,0.00123091,0.0002932509,0.0003313219,0.0003181933],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003418692,"about_ca_system_score_gemma":0.0004961088,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005356841,"about_ca_topic_score_gemma":0.002005517,"domain_scores_codex":[0.9997265,0.00005183821,0.00003380852,0.00003200578,0.000136434,0.00001934608],"domain_scores_gemma":[0.9996514,0.00009381866,0.00008090027,0.00008517078,0.0000781331,0.00001044285],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0008917545,0.00006801751,0.0023463,0.0005914631,0.0002370676,0.0005930438,0.0001970627,0.2330738,0.180481,0.142331,0.003253966,0.4359357],"study_design_scores_gemma":[0.00006109395,0.000762989,0.001539984,0.00009276652,0.0002467109,0.001467393,0.00008092135,0.7982727,0.1341039,0.02996137,0.03334871,0.00006152321],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1412722,0.003158966,0.8478846,0.0002536859,0.0001759599,0.00007554585,0.0002291151,0.001054954,0.005894966],"genre_scores_gemma":[0.5834405,0.001317201,0.4104257,0.0001527007,0.00005318363,0.00005661957,0.0001859167,0.00003458221,0.004333618],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002493922,"threshold_uncertainty_score":0.008342981,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2742536119","doi":"10.1145/3094124","title":"A Review, Classification, and Comparative Evaluation of Approximate Arithmetic Circuits","year":2017,"lang":"en","type":"article","venue":"ACM Journal on Emerging Technologies in Computing Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":262,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"École Polytechnique Fédérale de Lausanne","keywords":"Adder; Computer science; Arithmetic; Feature (linguistics); Electronic circuit; Power (physics); Computer engineering; Electronic engineering; Algorithm; Mathematics; CMOS; Electrical engineering; Engineering","authors":[{"name":"Honglan Jiang","is_ca":true},{"name":"Cong Liu","is_ca":true},{"name":"Leibo Liu","is_ca":false},{"name":"Fabrizio Lombardi","is_ca":false},{"name":"Jie Han","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.1184702343644592,"gpt":0.3464032271888318,"spread":0.2279329928243726,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007426656,0.0008246023,0.0009142616,0.00399887,0.0002994284,0.001243216,0.001099363,0.0007634818,0.004174964],"category_scores_gemma":[0.002736696,0.0004170577,0.0007186373,0.005266338,0.0003175291,0.002178164,0.0004703762,0.0006068826,0.00151304],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006970742,"about_ca_system_score_gemma":0.001128326,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007352789,"about_ca_topic_score_gemma":0.000708422,"domain_scores_codex":[0.9991622,0.00008968481,0.0001322729,0.0001234949,0.0004442255,0.00004807116],"domain_scores_gemma":[0.9985914,0.000637927,0.0001601231,0.0000668444,0.0005084,0.00003526825],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001215568,0.00005578924,0.0006061351,0.00911909,0.00007817575,0.0001613776,0.0000811611,0.002625193,0.006578223,0.009017638,0.01045483,0.9611007],"study_design_scores_gemma":[0.00003347718,0.0007829192,0.002956648,0.004159566,0.0005139051,0.003565785,0.0001802845,0.009438208,0.0175195,0.009153444,0.9515941,0.0001023173],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"review","genre_gemma":"review","genre_scores_codex":[0.006155709,0.9493327,0.02896343,0.0004747864,0.0005374612,0.00008270107,0.0002049289,0.0002082689,0.01404004],"genre_scores_gemma":[0.02893911,0.9334792,0.03066582,0.0005404466,0.0006008577,0.0001070047,0.0005731964,0.00006066986,0.00503366],"genre_candidate":"review","genre_consensus":"review","teacher_disagreement_score":0.004174964,"threshold_uncertainty_score":0.01396668,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2111880608","doi":"10.1145/545214.545218","title":"The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays","year":2002,"lang":"en","type":"article","venue":"ACM SIGARCH Computer Architecture News","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":242,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"PQ Corporation (Canada)","funders":"","keywords":"Clock skew; Pipeline (software); Timing failure; Digital clock manager; Computer science; Inverter; Clock rate; Overhead (engineering); Microprocessor; Skew; Integer (computer science); Instructions per cycle; Window (computing); Parallel computing; Clock signal; Computer hardware; Engineering; Electrical engineering; Telecommunications; Central processing unit; Chip; Operating system","authors":[{"name":"M.S. Hrishikesh","is_ca":false},{"name":"Doug Burger","is_ca":false},{"name":"Norman P. Jouppi","is_ca":true},{"name":"Stephen W. Keckler","is_ca":false},{"name":"Keith I. Farkas","is_ca":true},{"name":"Premkishore Shivakumar","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0185644690845569,"gpt":0.2237830178775383,"spread":0.2052185487929813,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002423151,0.0003837345,0.0001792023,0.0002825363,0.0002113331,0.0004592972,0.0005516565,0.0003753416,0.004910785],"category_scores_gemma":[0.001068261,0.0002406456,0.0001972463,0.0002486527,0.000214045,0.0009714739,0.0002228885,0.0002477643,0.0005907129],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000470505,"about_ca_system_score_gemma":0.001006587,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006666407,"about_ca_topic_score_gemma":0.001922156,"domain_scores_codex":[0.9997854,0.00003565493,0.00001965379,0.00004570379,0.00004200613,0.00007170139],"domain_scores_gemma":[0.9996412,0.0001125344,0.0001006168,0.00003509351,0.00007467797,0.00003591854],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.001904909,0.0002721627,0.008123721,0.0005517261,0.00006317134,0.0002119177,0.0001033143,0.06475097,0.6601067,0.01457196,0.003938599,0.2454009],"study_design_scores_gemma":[0.0007144295,0.007156163,0.01528773,0.0001620631,0.0002653242,0.00129502,0.0003221409,0.2836645,0.6236071,0.02601019,0.04140677,0.0001086281],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8518778,0.001069364,0.1302461,0.0005824692,0.00008008636,0.0001432806,0.0005137609,0.001547286,0.01393978],"genre_scores_gemma":[0.9245863,0.0003419411,0.07187807,0.00009114965,0.0000191972,0.00007301213,0.0002525236,0.00005920218,0.002698648],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.004910785,"threshold_uncertainty_score":0.01642823,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2799283557","doi":"10.1109/jetcas.2018.2832204","title":"Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors","year":2018,"lang":"en","type":"article","venue":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":228,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Gas compressor; Multiplier (economics); Computer science; Algorithm; Error detection and correction; Lookup table; Mathematics; Arithmetic","authors":[{"name":"Mohammad Saeed Ansari","is_ca":true},{"name":"Honglan Jiang","is_ca":true},{"name":"B.F. Cockburn","is_ca":true},{"name":"Jie Han","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02246951024933607,"gpt":0.2404129930597525,"spread":0.2179434828104164,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002910968,0.0005735207,0.0002896247,0.0004352142,0.0002819241,0.000716469,0.0006704214,0.0003719055,0.002449858],"category_scores_gemma":[0.001328949,0.0002113398,0.0002068684,0.0007394426,0.0003925816,0.001349813,0.0004142743,0.000454004,0.0004417209],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004319824,"about_ca_system_score_gemma":0.0005665079,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004915384,"about_ca_topic_score_gemma":0.001199763,"domain_scores_codex":[0.9996971,0.0000542666,0.00002632802,0.0000395483,0.0001558179,0.0000270804],"domain_scores_gemma":[0.9994168,0.000145656,0.0001615063,0.0001297788,0.0001321881,0.00001398939],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0008927007,0.0001184989,0.002484177,0.0005357359,0.0001184417,0.0005724353,0.0003169656,0.1030789,0.2966509,0.09374836,0.00367428,0.4978086],"study_design_scores_gemma":[0.0001237748,0.001559697,0.001349712,0.0001155582,0.0001066259,0.0011354,0.00009729956,0.5213194,0.4144343,0.02005357,0.03962404,0.00008072081],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2426636,0.001539398,0.7440008,0.0003207559,0.0001583156,0.0001345407,0.0002021391,0.001424683,0.0095558],"genre_scores_gemma":[0.6826738,0.0005751299,0.3102199,0.0001357949,0.00007315837,0.0000887117,0.0002283379,0.00006695295,0.005938218],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002449858,"threshold_uncertainty_score":0.008195639,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2461274627","doi":"10.1109/tc.2015.2493547","title":"Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":221,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; Arithmetic; Multiplier (economics); Notation; Mathematics; Binary number; Carry-save adder; Multiplication (music); Discrete mathematics; Computer science; Combinatorics","authors":[{"name":"Honglan Jiang","is_ca":true},{"name":"Jie Han","is_ca":true},{"name":"Fei Qiao","is_ca":false},{"name":"Fabrizio Lombardi","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01258042604090034,"gpt":0.2015053349789125,"spread":0.1889249089380122,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002732026,0.000724467,0.0003781929,0.0006240386,0.0003609312,0.0008562343,0.0006691582,0.0004425618,0.009723749],"category_scores_gemma":[0.001180125,0.0002455991,0.0002582043,0.0007712594,0.0002754663,0.001147292,0.0004160373,0.0006969075,0.00391874],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003874519,"about_ca_system_score_gemma":0.0007472496,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002441099,"about_ca_topic_score_gemma":0.00062311,"domain_scores_codex":[0.9997718,0.00003229524,0.00001887413,0.0000353619,0.0001134908,0.00002825105],"domain_scores_gemma":[0.9997718,0.00005553645,0.00004802069,0.00004346935,0.00007020058,0.00001094282],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0007196898,0.0001538179,0.0008963126,0.001250093,0.00008402354,0.0006825058,0.0003211293,0.05377191,0.2704882,0.146323,0.02431422,0.5009951],"study_design_scores_gemma":[0.0001216819,0.0007693469,0.0007910298,0.0001993697,0.00009157089,0.002097396,0.0001108726,0.3167719,0.3869163,0.04191674,0.2501025,0.0001112868],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07625023,0.004972056,0.873288,0.0005701784,0.000481296,0.0002413898,0.0005298398,0.004884808,0.03878218],"genre_scores_gemma":[0.4599959,0.00292398,0.5105045,0.000485176,0.0003094596,0.0003490235,0.001133841,0.0005716422,0.02372639],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.009723749,"threshold_uncertainty_score":0.03252918,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109797003","doi":"10.1109/tcad.2003.818127","title":"Design and optimization of multithreshold cmos (mtcmos) circuits","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":187,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Electronic engineering; Subthreshold conduction; CMOS; Dissipation; Leakage (economics); Engineering; Very-large-scale integration; Computer science; Dynamic demand; Cluster analysis; Power (physics); Transistor; Electrical engineering; Voltage","authors":[{"name":"Mohab Anis","is_ca":true},{"name":"Shawki Areibi","is_ca":true},{"name":"M. Elmasry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02538849318033979,"gpt":0.2065776393433351,"spread":0.1811891461629954,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001942695,0.0005221511,0.0003208224,0.0003863948,0.0001983428,0.000550178,0.0006869583,0.000400069,0.001825362],"category_scores_gemma":[0.0004499358,0.0002788999,0.0002854915,0.0005023149,0.0001624192,0.0004992849,0.0003400166,0.0002417665,0.0002342457],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006243155,"about_ca_system_score_gemma":0.0004156917,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009083156,"about_ca_topic_score_gemma":0.003267264,"domain_scores_codex":[0.9998301,0.00002609284,0.000008802477,0.00002973639,0.00007406574,0.00003119651],"domain_scores_gemma":[0.9998372,0.00006380097,0.00004920757,0.000009465123,0.00003000012,0.00001033562],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009583402,0.00004751663,0.0008543923,0.0002595504,0.00004056614,0.0001178131,0.00004308531,0.7979182,0.07737643,0.005847762,0.001149073,0.1162498],"study_design_scores_gemma":[0.00003561036,0.0002636155,0.0006507522,0.00001397595,0.0000318378,0.0001131764,0.00002428474,0.9764181,0.01585134,0.00374408,0.002844933,0.000008398177],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2568464,0.003563267,0.726113,0.0004291019,0.00008917841,0.0001578078,0.0003102089,0.001027199,0.01146385],"genre_scores_gemma":[0.8097535,0.0008100566,0.1862579,0.0001052663,0.00003767872,0.0001332765,0.0001674505,0.0001029435,0.002631929],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001825362,"threshold_uncertainty_score":0.006106436,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1719300925","doi":"10.1007/3-540-46117-5_33","title":"A Flexible Power Model for FPGAs","year":2002,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":178,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; CAD; Computer architecture; Design flow; Embedded system; Variety (cybernetics); Power (physics); Power optimization; Reconfigurable computing; Power analysis; Engineering; Engineering drawing; Artificial intelligence; Power consumption; Algorithm","authors":[{"name":"Kara K.W. Poon","is_ca":true},{"name":"Andy Yan","is_ca":true},{"name":"Steven J. E. Wilton","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02018095815751529,"gpt":0.2200088772479058,"spread":0.1998279190903905,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001952349,0.0006704445,0.000408779,0.0003458706,0.0003239935,0.000984746,0.001515934,0.0006177971,0.008839677],"category_scores_gemma":[0.0007661066,0.0003344105,0.0005879432,0.0005368512,0.0004186075,0.00170802,0.0005801064,0.001117547,0.001990146],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003883773,"about_ca_system_score_gemma":0.0002603306,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009202887,"about_ca_topic_score_gemma":0.001367881,"domain_scores_codex":[0.9998376,0.00003218489,0.000008798876,0.00002775744,0.00006699966,0.00002656052],"domain_scores_gemma":[0.9998499,0.0000516549,0.000009109533,0.00004804872,0.00003297796,0.000008326151],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00008024905,0.00003029663,0.0001542032,0.0001367156,0.00002008941,0.0001723399,0.00007721053,0.6332913,0.006952747,0.2863391,0.004309042,0.06843656],"study_design_scores_gemma":[0.00001535519,0.00003346575,0.00005932145,0.000015835,0.00001049135,0.00009399656,0.00001402553,0.906172,0.001429239,0.07975636,0.01239223,0.000007699558],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008963725,0.0007386174,0.9562639,0.0003012504,0.0001125143,0.00004124882,0.0002259817,0.0006229673,0.03272985],"genre_scores_gemma":[0.6983547,0.002055503,0.2373842,0.0003861669,0.0001553516,0.0002397884,0.0005127529,0.00079356,0.06011802],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.008839677,"threshold_uncertainty_score":0.02957165,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2114837206","doi":"10.5555/2616606.2616722","title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","year":2014,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":173,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Multiplier (economics); Adder; Digital signal processing; Computer science; CMOS; Error detection and correction; Logic gate; Low-power electronics; Electronic circuit; Power consumption; Arithmetic; Electronic engineering; Algorithm; Mathematics; Power (physics); Computer hardware; Electrical engineering; Engineering","authors":[{"name":"Cong Liu","is_ca":true},{"name":"Jie Han","is_ca":true},{"name":"Fabrizio Lombardi","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.005500157376970747,"gpt":0.1757582683115142,"spread":0.1702581109345435,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001378304,0.0003036394,0.0002702031,0.0002761779,0.0002985909,0.0004296459,0.0007029066,0.0003232648,0.00196229],"category_scores_gemma":[0.0003252147,0.0001365277,0.0001783886,0.0003787523,0.0001479719,0.0005825073,0.0002419063,0.0002394596,0.0004477505],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002577846,"about_ca_system_score_gemma":0.0003348476,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002546017,"about_ca_topic_score_gemma":0.0005755205,"domain_scores_codex":[0.9998751,0.00001888056,0.00001038234,0.0000253425,0.00005793016,0.00001233891],"domain_scores_gemma":[0.9998358,0.00002186208,0.00005103116,0.00003419956,0.00004836711,0.000008666362],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007349347,0.000121388,0.001749298,0.0003490165,0.000125308,0.0007664197,0.0001091533,0.03737963,0.7112192,0.01324483,0.003438003,0.2307629],"study_design_scores_gemma":[0.000143349,0.002364206,0.002509313,0.00006767942,0.000169527,0.003339252,0.00005510259,0.4125021,0.5373148,0.003125735,0.03832791,0.00008104347],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.4006031,0.002327354,0.5814722,0.0004922497,0.0002330064,0.0001299661,0.0002086739,0.002044682,0.01248878],"genre_scores_gemma":[0.8684117,0.0003141483,0.1258287,0.00009715717,0.00004808427,0.0000365469,0.0001109288,0.00002681121,0.005125952],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.00196229,"threshold_uncertainty_score":0.006564558,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2095558812","doi":"10.1145/1059876.1059881","title":"A detailed power model for field-programmable gate arrays","year":2005,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":167,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Logic block; CAD; Reconfigurable computing; Embedded system; Power (physics); Block (permutation group theory); Dynamic demand; Power optimization; Dissipation; Power analysis; Field (mathematics); Design space exploration; Power domains; Computer architecture; Power consumption; Engineering; Algorithm","authors":[{"name":"Kara K.W. Poon","is_ca":true},{"name":"Steven J. E. Wilton","is_ca":true},{"name":"Andy Yan","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01639255976864738,"gpt":0.2306119995168358,"spread":0.2142194397481884,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002312997,0.000759689,0.0005320525,0.0004678694,0.0004674131,0.0007441257,0.001382842,0.001109818,0.007723582],"category_scores_gemma":[0.00102668,0.0004595788,0.0009187708,0.0007777127,0.0003673405,0.001708967,0.0003564361,0.0008088779,0.002276826],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008953738,"about_ca_system_score_gemma":0.0007048482,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.005043038,"about_ca_topic_score_gemma":0.005252803,"domain_scores_codex":[0.9997264,0.00003702121,0.00001169369,0.00004341732,0.0001440963,0.00003744071],"domain_scores_gemma":[0.9997699,0.00009741571,0.00002176154,0.00003927836,0.00006308637,0.000008532059],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001625698,0.00001366228,0.0001356254,0.00003861377,0.00001040274,0.0000549965,0.00002027607,0.9720334,0.00245283,0.01501286,0.001653142,0.0085579],"study_design_scores_gemma":[0.000005548664,0.00002924759,0.0001177424,0.000005233123,0.000006335908,0.00004079295,0.000004218388,0.9906986,0.0005570142,0.004770044,0.00375997,0.000005189498],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03446812,0.002405291,0.8989,0.0008424446,0.0001808703,0.0002123049,0.001737846,0.001344893,0.05990831],"genre_scores_gemma":[0.7962568,0.004397643,0.1027946,0.0007542309,0.000158979,0.0008246012,0.001913553,0.0007017294,0.09219783],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.007723582,"threshold_uncertainty_score":0.0258379,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2102653533","doi":"10.1109/4.910495","title":"Dynamic current mode logic (DyCML): a new low-power high-performance logic style","year":2001,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":161,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Current-mode logic; Pass transistor logic; Logic family; Logic level; Pull-up resistor; Logic gate; Adder; Electronic engineering; Emitter-coupled logic; Dynamic logic (digital electronics); Electronic circuit; Computer science; Resistor–transistor logic; CMOS; Adiabatic circuit; Integrated injection logic; Electrical engineering; Logic synthesis; Voltage; Engineering; Digital electronics; Transistor","authors":[{"name":"M.W. Allam","is_ca":true},{"name":"M.I. Elmasry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0158479669579253,"gpt":0.2574784022149198,"spread":0.2416304352569945,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001840131,0.0002994407,0.000231741,0.0005225696,0.0003260535,0.0008392196,0.001303304,0.0003546383,0.003369306],"category_scores_gemma":[0.0004843112,0.0001476303,0.0002841642,0.0005545742,0.0004276914,0.001473361,0.0004974318,0.0004615005,0.0006872755],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005076039,"about_ca_system_score_gemma":0.000344654,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003438668,"about_ca_topic_score_gemma":0.0007495246,"domain_scores_codex":[0.9998088,0.00002211134,0.00001342914,0.00005140824,0.0000824907,0.00002173114],"domain_scores_gemma":[0.9997365,0.00006123529,0.00005549288,0.00005364743,0.00007391437,0.00001922036],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003400812,0.00006998017,0.001782417,0.0005521206,0.00004822237,0.0004195296,0.0002103437,0.0106069,0.3658322,0.09978493,0.01099722,0.5093561],"study_design_scores_gemma":[0.0001974139,0.001770781,0.001936405,0.0001284061,0.0001934792,0.003443477,0.000120859,0.2264458,0.3932417,0.07093878,0.3014609,0.0001220824],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.122804,0.005261817,0.8183776,0.001226365,0.0003364906,0.000140605,0.0006371986,0.005176729,0.04603929],"genre_scores_gemma":[0.7296168,0.00171659,0.2513795,0.0014798,0.0002579583,0.0001321532,0.0005101128,0.0003235819,0.01458357],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003369306,"threshold_uncertainty_score":0.01127142,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1929609097","doi":"10.1109/dft.2015.7315159","title":"Approximate compressors for error-resilient multiplier design","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":149,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Multiplier (economics); Sharpening; Computer science; Adder; Algorithm; Approximation theory; Approximation error; Gas compressor; Multiplication (music); Mathematics; Artificial intelligence; Engineering","authors":[{"name":"Zhixi Yang","is_ca":false},{"name":"Jie Han","is_ca":true},{"name":"Fabrizio Lombardi","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06762559117701004,"gpt":0.2579860799468495,"spread":0.1903604887698395,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000407276,0.0005083709,0.0003261316,0.0004571651,0.0003422075,0.0006108982,0.0006483025,0.0003877437,0.002632793],"category_scores_gemma":[0.001500926,0.0002207214,0.0002290717,0.0004933771,0.0003810349,0.0009028676,0.0003615871,0.000582249,0.0004087012],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003919805,"about_ca_system_score_gemma":0.0004762368,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005307301,"about_ca_topic_score_gemma":0.001177989,"domain_scores_codex":[0.9996712,0.00005409376,0.00002079014,0.00003165726,0.0002016998,0.0000205871],"domain_scores_gemma":[0.9995517,0.0001338007,0.00008275019,0.0001050482,0.000113703,0.00001308738],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000504971,0.00005844265,0.001089238,0.000426761,0.00008223386,0.0003353684,0.0002447128,0.1644364,0.2066292,0.1075134,0.003718347,0.5149609],"study_design_scores_gemma":[0.00006147678,0.0007867835,0.0005390646,0.00006919888,0.00006135928,0.0008011139,0.00005838227,0.7887229,0.1558336,0.01602775,0.03699233,0.0000458426],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.03998625,0.0009697949,0.9531573,0.0001685931,0.00005675982,0.0001006404,0.00007725125,0.0005661562,0.004917204],"genre_scores_gemma":[0.5380773,0.0009076018,0.4552071,0.000149166,0.00008309776,0.0001482873,0.0001601052,0.00005600931,0.005211425],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.002632793,"threshold_uncertainty_score":0.0088076,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2980235527","doi":"10.1109/tvlsi.2019.2940943","title":"Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":147,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"MNIST database; Computer science; Artificial neural network; Convolutional neural network; Noise (video); Multiplication (music); Artificial intelligence; Efficient energy use; Computer engineering; Deep neural networks; Machine learning; Algorithm; Mathematics","authors":[{"name":"Mohammad Saeed Ansari","is_ca":true},{"name":"Vojtěch Mrázek","is_ca":false},{"name":"B.F. Cockburn","is_ca":true},{"name":"Lukáš Sekanina","is_ca":false},{"name":"Zdeněk Vašíček","is_ca":false},{"name":"Jie Han","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.009042114404894398,"gpt":0.2074460499332867,"spread":0.1984039355283924,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007419081,0.0006294337,0.0003849818,0.0004373832,0.0001962734,0.0007570859,0.0006143773,0.0004262355,0.001309431],"category_scores_gemma":[0.003915728,0.0002265266,0.0002490275,0.0004630642,0.0003350137,0.001068939,0.000388831,0.0005961984,0.0003729929],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004714992,"about_ca_system_score_gemma":0.0005194895,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001421924,"about_ca_topic_score_gemma":0.00190157,"domain_scores_codex":[0.999501,0.0001021028,0.00003960258,0.00008421329,0.0002184837,0.00005460363],"domain_scores_gemma":[0.9990098,0.0004850173,0.0001415471,0.0001458929,0.0002029059,0.00001473834],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003673576,0.00008635664,0.003602652,0.000306313,0.00007526343,0.0001450302,0.00007230508,0.5915998,0.05351936,0.01225437,0.001317664,0.3366536],"study_design_scores_gemma":[0.000016245,0.0001853894,0.0008760665,0.0000239328,0.00002335544,0.00007603942,0.00001726393,0.9720492,0.02184016,0.002890647,0.00199216,0.000009405941],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.283003,0.001936209,0.7033298,0.0004618795,0.000191936,0.00005403818,0.0001227112,0.001563801,0.009336649],"genre_scores_gemma":[0.8188354,0.0005153235,0.1788036,0.00006733969,0.00002969632,0.00004466227,0.00009530757,0.00005797514,0.001550743],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001421924,"threshold_uncertainty_score":0.004380465,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2045726766","doi":"10.1145/329166.329171","title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","year":2000,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":141,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Benchmark (surveying); Logic synthesis; Routing (electronic design automation); Parallel computing; Cluster (spacecraft); Computer architecture; Logic block; Logic gate; Electronic circuit; Set (abstract data type); Block (permutation group theory); Cluster size; Embedded system; Algorithm; Engineering; Mathematics; Electrical engineering; Computer network","authors":[{"name":"Elias Ahmed","is_ca":true},{"name":"Jonathan Rose","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.001576952972747489,"gpt":0.1584435577631877,"spread":0.1568666047904402,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007086138,0.000632164,0.0003715161,0.0004867557,0.0002012044,0.0004540706,0.0006215104,0.0004053272,0.001664109],"category_scores_gemma":[0.0072086,0.000342208,0.0001503068,0.0005627043,0.0003161122,0.000934902,0.0002999179,0.0002982378,0.0001683401],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005873317,"about_ca_system_score_gemma":0.0003823345,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00169906,"about_ca_topic_score_gemma":0.002677086,"domain_scores_codex":[0.9993685,0.0001348394,0.00004414753,0.0001352766,0.0001590329,0.0001581941],"domain_scores_gemma":[0.9926217,0.005348758,0.0006335114,0.0005307881,0.0006568612,0.0002083957],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.004037773,0.0009080672,0.04533692,0.0007214342,0.0002285076,0.0007441114,0.0001608212,0.4808904,0.3712119,0.003195652,0.00271512,0.08984925],"study_design_scores_gemma":[0.0002957285,0.006491497,0.05155791,0.00004880586,0.0002767211,0.0006455058,0.0001620147,0.4004064,0.5364961,0.001334508,0.002191971,0.00009275824],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9943026,0.0002838318,0.00315157,0.00008315555,0.00001452211,0.000017558,0.000288114,0.0002749015,0.001583704],"genre_scores_gemma":[0.9969206,0.0000765018,0.002329748,0.00002439727,0.000005732363,0.0000125181,0.0002341333,0.00004689811,0.0003495184],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.00169906,"threshold_uncertainty_score":0.005566955,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1988102072","doi":"10.1109/92.994977","title":"Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":134,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Domino logic; Domino; Cascode; CMOS; Electronic engineering; Standby power; Computer science; Logic gate; Overhead (engineering); Dynamic demand; Engineering; Reliability (semiconductor); Dynamic logic (digital electronics); Pass transistor logic; Electrical engineering; Power (physics); Voltage; Transistor; Logic synthesis; Logic family","authors":[{"name":"Mohab Anis","is_ca":true},{"name":"M.W. Allam","is_ca":false},{"name":"M.I. Elmasry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.007794041568643099,"gpt":0.1937992313350795,"spread":0.1860051897664364,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008006532,0.0002103651,0.0001222636,0.0002366017,0.0002219592,0.000320396,0.000535681,0.0001514108,0.001650675],"category_scores_gemma":[0.0002640678,0.00009682542,0.0001224996,0.0003252386,0.0001531291,0.0004349816,0.0002477827,0.00021662,0.0001894316],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003590759,"about_ca_system_score_gemma":0.0002438786,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003206389,"about_ca_topic_score_gemma":0.001828835,"domain_scores_codex":[0.9999377,0.000006687928,0.000004014604,0.00001035519,0.00003278373,0.000008458584],"domain_scores_gemma":[0.9999051,0.00001602858,0.00002360857,0.00002535909,0.00002168178,0.00000820052],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001954144,0.0000453455,0.001165717,0.0002089823,0.00002372765,0.0003302082,0.0001622006,0.02091565,0.7177634,0.05160747,0.003524044,0.2040579],"study_design_scores_gemma":[0.000176007,0.001111354,0.004240676,0.00007676637,0.0001013136,0.001782558,0.0001213961,0.3447805,0.5052413,0.04714706,0.09514417,0.00007688742],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.485646,0.003732333,0.4853985,0.0005739583,0.0002420461,0.0001553422,0.0004857203,0.001860289,0.02190582],"genre_scores_gemma":[0.8842996,0.0008366932,0.1065675,0.0001629937,0.00006481011,0.00007289966,0.0002369591,0.000123272,0.007635241],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001650675,"threshold_uncertainty_score":0.005522013,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2049114603","doi":"10.1109/mm.2007.58","title":"Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors","year":2007,"lang":"en","type":"article","venue":"IEEE Micro","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":133,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada; National Science Foundation","keywords":"Reliability (semiconductor); Microprocessor; Computer science; Reliability engineering; Power (physics); Embedded system; Battery (electricity); Power optimization; Power consumption; Engineering","authors":[{"name":"David Brooks","is_ca":false},{"name":"Robert P. Dick","is_ca":false},{"name":"Russ Joseph","is_ca":false},{"name":"Li Shang","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.008786116772330798,"gpt":0.2072334514319541,"spread":0.1984473346596233,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003488882,0.0006238198,0.0004427103,0.0005837774,0.0003841329,0.0007239004,0.0008559679,0.0008627076,0.0009125798],"category_scores_gemma":[0.001040522,0.0004990548,0.0004993813,0.0007154932,0.0005246281,0.001627949,0.0004105297,0.0006722346,0.0006784678],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006463145,"about_ca_system_score_gemma":0.000492643,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003693453,"about_ca_topic_score_gemma":0.002254074,"domain_scores_codex":[0.9997531,0.00007209759,0.00001299516,0.00002970823,0.0001101171,0.00002199905],"domain_scores_gemma":[0.9998305,0.00009089773,0.00002133487,0.00001995249,0.00003213344,0.000005144916],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001441278,0.00002167897,0.0002898433,0.00009822582,0.00001156186,0.000105371,0.00006125987,0.9165256,0.004115206,0.05552067,0.001621982,0.02161409],"study_design_scores_gemma":[0.000003151137,0.00002765956,0.0002585789,0.00001935135,0.000007999914,0.00005221049,0.00001779319,0.9583219,0.001113328,0.03255642,0.007610093,0.0000114214],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0310773,0.02064053,0.9168137,0.001735146,0.0002736108,0.000061834,0.0002501625,0.0005829175,0.02856476],"genre_scores_gemma":[0.7917833,0.0382105,0.1287574,0.0007134957,0.0006961658,0.0004421889,0.0003558862,0.0005658686,0.03847518],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003693453,"threshold_uncertainty_score":0.007343948,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2954748826","doi":"10.1109/tc.2019.2926275","title":"Design and Analysis of Area and Power Efficient Approximate Booth Multipliers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":129,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Saskatchewan","funders":"University of Saskatchewan","keywords":"Multiplier (economics); Booth's multiplication algorithm; Computer science; Arithmetic; Algorithm; Approximation error; Adder; Mathematics","authors":[{"name":"S. Venkatachalam","is_ca":true},{"name":"Elizabeth Adams","is_ca":true},{"name":"Hyuk-Jae Lee","is_ca":false},{"name":"Seok‐Bum Ko","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.008221479260659581,"gpt":0.1870785827645566,"spread":0.178857103503897,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002211653,0.0003695597,0.0003139006,0.0003290225,0.0002434013,0.000595698,0.0004818086,0.0002638398,0.001921182],"category_scores_gemma":[0.0009892187,0.0002184367,0.0002186278,0.0003980653,0.0002201221,0.0006031553,0.000207708,0.0002193768,0.000292018],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005796683,"about_ca_system_score_gemma":0.0007210479,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007773156,"about_ca_topic_score_gemma":0.001261886,"domain_scores_codex":[0.9997678,0.00004521691,0.000009538098,0.00002861848,0.0001207394,0.00002804165],"domain_scores_gemma":[0.9997029,0.0001040695,0.00007022607,0.00003759232,0.00007672197,0.00000854665],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005062905,0.00008353271,0.003168609,0.0004030529,0.00009461922,0.0002927978,0.0002125429,0.5482244,0.1314053,0.07324499,0.003217759,0.239146],"study_design_scores_gemma":[0.00004685173,0.0005536479,0.0007505991,0.00002204661,0.00002869645,0.0002561146,0.00004032302,0.9589774,0.02576901,0.005728899,0.007813289,0.00001305319],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.288409,0.001871792,0.6925512,0.0003345642,0.00006636726,0.0001687504,0.0001383479,0.0006057374,0.01585425],"genre_scores_gemma":[0.854843,0.000527646,0.1395743,0.00005660888,0.0000322509,0.0001170585,0.00008883891,0.00002627561,0.004733988],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001921182,"threshold_uncertainty_score":0.00642699,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2111207983","doi":"10.1109/async.2003.1199168","title":"Efficient self-timed interfaces for crossing clock domains","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":123,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Handshaking; Asynchronous communication; Computer science; FIFO (computing and electronics); Clock domain crossing; Skew; Clock skew; Synchronization (alternating current); Communication source; Digital clock manager; Parallel computing; Channel (broadcasting); Computer hardware; Synchronous circuit; Clock signal; Computer network; Telecommunications","authors":[{"name":"Anirban Chakraborty","is_ca":true},{"name":"Mark R. Greenstreet","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.007219371925552037,"gpt":0.2139138108678516,"spread":0.2066944389422995,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00079491,0.0003126814,0.0003292654,0.0005689944,0.0003505144,0.0009665549,0.001157551,0.0004762512,0.003368448],"category_scores_gemma":[0.002227578,0.0002917069,0.0001903888,0.000439831,0.0004921251,0.001314181,0.0007833402,0.0005023032,0.0007453433],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004006749,"about_ca_system_score_gemma":0.0003843311,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001317722,"about_ca_topic_score_gemma":0.0002246962,"domain_scores_codex":[0.9995534,0.00009539267,0.00004487432,0.00005947796,0.0001901531,0.0000566351],"domain_scores_gemma":[0.9988274,0.0003608287,0.0002005707,0.0003080636,0.0002426439,0.00006058123],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0008674943,0.0003097927,0.00199506,0.0004371057,0.00005401013,0.000302259,0.0005346417,0.0819213,0.2471655,0.3890116,0.004268631,0.2731327],"study_design_scores_gemma":[0.0002764664,0.0006107356,0.0004881814,0.00004919471,0.00006368291,0.0004679351,0.0001087219,0.6717519,0.2359161,0.05459187,0.03562607,0.00004923991],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1104613,0.0005077771,0.8769073,0.0001039473,0.000133398,0.00008695372,0.00004433079,0.00162304,0.01013202],"genre_scores_gemma":[0.7411319,0.0003080434,0.2524197,0.00009574206,0.00007266459,0.0001247014,0.0001003643,0.0001627913,0.005584175],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003368448,"threshold_uncertainty_score":0.01126856,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2098762322","doi":"10.1109/fpt.2005.1568543","title":"Dynamic voltage scaling for commercial FPGAs","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":108,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Robustness (evolution); Field-programmable gate array; Computer science; Voltage; Dynamic voltage scaling; Inverter; Scaling; Chip; Electronic circuit; Margin (machine learning); Electronic engineering; Electrical engineering; Embedded system; Engineering; Mathematics","authors":[{"name":"Chun Tak Chow","is_ca":false},{"name":"Lokman Tsui","is_ca":false},{"name":"Philip H. W. Leong","is_ca":false},{"name":"Wayne Luk","is_ca":false},{"name":"Steven J. E. Wilton","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.004686401898973149,"gpt":0.1989884581160111,"spread":0.1943020562170379,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003082361,0.0005138539,0.0001933505,0.0006276428,0.0003182844,0.0006201274,0.0009872519,0.0002301187,0.01569153],"category_scores_gemma":[0.002017422,0.000222172,0.0001707863,0.0006638697,0.0001906215,0.000757053,0.0004389903,0.0004153505,0.001726909],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005514383,"about_ca_system_score_gemma":0.0003132026,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005768294,"about_ca_topic_score_gemma":0.001203853,"domain_scores_codex":[0.9995564,0.00005585014,0.00003435123,0.00007769095,0.0002301894,0.00004559373],"domain_scores_gemma":[0.9991542,0.0002223213,0.00008350649,0.000259697,0.0002509917,0.0000293175],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002590615,0.0001018462,0.001605429,0.0004169897,0.0000342694,0.0003979817,0.000131047,0.0140329,0.2291332,0.02755835,0.01618124,0.7101477],"study_design_scores_gemma":[0.000222117,0.001000606,0.003816863,0.0002192341,0.00007244044,0.002566825,0.0001533928,0.2038032,0.4727044,0.02075636,0.294608,0.00007661195],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1156203,0.002445247,0.7771711,0.0006552938,0.0003913285,0.0005261459,0.0005000764,0.02255155,0.08013894],"genre_scores_gemma":[0.5311973,0.000736037,0.4500106,0.0002888241,0.0001201543,0.0003762033,0.0007043269,0.0008394715,0.0157272],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01569153,"threshold_uncertainty_score":0.05249333,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2019828391","doi":"10.1109/tvlsi.2003.816139","title":"Low-leakage asymmetric-cell SRAM","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":105,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Sense amplifier; Degradation (telecommunications); Computer science; Electronic engineering; Transistor; Electrical engineering; Engineering; Semiconductor memory; Computer hardware; Voltage","authors":[{"name":"Navid Azizi","is_ca":true},{"name":"Farid N. Najm","is_ca":true},{"name":"Andreas Moshovos","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006963472649608291,"gpt":0.1959009477767522,"spread":0.1889374751271439,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001204272,0.0002674594,0.0003327746,0.0002427484,0.0002017676,0.0004517189,0.001482769,0.0003343615,0.00149892],"category_scores_gemma":[0.000374514,0.0001081625,0.0001663026,0.000327989,0.000208686,0.0008364449,0.0003200449,0.0002273256,0.0007347188],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001980973,"about_ca_system_score_gemma":0.0001977776,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001501535,"about_ca_topic_score_gemma":0.0003753894,"domain_scores_codex":[0.999806,0.00002109937,0.00002103095,0.00003962642,0.00008482434,0.00002750586],"domain_scores_gemma":[0.9995009,0.00004905872,0.0001254771,0.000106834,0.0001891471,0.00002865797],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004599594,0.0001193597,0.003819547,0.0002640322,0.00006915467,0.0005181314,0.0000532169,0.01105118,0.7702134,0.0191791,0.003298157,0.1909548],"study_design_scores_gemma":[0.00007301484,0.001003852,0.002134749,0.00002366023,0.0001471754,0.003476719,0.00003867297,0.1229396,0.8288373,0.006660694,0.03461483,0.00004983641],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6641563,0.003405104,0.309377,0.0003466868,0.0003088694,0.00008677881,0.0007474387,0.002579553,0.01899222],"genre_scores_gemma":[0.9398699,0.0004954421,0.05470996,0.0001847722,0.00007385034,0.00003009607,0.0003941266,0.00004993924,0.004191872],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.00149892,"threshold_uncertainty_score":0.00501436,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2143699720","doi":"10.1109/82.868458","title":"A fast parallel multiplier-accumulator using the modified Booth algorithm","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Datapath; Booth's multiplication algorithm; Computer science; Speedup; Multiplier (economics); Encoder; Accumulator (cryptography); Parallel computing; Algorithm; Computer hardware; 16-bit; Carry (investment); Adder","authors":[{"name":"F. El-Guibaly","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02234280248077349,"gpt":0.2208206817608095,"spread":0.198477879280036,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001474517,0.0004210187,0.0003209689,0.000709829,0.0004007119,0.0003888076,0.000562623,0.0002813731,0.003336273],"category_scores_gemma":[0.000439555,0.0002388733,0.0002815274,0.0006437868,0.000263345,0.0008283269,0.0003138288,0.000322938,0.0008618852],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003715288,"about_ca_system_score_gemma":0.0006781123,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001512415,"about_ca_topic_score_gemma":0.002375023,"domain_scores_codex":[0.9998666,0.00002312858,0.000009026638,0.00003172402,0.00005228072,0.0000171822],"domain_scores_gemma":[0.9998358,0.00005489751,0.00002164462,0.00003736291,0.00004118709,0.000008874469],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0006248653,0.0001089171,0.001362138,0.0003885848,0.00009524037,0.0004381492,0.0001838639,0.1044462,0.1774645,0.07957957,0.0062215,0.6290865],"study_design_scores_gemma":[0.0001460621,0.0006338897,0.001217393,0.00005274775,0.00008384594,0.001386185,0.00004110542,0.7634021,0.13404,0.03626382,0.06263088,0.0001019565],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0377478,0.000639955,0.951378,0.0001128204,0.00007386267,0.0001061195,0.0001385475,0.003908071,0.005894718],"genre_scores_gemma":[0.2820148,0.0003027701,0.7121249,0.00007631275,0.0000514651,0.00009938424,0.0001878913,0.0001842235,0.004958338],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003336273,"threshold_uncertainty_score":0.01116097,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2124021899","doi":"10.1145/968280.968287","title":"Active leakage power optimization for FPGAs","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Xilinx (Canada); University of Toronto","funders":"","keywords":"Field-programmable gate array; Leakage (economics); Leakage power; CMOS; Computer science; Electronic engineering; Digital electronics; Sequential logic; Logic gate; Embedded system; Electronic circuit; Logic synthesis; Electrical engineering; Engineering; Transistor; Voltage","authors":[{"name":"Jason H. Anderson","is_ca":true},{"name":"Farid N. Najm","is_ca":true},{"name":"Tim Tuan","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.005663221138393075,"gpt":0.1909709541821616,"spread":0.1853077330437686,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000180295,0.000785788,0.0003460853,0.0004556556,0.0002437029,0.0006324686,0.0006179918,0.0002356203,0.002180806],"category_scores_gemma":[0.0005398518,0.0001961785,0.000355183,0.0005414697,0.0002718126,0.0007656497,0.0002545779,0.0002526635,0.0003153705],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005634943,"about_ca_system_score_gemma":0.0003124108,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004374804,"about_ca_topic_score_gemma":0.0008676837,"domain_scores_codex":[0.999801,0.00003790786,0.0000127794,0.00003036516,0.00007462967,0.00004339444],"domain_scores_gemma":[0.9997796,0.00008754495,0.00004137579,0.00003787576,0.00004520085,0.000008388912],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003396595,0.00011767,0.001342155,0.0003204198,0.00009748936,0.0001918785,0.00006300295,0.599409,0.1397455,0.01800644,0.001991645,0.2383751],"study_design_scores_gemma":[0.00005186906,0.000539594,0.001180357,0.00003734976,0.0001236753,0.0003091098,0.00003887816,0.8532604,0.1217333,0.01139964,0.01130597,0.00001989546],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2376734,0.002867639,0.7417923,0.0003814397,0.00008657017,0.00007033858,0.0001714722,0.001035285,0.01592153],"genre_scores_gemma":[0.9137824,0.0007756933,0.08032872,0.0001006031,0.00003793311,0.00003845683,0.00009617797,0.0001268598,0.004713263],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002180806,"threshold_uncertainty_score":0.007295549,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1985055077","doi":"10.1145/344166.344562","title":"High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies","year":2000,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":101,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Computer science; Logic gate; Pass transistor logic; Electronic engineering; Computer architecture; Embedded system; Electrical engineering; Transistor; Engineering; Voltage; Algorithm","authors":[{"name":"M.W. Allam","is_ca":true},{"name":"Mohab Anis","is_ca":true},{"name":"M.I. Elmasry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.005091267279428261,"gpt":0.1947843209841096,"spread":0.1896930537046813,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008546427,0.0003005774,0.0001052293,0.0003038357,0.0002240942,0.000478526,0.0005174539,0.0001691764,0.003677017],"category_scores_gemma":[0.000264899,0.0001167099,0.0001525923,0.0004004143,0.0001747768,0.0005512334,0.0002335568,0.0002948807,0.0003383687],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000392623,"about_ca_system_score_gemma":0.0002990094,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003751674,"about_ca_topic_score_gemma":0.001964184,"domain_scores_codex":[0.9999194,0.000008059268,0.000006182001,0.00001386341,0.00004046941,0.0000119188],"domain_scores_gemma":[0.9999094,0.000018254,0.00001849835,0.00001903204,0.00002641891,0.000008424252],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002193511,0.00004929409,0.0009982177,0.0002668806,0.00002678111,0.000465318,0.0001693931,0.009776538,0.6269669,0.08977853,0.006437687,0.2648451],"study_design_scores_gemma":[0.0002378095,0.001404105,0.003846721,0.0001598951,0.0001355119,0.003440277,0.0001943893,0.2009544,0.4544498,0.06831777,0.2667544,0.0001050021],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2138511,0.003016451,0.7272266,0.0007677355,0.0004884377,0.000260326,0.0005541643,0.002246032,0.05158911],"genre_scores_gemma":[0.7770035,0.001354958,0.2014345,0.0004879544,0.0001788875,0.0001624244,0.0003986401,0.0001944836,0.01878464],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003677017,"threshold_uncertainty_score":0.01230085,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1496057122","doi":"10.1109/nanoarch.2015.7180603","title":"Transmission gate-based approximate adders for inexact computing","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":96,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Adder; Transmission gate; Reduction (mathematics); Computer science; Dissipation; CMOS; Electronic engineering; Logic gate; Power (physics); Low-power electronics; Transmission (telecommunications); Very-large-scale integration; Algorithm; Mathematics; Power consumption; Transistor; Electrical engineering; Voltage; Engineering; Embedded system; Telecommunications","authors":[{"name":"Zhixi Yang","is_ca":true},{"name":"Jie Han","is_ca":true},{"name":"Fabrizio Lombardi","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02753207767356445,"gpt":0.23151150577084,"spread":0.2039794280972755,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002517308,0.000299901,0.0003140844,0.0004181654,0.0003420434,0.000827138,0.000651834,0.0003381115,0.002409656],"category_scores_gemma":[0.0006884801,0.0001665942,0.0003064519,0.0005036871,0.0003053245,0.001156007,0.0002816721,0.0004347067,0.000308551],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003661711,"about_ca_system_score_gemma":0.0005119072,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005598699,"about_ca_topic_score_gemma":0.001918456,"domain_scores_codex":[0.999842,0.00002572522,0.00001940353,0.00001976164,0.00007816872,0.00001476881],"domain_scores_gemma":[0.9997544,0.00007132292,0.00004440645,0.00005832276,0.0000618349,0.00000973368],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005181524,0.00009718286,0.0007873813,0.0005471164,0.0001910206,0.0006570418,0.0002342355,0.1687099,0.2162544,0.2347419,0.006329095,0.3709325],"study_design_scores_gemma":[0.0000501436,0.0005578556,0.0005172233,0.00005534855,0.0001626421,0.0007369465,0.00004992387,0.8533881,0.08787849,0.03024556,0.02630117,0.00005668851],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1365349,0.002367381,0.8480073,0.000406875,0.0003474343,0.0001138309,0.0002830796,0.001299237,0.01064009],"genre_scores_gemma":[0.6691649,0.001154553,0.3246645,0.0002223655,0.00006857781,0.00007444938,0.0001943207,0.00003580067,0.004420419],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002409656,"threshold_uncertainty_score":0.008061111,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109258578","doi":"10.1145/775832.775861","title":"A static pattern-independent technique for power grid voltage integrity verification","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":96,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Grid; Voltage drop; Static analysis; Power integrity; Power (physics); Voltage; Power grid; Dynamic demand; Reliability engineering; Electrical engineering; Signal integrity; Engineering; Printed circuit board","authors":[{"name":"D. Kouroussis","is_ca":true},{"name":"Farid N. Najm","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01259757578002426,"gpt":0.2269818749137835,"spread":0.2143842991337592,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001558599,0.0009230623,0.0006760196,0.001307731,0.0009846771,0.001423806,0.001821729,0.0007976936,0.00463258],"category_scores_gemma":[0.00615515,0.0008242394,0.001653841,0.001337777,0.001961018,0.003637101,0.001841407,0.002071585,0.001184818],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009871211,"about_ca_system_score_gemma":0.002108427,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001188801,"about_ca_topic_score_gemma":0.001623332,"domain_scores_codex":[0.997151,0.0004848335,0.0002230039,0.0003618448,0.001576025,0.0002034197],"domain_scores_gemma":[0.9964746,0.001020284,0.000286569,0.001530859,0.0006373982,0.0000502876],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002393425,0.0001994813,0.001787972,0.0005342208,0.0001314826,0.0006537242,0.0003937419,0.08542876,0.08088569,0.3284254,0.007831197,0.493489],"study_design_scores_gemma":[0.0001246436,0.0003983499,0.0007678438,0.0001787208,0.0001974491,0.001183405,0.0001244063,0.511558,0.1656367,0.2706133,0.04910537,0.0001117641],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001972223,0.00004613274,0.9947715,0.00009388202,0.00002432147,0.00007010956,0.00003741509,0.0009735739,0.002010676],"genre_scores_gemma":[0.2241605,0.0003293411,0.769283,0.0003438509,0.00008024154,0.0004609294,0.0003493643,0.0006114292,0.004381328],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00463258,"threshold_uncertainty_score":0.01549757,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2128473621","doi":"10.1109/fpl.2006.311199","title":"Activity Estimation for Field-Programmable Gate Arrays","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":86,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Context (archaeology); Power (physics); Estimation; Field (mathematics); Gate array; Embedded system; Reliability engineering; Computer engineering; Engineering; Mathematics; Systems engineering","authors":[{"name":"Julien Lamoureux","is_ca":true},{"name":"Steven J. E. Wilton","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006045024678329392,"gpt":0.2046165053173128,"spread":0.1985714806389834,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003437799,0.0007133822,0.0003374696,0.0008198016,0.0002509599,0.0005733578,0.0005611642,0.0002944399,0.001811125],"category_scores_gemma":[0.003772509,0.0002024077,0.0003478279,0.0006375235,0.0001601921,0.0009052369,0.0003355281,0.000398777,0.0005091138],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004167096,"about_ca_system_score_gemma":0.0003767131,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001847628,"about_ca_topic_score_gemma":0.002910852,"domain_scores_codex":[0.9995252,0.0001116729,0.00003357946,0.00008206741,0.0002200408,0.00002738004],"domain_scores_gemma":[0.9985701,0.0008379338,0.0001696371,0.0001532814,0.0002417536,0.0000272601],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000251099,0.00007847448,0.005430846,0.0001916446,0.00007962867,0.0001415958,0.000115822,0.3697974,0.02924128,0.006305328,0.001667246,0.5866995],"study_design_scores_gemma":[0.00002598631,0.0001641366,0.002171132,0.00002585562,0.00003357799,0.0003297792,0.0000351848,0.9547454,0.03130356,0.006071338,0.005069233,0.00002484325],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02545365,0.0003797174,0.9711368,0.0000540932,0.00002269275,0.00003672517,0.0001135485,0.00126188,0.001540925],"genre_scores_gemma":[0.7062789,0.0006716303,0.2897229,0.00005447508,0.00003278393,0.000116316,0.0005305939,0.0001393901,0.002453145],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001847628,"threshold_uncertainty_score":0.006058812,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109220580","doi":"10.1145/566408.566422","title":"Low-leakage asymmetric-cell SRAM","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":81,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Computer science; Sense amplifier; Electronic engineering; Degradation (telecommunications); Transistor; Electrical engineering; Computer hardware; Engineering; Semiconductor memory; Telecommunications","authors":[{"name":"Navid Azizi","is_ca":true},{"name":"Andreas Moshovos","is_ca":true},{"name":"Farid N. Najm","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.007489155295462705,"gpt":0.1622023453878472,"spread":0.1547131900923845,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001246856,0.0002869783,0.0003598625,0.0002776929,0.0002279174,0.0005189108,0.001386535,0.0003292396,0.001471899],"category_scores_gemma":[0.0003847534,0.0001206308,0.0001638348,0.0003425365,0.0002298008,0.0008576012,0.0003596562,0.0002570302,0.0007188685],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002002033,"about_ca_system_score_gemma":0.0002405522,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001563183,"about_ca_topic_score_gemma":0.0004385453,"domain_scores_codex":[0.9998037,0.00001717915,0.00002176029,0.00003767313,0.00009105745,0.00002861083],"domain_scores_gemma":[0.9995,0.00004763118,0.0001209148,0.0001204261,0.0001780782,0.00003280647],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00040144,0.0001388431,0.003620717,0.0002535557,0.00005515951,0.0005456866,0.00007508764,0.0113222,0.7901055,0.02376388,0.002830395,0.1668875],"study_design_scores_gemma":[0.00008752264,0.001099475,0.0021884,0.00002867343,0.0001374564,0.003979448,0.00004917082,0.1260681,0.8188393,0.008919434,0.03853723,0.00006577236],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6941012,0.00267566,0.2822426,0.0003644676,0.0002595614,0.00009075207,0.0007862515,0.001663553,0.01781599],"genre_scores_gemma":[0.940775,0.0004782346,0.05360545,0.0001846091,0.00006474409,0.00003667514,0.0003888339,0.00004163542,0.004424892],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001471899,"threshold_uncertainty_score":0.004923999,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4247881338","doi":"10.1109/dac.2002.1012673","title":"Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique","year":2002,"lang":"en","type":"article","venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":80,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Subthreshold conduction; Leakage (economics); Very-large-scale integration; Computer science; Dynamic demand; Transistor; Cluster analysis; Standby power; Electronic engineering; Electronic circuit; Dissipation; Low-power electronics; Reduction (mathematics); Logic gate; Embedded system; Power (physics); Engineering; Electrical engineering; Voltage; Mathematics","authors":[{"name":"Mohab Anis","is_ca":true},{"name":"Shawki Areibi","is_ca":true},{"name":"Mohamed A. E. Mahmoud","is_ca":true},{"name":"M. Elmasry","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03265597306133072,"gpt":0.2450234269764222,"spread":0.2123674539150915,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001054767,0.0004307084,0.0002436344,0.0005049767,0.0003366274,0.0002558402,0.0005947996,0.0002604903,0.0007362727],"category_scores_gemma":[0.0004207246,0.0001598471,0.0002494679,0.0005801434,0.0001800515,0.0005103301,0.000236564,0.0002251219,0.0001837474],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004393122,"about_ca_system_score_gemma":0.0004180161,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00129211,"about_ca_topic_score_gemma":0.002970644,"domain_scores_codex":[0.9998511,0.00002918392,0.000007505979,0.00002321946,0.00006620477,0.0000228123],"domain_scores_gemma":[0.9997762,0.00006270739,0.0000561704,0.00005237984,0.00004379715,0.000008857131],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003366805,0.0002197897,0.002337701,0.0001871666,0.00006038122,0.000197455,0.0001962103,0.234964,0.3397023,0.008893417,0.002045238,0.4108597],"study_design_scores_gemma":[0.00006740967,0.0006839113,0.003241477,0.00001683963,0.0000478954,0.0005533767,0.00006303361,0.7565261,0.2272022,0.006870645,0.004695924,0.00003121193],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4594042,0.0006148101,0.5332496,0.0002010822,0.00003563051,0.0000744504,0.0001275229,0.002291551,0.00400117],"genre_scores_gemma":[0.8347989,0.0001223393,0.1634555,0.00006758201,0.00001441126,0.00005261907,0.0001638414,0.00007597132,0.00124885],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.00129211,"threshold_uncertainty_score":0.003187478,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2030765577","doi":"10.1109/fpl.2013.6645511","title":"Should FPGAS abandon the pass-gate?","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":76,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Transmission gate; Field-programmable gate array; Logic block; Logic gate; Transistor; Boosting (machine learning); Gate equivalent; Computer science; Gate array; Power–delay product; Electronic engineering; Programmable logic array; Pass transistor logic; Electrical engineering; Engineering; Embedded system; Voltage; Gate oxide","authors":[{"name":"Charles Chiasson","is_ca":true},{"name":"Vaughn Betz","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01175137580219362,"gpt":0.1804422151234459,"spread":0.1686908393212523,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001944988,0.0004338018,0.0002972638,0.0002337544,0.000637122,0.001658866,0.0007956473,0.002021193,0.006576905],"category_scores_gemma":[0.006125443,0.0002590416,0.0002941907,0.0002487331,0.001821963,0.005273559,0.0006072147,0.002422539,0.004140359],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007820972,"about_ca_system_score_gemma":0.0006771984,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001377442,"about_ca_topic_score_gemma":0.002535178,"domain_scores_codex":[0.9991494,0.0002359907,0.00003479382,0.0001060033,0.0003280977,0.0001456111],"domain_scores_gemma":[0.9979272,0.0006392311,0.0001099453,0.0004625781,0.0006773041,0.0001838254],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0007540563,0.0001333447,0.00554362,0.00061648,0.00008546521,0.0008527832,0.0004647055,0.005300028,0.01345422,0.3356872,0.1569609,0.4801472],"study_design_scores_gemma":[0.0001603783,0.0007055031,0.002159624,0.0003856496,0.00004451486,0.001260423,0.0005232787,0.00355574,0.01303125,0.1512009,0.8269115,0.00006129561],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"commentary","genre_gemma":"empirical","genre_scores_codex":[0.1089606,0.05079305,0.1437781,0.53574,0.01439304,0.0001619363,0.0005450541,0.003603978,0.1420243],"genre_scores_gemma":[0.6088592,0.02963715,0.1129726,0.1018829,0.003945516,0.0001380993,0.0003549811,0.00102447,0.1411851],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.006576905,"threshold_uncertainty_score":0.02200192,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2010482300","doi":"10.1109/82.996053","title":"The design of hybrid carry-lookahead/carry-select adders","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":73,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Carry (investment); Computer science; Carry-save adder; Path (computing); Arithmetic; Serial binary adder; Generator (circuit theory); Critical path method; Computer hardware; Parallel computing; Power (physics); Mathematics; Engineering; Telecommunications; Computer network","authors":[{"name":"Y. Wang","is_ca":false},{"name":"Cheng-Yu Pai","is_ca":true},{"name":"Xiaoyu Song","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02000230068465069,"gpt":0.1896240523187556,"spread":0.169621751634105,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001541563,0.0003738893,0.0002699659,0.0003898043,0.0003184737,0.0004828267,0.0006952516,0.0002952272,0.001773124],"category_scores_gemma":[0.0001735605,0.0002343116,0.0002490373,0.000387932,0.0002530043,0.00055512,0.0002863256,0.0002012719,0.000400121],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002949723,"about_ca_system_score_gemma":0.0003453958,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003960187,"about_ca_topic_score_gemma":0.001207045,"domain_scores_codex":[0.9998938,0.00001444368,0.00000960739,0.0000228345,0.00003765092,0.00002159339],"domain_scores_gemma":[0.9999228,0.00001383499,0.00001199219,0.00001257618,0.00002782824,0.00001102187],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0008289454,0.00007590138,0.001510764,0.0006805498,0.000272519,0.0008558742,0.0001883934,0.1019891,0.4198098,0.08536763,0.006745381,0.3816751],"study_design_scores_gemma":[0.0002286322,0.0008667937,0.002033176,0.00008843606,0.0004716511,0.002057767,0.00009941512,0.515005,0.3611337,0.04105073,0.07682732,0.0001373669],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.2165928,0.003300745,0.7597288,0.0003093855,0.0002924938,0.0002349579,0.0002874567,0.001957916,0.01729538],"genre_scores_gemma":[0.7325661,0.000914825,0.25936,0.0002014642,0.00007995516,0.0001190806,0.0002414462,0.00004821102,0.006468968],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.001773124,"threshold_uncertainty_score":0.005931675,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2155583994","doi":"10.1109/tcsi.2009.2016633","title":"Statistical Design of the 6T SRAM Bit Cell","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":70,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Leakage (economics); Transistor; Sizing; Threshold voltage; Computer science; Electronic engineering; Voltage; Memory cell; 4-bit; Yield (engineering); Bit (key); Circuit design; Electrical engineering; Computer hardware; Embedded system; Engineering; Materials science","authors":[{"name":"V Mnssvkr Gupta","is_ca":true},{"name":"Mohab Anis","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01124284517131865,"gpt":0.1861077284019827,"spread":0.174864883230664,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005940004,0.0002476398,0.0003550048,0.0004328918,0.0002995301,0.0005337023,0.0008941201,0.0002794493,0.001496702],"category_scores_gemma":[0.001599334,0.0002585945,0.0003296046,0.0003638873,0.0003203981,0.0004601576,0.0004012228,0.0003691926,0.0007407431],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005370675,"about_ca_system_score_gemma":0.001122303,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005498726,"about_ca_topic_score_gemma":0.001148402,"domain_scores_codex":[0.999402,0.0001363828,0.00003547716,0.00006549045,0.0003146448,0.00004599281],"domain_scores_gemma":[0.999275,0.0001722689,0.00009120149,0.0000895616,0.0003431008,0.00002888503],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003285557,0.00008024269,0.003205124,0.0002892631,0.0001374906,0.0003093426,0.0001346148,0.5592619,0.1756137,0.09653392,0.002465799,0.16164],"study_design_scores_gemma":[0.00002633201,0.0001937385,0.0005522997,0.000008484913,0.00002919136,0.0001638958,0.0000156518,0.949035,0.03790944,0.006459289,0.005582742,0.00002394667],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04032161,0.0002663244,0.9555702,0.0001660276,0.00005833166,0.0001083095,0.0001296764,0.0005537912,0.002825676],"genre_scores_gemma":[0.5729517,0.0003210294,0.4235143,0.000209357,0.00006999601,0.000366971,0.0002974037,0.0001656549,0.002103546],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001496702,"threshold_uncertainty_score":0.005006969,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1974233803","doi":"10.1145/1344671.1344695","title":"Area and delay trade-offs in the circuit and architecture design of FPGAs","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":68,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Architecture; Computer science; Computer architecture; Circuit design; Integrated circuit design; Embedded system","authors":[{"name":"Ian Kuon","is_ca":true},{"name":"Jonathan Rose","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02292303065116857,"gpt":0.183917017852156,"spread":0.1609939872009874,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00105569,0.0004254684,0.0001969965,0.0007535826,0.0003005877,0.0009134906,0.0005356743,0.0003734576,0.00307207],"category_scores_gemma":[0.004294066,0.0002758079,0.0001713621,0.0007335806,0.0003457969,0.001248448,0.0003011215,0.0003909695,0.000333982],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008930707,"about_ca_system_score_gemma":0.00045702,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007278562,"about_ca_topic_score_gemma":0.002124428,"domain_scores_codex":[0.9993063,0.0002536126,0.00004118999,0.00006987587,0.000234539,0.00009443158],"domain_scores_gemma":[0.998032,0.001452222,0.0001539703,0.00007750621,0.0002328065,0.00005145459],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0008417446,0.00007704383,0.003955001,0.0002502245,0.00003972557,0.0003017162,0.0001448164,0.6231267,0.04041286,0.06433336,0.001636721,0.26488],"study_design_scores_gemma":[0.00008316802,0.0009812237,0.00267515,0.00006986526,0.00009387154,0.000713852,0.0001498633,0.9076919,0.02696293,0.04739766,0.01314239,0.00003813728],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6192982,0.01829998,0.2911405,0.001282015,0.0003290852,0.00007360949,0.0001055716,0.0003484537,0.06912259],"genre_scores_gemma":[0.959815,0.001929031,0.03216309,0.0001077828,0.00009588157,0.00002174244,0.00003001831,0.00005079771,0.00578676],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.00307207,"threshold_uncertainty_score":0.01027715,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2903735800","doi":"10.1109/fpl.2018.00014","title":"Embracing Diversity: Enhanced DSP Blocks for Low-Precision Deep Learning on FPGAs","year":2018,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":67,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Digital signal processing; Computer science; Field-programmable gate array; Convolutional neural network; Floating point; Embedded system; Block (permutation group theory); Parallel computing; Overhead (engineering); Computer hardware; Algorithm; Artificial intelligence; Mathematics","authors":[{"name":"Andrew Boutros","is_ca":true},{"name":"Sadegh Yazdanshenas","is_ca":true},{"name":"Vaughn Betz","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.00865661826823669,"gpt":0.2133980077770524,"spread":0.2047413895088157,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003409242,0.0008721348,0.0002706492,0.0006319354,0.0002154651,0.0006463884,0.001450719,0.0003263655,0.01127411],"category_scores_gemma":[0.0009412182,0.0003064674,0.0002932677,0.000573071,0.0002392887,0.001174949,0.0005572658,0.0008207788,0.002550297],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005197991,"about_ca_system_score_gemma":0.0006585142,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002256708,"about_ca_topic_score_gemma":0.003861826,"domain_scores_codex":[0.9996821,0.00003766244,0.00002217983,0.00006266813,0.0001211112,0.0000744179],"domain_scores_gemma":[0.9996794,0.0001013449,0.00003867203,0.00006789632,0.00008053159,0.00003197929],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.002004507,0.0004323852,0.005433514,0.0007297008,0.000211265,0.0007549066,0.0002080456,0.1043631,0.1748856,0.0215491,0.03820482,0.6512229],"study_design_scores_gemma":[0.0006363843,0.002124311,0.003841812,0.0001761114,0.0001773466,0.0007663138,0.0001392007,0.652987,0.2349801,0.008746142,0.09532485,0.0001004795],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3273567,0.003328562,0.6032562,0.000675976,0.0006310618,0.0003807598,0.001189786,0.02391854,0.03926243],"genre_scores_gemma":[0.7708448,0.000503013,0.2168541,0.0004663967,0.00007822984,0.0002064763,0.001061638,0.0003530485,0.009632283],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01127411,"threshold_uncertainty_score":0.03771561,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118477157","doi":"10.1109/82.877142","title":"An analytical model for current, delay, and power analysis of submicron CMOS logic circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":65,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University; University of Toronto","funders":"","keywords":"CMOS; Waveform; Inverter; Voltage; Electronic engineering; MOSFET; Propagation delay; Transistor; Spice; Electrical engineering; Power (physics); Semiconductor device modeling; Computer science; Engineering; Physics","authors":[{"name":"Anas A. Hamoui","is_ca":true},{"name":"N.C. Rumin","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02758765890880307,"gpt":0.2522416937849775,"spread":0.2246540348761744,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001981859,0.0007343314,0.0004721435,0.0005335596,0.0003616349,0.0006238174,0.00137868,0.0008614459,0.002730785],"category_scores_gemma":[0.001045978,0.0003241808,0.0006259609,0.000571773,0.00040477,0.00140391,0.0002652525,0.0008495378,0.001398294],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001374527,"about_ca_system_score_gemma":0.0008384986,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002746551,"about_ca_topic_score_gemma":0.002985246,"domain_scores_codex":[0.9997483,0.00002760028,0.00001048952,0.00003835766,0.0001460439,0.00002924787],"domain_scores_gemma":[0.9998047,0.00007379552,0.00002175989,0.00002409464,0.00006891185,0.000006773152],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002926021,0.00003182824,0.0003824035,0.000133495,0.00002671862,0.0002226087,0.0001308949,0.8507956,0.0353925,0.0646805,0.002016364,0.0461578],"study_design_scores_gemma":[0.000002801081,0.00001672472,0.00006479995,0.000008298909,0.000005408831,0.00007647856,0.000006438577,0.9849663,0.002248824,0.008587694,0.004012046,0.000004292675],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.006104906,0.0005157742,0.9864893,0.0001179212,0.00003910362,0.00003337257,0.000108946,0.0005950624,0.005995608],"genre_scores_gemma":[0.6721529,0.002939222,0.2921231,0.0003485286,0.0001621314,0.000396011,0.0004338594,0.0004126107,0.03103165],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002746551,"threshold_uncertainty_score":0.00997293,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2921538540","doi":"10.1109/isscc.2019.8662322","title":"6.2 A 60Gb/s PAM-4 ADC-DSP Transceiver in 7nm CMOS with SNR-Based Adaptive Power Scaling Achieving 6.9pJ/b at 32dB Loss","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":64,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"SerDes; CMOS; Transceiver; Computer science; Digital signal processing; Context (archaeology); Electronic engineering; Embedded system; Computer hardware; Engineering","authors":[{"name":"Marc-Andre LaCroix","is_ca":true},{"name":"Henry Wong","is_ca":true},{"name":"Yun Hua Liu","is_ca":true},{"name":"H. Ho","is_ca":true},{"name":"Semyon Lebedev","is_ca":true},{"name":"Petar Krotnev","is_ca":true},{"name":"Dorin Alexandru Nicolescu","is_ca":true},{"name":"Dmitry A. Petrov","is_ca":true},{"name":"C. Nunes de Carvalho","is_ca":true},{"name":"S. Alie","is_ca":true},{"name":"Euhan Chong","is_ca":true},{"name":"F. A. S. Musa","is_ca":true},{"name":"Davide Tonietto","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.003580396120469251,"gpt":0.1565215547021626,"spread":0.1529411585816934,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001133071,0.0002594638,0.0001937567,0.0001689935,0.0002117886,0.0003595864,0.000363649,0.000436087,0.004587771],"category_scores_gemma":[0.0001627169,0.00009645147,0.0001408603,0.0001336506,0.0001106563,0.0003814774,0.0001375242,0.0002915562,0.001884783],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002575115,"about_ca_system_score_gemma":0.0002638897,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004214246,"about_ca_topic_score_gemma":0.0008896468,"domain_scores_codex":[0.9999063,0.00000777491,0.000004397624,0.00001218989,0.00005540532,0.00001392504],"domain_scores_gemma":[0.9999509,0.00000795747,0.000007570649,0.000004204966,0.00002136531,0.000007947217],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002468523,0.0001327695,0.001401776,0.0002994777,0.00003264063,0.0009794314,0.0001791749,0.005699909,0.9525043,0.004832369,0.004894134,0.0287973],"study_design_scores_gemma":[0.0001607994,0.002594932,0.005234711,0.0001142762,0.00008291276,0.002826483,0.0002038955,0.04752141,0.8577917,0.001305997,0.0821124,0.00005040129],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9045857,0.001316973,0.04300478,0.001037805,0.000427856,0.0001785423,0.0009294377,0.002243533,0.04627533],"genre_scores_gemma":[0.9061368,0.0008949288,0.05748942,0.0002547234,0.00008803818,0.00006954126,0.0005322254,0.0001212755,0.03441314],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.004587771,"threshold_uncertainty_score":0.0153476,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2897792138","doi":"10.1109/access.2018.2875376","title":"Impact of Approximate Multipliers on VGG Deep Learning Network","year":2018,"lang":"en","type":"article","venue":"IEEE Access","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":63,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Dalhousie University","funders":"","keywords":"Computer science; Multiplication (music); Approximation error; Set (abstract data type); Algorithm; Mathematical optimization; Mathematics","authors":[{"name":"Issam Hammad","is_ca":true},{"name":"Kamal El‐Sankary","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0158784648859035,"gpt":0.28145551504655,"spread":0.2655770501606465,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001888755,0.001286119,0.0005529478,0.0005458702,0.0004566305,0.0009684358,0.001074617,0.0008830299,0.002322442],"category_scores_gemma":[0.01108156,0.0003527111,0.0003001433,0.0006282614,0.0007126884,0.002243751,0.0009512079,0.001045348,0.0003255168],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00117587,"about_ca_system_score_gemma":0.0007921966,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003410284,"about_ca_topic_score_gemma":0.004859283,"domain_scores_codex":[0.9991763,0.0002797898,0.00004939869,0.000118806,0.0002751244,0.0001005299],"domain_scores_gemma":[0.9969999,0.002079492,0.0002068503,0.0002757195,0.0003837742,0.00005423634],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005780587,0.0001019353,0.002360976,0.0001780082,0.00008316169,0.000210119,0.00006765093,0.8749675,0.01014968,0.008677117,0.001400452,0.1012255],"study_design_scores_gemma":[0.00003079745,0.0003430082,0.0003714043,0.00003563855,0.00004139391,0.0001476785,0.00003181081,0.9756237,0.01696113,0.004782804,0.001620043,0.00001050575],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4812559,0.005312361,0.4959477,0.001854884,0.0003672352,0.0001475642,0.0002799337,0.001898939,0.01293537],"genre_scores_gemma":[0.9137818,0.0005824754,0.08371585,0.0002292191,0.00002941581,0.00004128024,0.0001128541,0.00007175008,0.001435412],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003410284,"threshold_uncertainty_score":0.009988785,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2946711010","doi":"10.23919/date.2019.8714868","title":"A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":60,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Logarithm; Multiplier (economics); Adder; Operand; Computer science; Latency (audio); Arithmetic; Power consumption; Approximation algorithm; Algorithm; Mathematics; Power (physics); Computer hardware","authors":[{"name":"Mohammad Saeed Ansari","is_ca":true},{"name":"B.F. Cockburn","is_ca":true},{"name":"Jie Han","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.003877765571305094,"gpt":0.177787315262998,"spread":0.1739095496916929,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002722701,0.0005126856,0.0003129116,0.0005731955,0.0003943761,0.0007227616,0.0009699349,0.0003237104,0.0051819],"category_scores_gemma":[0.0009766988,0.0002077147,0.0002532363,0.0009395656,0.0002362392,0.001205704,0.0005014327,0.0004274786,0.001528472],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004425232,"about_ca_system_score_gemma":0.0007864502,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006464518,"about_ca_topic_score_gemma":0.001435827,"domain_scores_codex":[0.9997626,0.00003012574,0.00002386854,0.00004743451,0.0001039613,0.00003213935],"domain_scores_gemma":[0.9997064,0.00006034111,0.00004641118,0.00006359206,0.000107672,0.00001567807],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007164747,0.0001359924,0.00151846,0.000318184,0.00004938835,0.0003777011,0.0001703802,0.03206182,0.2314653,0.02655889,0.0102095,0.6964179],"study_design_scores_gemma":[0.0002983844,0.002140699,0.002314892,0.0001474937,0.0001438786,0.003306437,0.0001149505,0.521143,0.3320856,0.01366253,0.1245095,0.0001327031],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08404097,0.001911227,0.8924221,0.0004609067,0.0002945221,0.0001290281,0.0002492761,0.003728517,0.01676342],"genre_scores_gemma":[0.4430409,0.0007808076,0.5398765,0.0003525471,0.0001421901,0.00009182574,0.0003612434,0.0001028135,0.01525115],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.0051819,"threshold_uncertainty_score":0.01733524,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1968010872","doi":"10.1145/1785481.1785497","title":"Stochastic computational models for accurate reliability evaluation of logic circuits","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":58,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Computational complexity theory; Reliability (semiconductor); Scalability; Binary decision diagram; Very-large-scale integration; Electronic circuit; Computation; Logic gate; Representation (politics); Algorithm; CMOS; Theoretical computer science; Computer engineering; Electronic engineering; Engineering","authors":[{"name":"Hao Chen","is_ca":true},{"name":"Jie Han","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04956376103806719,"gpt":0.2860966214776291,"spread":0.2365328604395619,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001128221,0.0007603068,0.0009452772,0.0008052879,0.0005427261,0.001044672,0.001457026,0.001055072,0.001525534],"category_scores_gemma":[0.006079507,0.0005019662,0.001034673,0.0009091006,0.001113965,0.001575162,0.0007830738,0.001681746,0.0003036721],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00157415,"about_ca_system_score_gemma":0.001250352,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.004216176,"about_ca_topic_score_gemma":0.003440712,"domain_scores_codex":[0.9991437,0.000273255,0.00003500593,0.00006596017,0.0004117798,0.00007025329],"domain_scores_gemma":[0.9979092,0.001447185,0.0001629605,0.0001968955,0.0002338464,0.00004980481],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001110205,0.00000867482,0.0001155269,0.00002303285,0.000008655757,0.00001993935,0.00001337121,0.9196454,0.0007052579,0.07619125,0.0003088796,0.002948985],"study_design_scores_gemma":[0.000001114467,0.00000213967,0.000009909719,0.000001331351,9.690925e-7,0.000003196138,6.91179e-7,0.9921669,0.00009000861,0.007581148,0.000141181,0.000001501931],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0103765,0.0003941496,0.984912,0.0002617016,0.0000414872,0.00003609644,0.00008599792,0.0002169878,0.003675081],"genre_scores_gemma":[0.748283,0.00149434,0.2446317,0.000272236,0.0002044534,0.0004928579,0.0002928841,0.0002100255,0.004118452],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004216176,"threshold_uncertainty_score":0.01142126,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2112969627","doi":"10.1109/newcas.2007.4487969","title":"Performance of Parallel Prefix Adders implemented with FPGA technology","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":57,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Computer science; Prefix; Parallel computing; Field-programmable gate array; Very-large-scale integration; Carry-save adder; Serial binary adder; Electronic circuit; Arithmetic; Computer hardware; Mathematics; Embedded system; Engineering; Telecommunications; Electrical engineering; Latency (audio)","authors":[{"name":"Konstantinos Vitoroulis","is_ca":true},{"name":"A.J. Al-Khalili","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.005431241179115118,"gpt":0.197659120596376,"spread":0.1922278794172609,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002071324,0.0004806602,0.0002757985,0.0004735572,0.0002420585,0.0004442095,0.0005043427,0.0003967662,0.003133893],"category_scores_gemma":[0.001178655,0.0001639977,0.0001579916,0.000580768,0.0001601491,0.0006998072,0.0001692486,0.0002247225,0.0003848915],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005584164,"about_ca_system_score_gemma":0.0002811698,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001664006,"about_ca_topic_score_gemma":0.001484873,"domain_scores_codex":[0.9997174,0.000040228,0.000024026,0.00003954808,0.0001110355,0.00006769484],"domain_scores_gemma":[0.9991872,0.0004293785,0.0001056016,0.00006400605,0.0001799883,0.00003379502],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.007852727,0.0004562058,0.01557056,0.0006788267,0.0003513605,0.001284489,0.000258206,0.2410805,0.5028188,0.006972264,0.004665162,0.2180109],"study_design_scores_gemma":[0.0002563507,0.003971053,0.01816733,0.00008243944,0.0002317807,0.001192347,0.0001345323,0.4395102,0.5288351,0.001460162,0.006068648,0.00009007204],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9873177,0.0007588245,0.006539729,0.00006644156,0.00005558711,0.00001206779,0.0002099971,0.0005114084,0.004528258],"genre_scores_gemma":[0.9937446,0.0002939612,0.004295142,0.00001950613,0.00001238594,0.000007510148,0.0002133189,0.00002438673,0.001389236],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.003133893,"threshold_uncertainty_score":0.01048392,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2980172915","doi":"10.1109/access.2019.2946513","title":"Input-Conscious Approximate Multiply-Accumulate (MAC) Unit for Energy-Efficiency","year":2019,"lang":"en","type":"article","venue":"IEEE Access","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":54,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University","funders":"","keywords":"Operand; Computer science; Energy consumption; Multiplication (music); Efficient energy use; Digital signal processing; Overhead (engineering); Block (permutation group theory); Computer hardware; Field-programmable gate array; Embedded system; Parallel computing; Mathematics; Electrical engineering; Engineering","authors":[{"name":"Mahmoud Masadeh","is_ca":true},{"name":"Osman Hasan","is_ca":true},{"name":"Sofiène Tahar","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02440673003919295,"gpt":0.2672710706981587,"spread":0.2428643406589658,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001921751,0.0004977576,0.0002614006,0.0004040129,0.0003346041,0.000676426,0.0008796029,0.0002729243,0.005732518],"category_scores_gemma":[0.000677062,0.0001369966,0.0001694675,0.0004570262,0.0002190238,0.00080188,0.000339246,0.0003986807,0.0009500056],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004158486,"about_ca_system_score_gemma":0.0005623713,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009604229,"about_ca_topic_score_gemma":0.00209983,"domain_scores_codex":[0.9997545,0.00003237362,0.00002034746,0.00003833991,0.0001211034,0.00003338952],"domain_scores_gemma":[0.9996508,0.00008276708,0.00004974939,0.00009327085,0.0001099246,0.00001355191],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000983121,0.0002056659,0.002803802,0.0005028642,0.00009960837,0.0005190619,0.0001867232,0.03210073,0.3860032,0.02684751,0.01105485,0.5386928],"study_design_scores_gemma":[0.0000923109,0.001014332,0.002385205,0.00008724805,0.0001370508,0.00149894,0.00006597413,0.4078894,0.5222291,0.005310267,0.05923409,0.00005614456],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2118887,0.002854136,0.7564703,0.0006142553,0.0002721505,0.0002250473,0.000276257,0.007922649,0.01947655],"genre_scores_gemma":[0.7737541,0.0004507247,0.2172843,0.0002836998,0.00008108206,0.00007241616,0.0002486585,0.0001278411,0.0076972],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.005732518,"threshold_uncertainty_score":0.01917714,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1589135268","doi":"10.1109/mwscas.1996.593165","title":"An algorithm for multiplication modulo (2⋀N-1)","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Modulo; Multiplier (economics); Binary tree; Arithmetic; Multiplication algorithm; Computer science; Binary number; Algorithm; Multiplication (music); Tree (set theory); Mathematics; Parallel computing; Discrete mathematics; Combinatorics","authors":[{"name":"Zhongde Wang","is_ca":true},{"name":"G.A. Jullien","is_ca":true},{"name":"William C. Miller","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01405893602722939,"gpt":0.2127371701820024,"spread":0.198678234154773,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003877986,0.0007665561,0.0004868108,0.001142122,0.001176951,0.0008233308,0.001072373,0.0005749171,0.00931931],"category_scores_gemma":[0.0009593607,0.0003140718,0.0004678255,0.001015101,0.0004852027,0.001476615,0.0008410159,0.0008381435,0.006751689],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003747547,"about_ca_system_score_gemma":0.000822201,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004206875,"about_ca_topic_score_gemma":0.001065478,"domain_scores_codex":[0.9996008,0.00005244377,0.00004781942,0.00007906172,0.0001788723,0.00004107583],"domain_scores_gemma":[0.9996949,0.00005983813,0.00003729457,0.00005660165,0.000133072,0.00001823099],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001274401,0.00007265661,0.0003912444,0.0003238001,0.000042043,0.0002337105,0.0001917113,0.005004985,0.02621667,0.08488204,0.02364455,0.8588692],"study_design_scores_gemma":[0.0002805233,0.0008251371,0.001287325,0.0003186116,0.0001539137,0.004703312,0.0001719929,0.1071388,0.09453133,0.164678,0.6257299,0.0001811894],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.005665694,0.001119823,0.9691156,0.000522703,0.0008949203,0.000248204,0.0001682372,0.002092786,0.02017218],"genre_scores_gemma":[0.03655327,0.0005696557,0.9499594,0.0001892247,0.0001823418,0.0001608902,0.0003285723,0.0001112095,0.01194554],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.00931931,"threshold_uncertainty_score":0.03117621,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2041557219","doi":"10.1109/fpt.2010.5681533","title":"An FPGA architecture supporting dynamically controlled power gating","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Power gating; Field-programmable gate array; Computer science; Embedded system; Leakage (economics); Clock gating; Dynamic demand; Gating; Power (physics); Routing (electronic design automation); Electronic engineering; Voltage; Engineering; Electrical engineering; Transistor; Telecommunications","authors":[{"name":"Assem A. M. Bsoul","is_ca":true},{"name":"Steven J. E. Wilton","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.002134735716944949,"gpt":0.2083374934892087,"spread":0.2062027577722637,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005790687,0.0002436483,0.0001491109,0.0001577732,0.0001417126,0.0002502337,0.0004389246,0.000213732,0.001577645],"category_scores_gemma":[0.0001190341,0.0001246496,0.0001263993,0.0001488876,0.0001045619,0.0002866146,0.0001155777,0.0002072522,0.0003136724],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001864914,"about_ca_system_score_gemma":0.000237628,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006017209,"about_ca_topic_score_gemma":0.001135762,"domain_scores_codex":[0.9999477,0.000007581296,0.000003443571,0.00001327423,0.00001254771,0.00001554037],"domain_scores_gemma":[0.9999352,0.00001278699,0.0000107956,0.00001726925,0.00001543326,0.000008550642],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0006445351,0.0001505093,0.002224546,0.0002216925,0.00004941829,0.0007242564,0.00005622488,0.08800488,0.7192994,0.007099985,0.004359232,0.1771653],"study_design_scores_gemma":[0.0002958007,0.001828429,0.009058586,0.00005107744,0.0001273942,0.00199368,0.00003518132,0.6704682,0.2803971,0.002964106,0.03271158,0.0000689152],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7496192,0.0008513222,0.2236942,0.0002974441,0.000207582,0.0001004983,0.0002695148,0.005355207,0.01960501],"genre_scores_gemma":[0.9381211,0.0001908277,0.05826433,0.00007669363,0.00002191027,0.00002813222,0.0001375692,0.00003430115,0.003125149],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001577645,"threshold_uncertainty_score":0.005277753,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2120872844","doi":"10.1109/tvlsi.2002.808429","title":"A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Low voltage; Low-power electronics; FLOPS; Dissipation; Dual (grammatical number); Power (physics); Power–delay product; Electronic engineering; Voltage; Energy consumption; Enhanced Data Rates for GSM Evolution; Figure of merit; Electrical engineering; Computer science; Power consumption; Engineering; Telecommunications; Physics; Parallel computing; Transistor","authors":[{"name":"Wai Man Chung","is_ca":true},{"name":"Tien-Yu Lo","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01391084861325538,"gpt":0.2242007784440364,"spread":0.210289929830781,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002393231,0.0003468203,0.000276842,0.0006467217,0.0002005587,0.000431233,0.0004952106,0.0003150883,0.003151056],"category_scores_gemma":[0.001205333,0.0001074766,0.000260082,0.0004812889,0.0001457217,0.0006365278,0.0001247874,0.0001915432,0.0003027031],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003840103,"about_ca_system_score_gemma":0.0002215547,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003202778,"about_ca_topic_score_gemma":0.0006298453,"domain_scores_codex":[0.9996607,0.00005058632,0.00001893732,0.00004286753,0.0001739415,0.0000528923],"domain_scores_gemma":[0.999267,0.000375622,0.00006360692,0.00005299581,0.0002148647,0.00002579213],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.003325191,0.0002564156,0.00498736,0.001098144,0.00023009,0.0007242911,0.0001318926,0.09175462,0.4968308,0.01040411,0.002076545,0.3881804],"study_design_scores_gemma":[0.000296524,0.008115283,0.01440835,0.000100705,0.0004656548,0.00245435,0.0001680321,0.4070767,0.5414869,0.004282436,0.02106131,0.00008372749],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"methods","genre_scores_codex":[0.8976484,0.002844449,0.08363544,0.0001622176,0.0000920493,0.00006579371,0.0001894408,0.0005958629,0.01476638],"genre_scores_gemma":[0.9840895,0.0004997796,0.01244719,0.00003836243,0.00002472815,0.00002036644,0.0001911537,0.00003847425,0.00265046],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.003151056,"threshold_uncertainty_score":0.01054132,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1481987700","doi":"10.1109/cicc.1999.777267","title":"Circuit design, transistor sizing and wire layout of FPGA interconnect","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Interconnection; Routing (electronic design automation); Transistor; Sizing; Electrical engineering; Computer science; Circuit design; Electronic engineering; Engineering; Embedded system; Voltage; Telecommunications","authors":[{"name":"Vaughn Betz","is_ca":true},{"name":"Jonathan Rose","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01915653847733511,"gpt":0.1833529314178959,"spread":0.1641963929405608,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001358503,0.000274568,0.0001459956,0.0002735438,0.0001657902,0.0004360255,0.0003999067,0.0002236519,0.002228905],"category_scores_gemma":[0.0008104978,0.0001960211,0.0001262778,0.000476468,0.0001786659,0.0004433224,0.00009163623,0.0001750832,0.0004635845],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000466177,"about_ca_system_score_gemma":0.0004414989,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007598334,"about_ca_topic_score_gemma":0.001883246,"domain_scores_codex":[0.9998777,0.00003329407,0.000008772148,0.00001950132,0.00004369587,0.00001699217],"domain_scores_gemma":[0.9997594,0.0001076443,0.00004685857,0.00002978532,0.00005154114,0.00000491994],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001777366,0.00006192171,0.004317552,0.0006459551,0.00005485797,0.0003776348,0.0001276441,0.2328502,0.3921256,0.03016955,0.004905013,0.3341863],"study_design_scores_gemma":[0.00007025543,0.001058407,0.00945015,0.00008849034,0.0001338718,0.001876015,0.0001432491,0.4513938,0.4604601,0.01272297,0.06256087,0.00004179067],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2443323,0.002391908,0.7027366,0.0006485622,0.0001756815,0.0001966654,0.0005083494,0.002455128,0.0465548],"genre_scores_gemma":[0.7963393,0.001637057,0.19473,0.0001702433,0.00005979021,0.0001102334,0.0003690794,0.0002467853,0.006337545],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002228905,"threshold_uncertainty_score":0.007456481,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2137663768","doi":"10.1109/tvlsi.2009.2017443","title":"Low-Power Programmable FPGA Routing Circuitry","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":51,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Sleep mode; Routing (electronic design automation); Computer science; Power analysis; Embedded system; Dynamic demand; Power (physics); Electronic engineering; Engineering; Power consumption; Cryptography","authors":[{"name":"Jason H. Anderson","is_ca":true},{"name":"Farid N. Najm","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.00788344337603655,"gpt":0.2079548589754282,"spread":0.2000714155993916,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001246191,0.0004246977,0.0001598769,0.000266006,0.0001789403,0.0005393079,0.0008628413,0.0001998945,0.003467834],"category_scores_gemma":[0.0002815411,0.0001122458,0.0002421144,0.0002513186,0.0002233107,0.0006395372,0.0001149359,0.0003057235,0.0006207144],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002473515,"about_ca_system_score_gemma":0.0002668694,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002707676,"about_ca_topic_score_gemma":0.0009937854,"domain_scores_codex":[0.9998858,0.00001293553,0.000007794038,0.0000291242,0.00004358963,0.00002079671],"domain_scores_gemma":[0.9998295,0.00004819244,0.00003925363,0.00004017147,0.00003442195,0.000008367932],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003067647,0.0001466945,0.001720085,0.0006453473,0.00007026339,0.0003335669,0.00004996209,0.06352117,0.3275479,0.04404943,0.003416692,0.5581921],"study_design_scores_gemma":[0.0002123495,0.002559512,0.003523926,0.0001137443,0.0002859741,0.002501782,0.00006374825,0.3912361,0.4845944,0.01773539,0.09710751,0.00006551642],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1983834,0.002918585,0.7566533,0.0003721271,0.0003395705,0.0001894257,0.0001978998,0.002300356,0.03864538],"genre_scores_gemma":[0.6568908,0.001956256,0.3259972,0.0002721708,0.0001218911,0.00009351599,0.0002156476,0.00008921698,0.0143633],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003467834,"threshold_uncertainty_score":0.01160103,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2135880741","doi":"10.1109/tcad.2008.2006096","title":"A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Spice; Monte Carlo method; CMOS; Voltage; Electronic engineering; Computer science; Engineering; Electrical engineering; Mathematics; Statistics","authors":[{"name":"Mohamed H. Abu-Rahma","is_ca":true},{"name":"Mohab Anis","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03452650148708319,"gpt":0.222330134539426,"spread":0.1878036330523428,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008043518,0.0008192191,0.0005811199,0.0005663748,0.0002350007,0.0005692618,0.001089701,0.0008041411,0.001072093],"category_scores_gemma":[0.002952232,0.0004370375,0.0007082765,0.0007966627,0.0004322079,0.001147009,0.0003458025,0.0009302736,0.0004303591],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008865728,"about_ca_system_score_gemma":0.0009457303,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001869623,"about_ca_topic_score_gemma":0.002539033,"domain_scores_codex":[0.9992975,0.0001674223,0.00003073208,0.0001200363,0.0003099745,0.00007428067],"domain_scores_gemma":[0.9987979,0.00058228,0.0002414143,0.0001772329,0.0001786731,0.00002240106],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000007760736,0.000007266381,0.0001901565,0.00001060811,0.000009144835,0.00002516297,0.000007303815,0.9898763,0.003347689,0.003001851,0.0001099746,0.003406736],"study_design_scores_gemma":[0.000001583226,0.00001752934,0.00008650621,0.000001065871,0.000006656535,0.00001945661,0.000001331624,0.9974826,0.0007494764,0.001343727,0.0002873795,0.000002738289],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02520623,0.0002602223,0.9713613,0.0001236139,0.0000286028,0.00004594682,0.0001563367,0.000363716,0.002454045],"genre_scores_gemma":[0.8681979,0.001035248,0.122762,0.0002304352,0.0001057556,0.0003395291,0.0004065796,0.0003345396,0.006588025],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001869623,"threshold_uncertainty_score":0.006432593,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2121169595","doi":"10.1109/tvlsi.2004.826204","title":"A low-power reduced swing global clocking methodology","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Swing; Clock network; CMOS; Power (physics); Clock gating; Electronic engineering; Computer science; Electrical engineering; Engineering; Electronic circuit; Synchronous circuit; Clock signal; Physics","authors":[{"name":"Farhad Haj Ali Asgari","is_ca":true},{"name":"Manoj Sachdev","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02117802753230498,"gpt":0.2565472739598578,"spread":0.2353692464275529,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001550835,0.0003077029,0.0002038135,0.0002258968,0.0001955676,0.0003248512,0.0006397213,0.0002036348,0.002239733],"category_scores_gemma":[0.0002715044,0.0001292788,0.0002269124,0.0002954919,0.0002960364,0.000623706,0.0002766557,0.0002958883,0.0003577126],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000229957,"about_ca_system_score_gemma":0.0003312328,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003665116,"about_ca_topic_score_gemma":0.000878722,"domain_scores_codex":[0.9998957,0.0000226914,0.00000410851,0.00002605042,0.00003848372,0.00001303611],"domain_scores_gemma":[0.9998878,0.00002275692,0.00001694683,0.00003987627,0.0000262127,0.000006419742],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002191893,0.00008458344,0.00107609,0.0003684645,0.00008185975,0.0003151997,0.000208207,0.1129925,0.3829507,0.05400057,0.003630929,0.4440718],"study_design_scores_gemma":[0.0001437909,0.001533726,0.001052985,0.0000517175,0.0001728488,0.0008033516,0.0000938867,0.5706968,0.342801,0.02366826,0.05893859,0.00004307437],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05903108,0.0004202867,0.9324994,0.0001335891,0.00005250588,0.0000899557,0.00007825578,0.0009072519,0.006787701],"genre_scores_gemma":[0.6131975,0.0004220624,0.3786036,0.0001346002,0.00003605097,0.00008876089,0.0001582069,0.0001609885,0.007198291],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002239733,"threshold_uncertainty_score":0.007492661,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}