{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":747,"total_is_capped":false,"direct_labels_cover":1,"predictions_cover":747,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"332cdad4ccae","filters":{"topic":"VLSI and Analog Circuit Testing"}},"results":[{"id":"W2166163625","doi":"10.1109/tcad.2004.829797","title":"Scan Architecture With Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":194,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"Engineering and Physical Sciences Research Council","keywords":"Reduction (mathematics); Architecture; Power (physics); Computer science; History; Mathematics; Physics; Geometry","retraction":null,"screen_n_in":null,"score":{"opus":0.02114667296479314,"gpt":0.2195087792749494,"spread":0.1983621063101562,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003315931,0.000350588,0.0004348944,0.0003856741,0.0003703769,0.0002703664,0.0002756933,0.0001548335,0.000001213862],"category_scores_gemma":[0.000005664643,0.0002761064,0.00007347422,0.0005027263,0.0001112948,0.0003844812,0.000003020042,0.0002940731,5.649613e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001456607,"about_ca_system_score_gemma":0.0002511241,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003589586,"about_ca_topic_score_gemma":0.00001534147,"domain_scores_codex":[0.9980592,0.0001495977,0.0004794751,0.0006622589,0.0003145279,0.0003349419],"domain_scores_gemma":[0.9987422,0.0002170281,0.000278704,0.0003407706,0.0002545642,0.0001666976],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000402211,0.0003174067,0.00001047652,0.0001927562,0.0002901692,0.00001318408,0.007216904,0.6982371,0.05796641,0.00449684,0.00002690716,0.2311917],"study_design_scores_gemma":[0.01324592,0.01475841,0.0008389167,0.008653636,0.0003858524,0.003026225,0.004394341,0.7076844,0.2371961,0.006316366,0.0001980737,0.003301724],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03562073,0.00009842531,0.9623052,0.0002128781,0.0004737881,0.001057863,0.00001764303,0.0001677807,0.00004573182],"genre_scores_gemma":[0.9911919,0.00001229868,0.008502321,0.00007660824,0.00005985792,0.00009557301,0.000005210232,0.00002774925,0.00002845271],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9555712,"threshold_uncertainty_score":0.9999691,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2101752872","doi":"10.1109/test.1993.470621","title":"A BIST scheme for an SNR test of a sigma-delta ADC","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":171,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Built-in self-test; Delta-sigma modulation; Computer science; Very-large-scale integration; Scheme (mathematics); Noise (video); Chip; Electronic engineering; Embedded system; Artificial intelligence; Engineering; CMOS; Mathematics; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.0724292665033,"gpt":0.2652030924780689,"spread":0.1927738259747689,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001397042,0.00007903132,0.0001160688,0.00005863188,0.00007615057,0.00005878456,0.0005369115,0.00003043629,0.00004479938],"category_scores_gemma":[0.0001782934,0.00006856791,0.00005148782,0.0002708872,0.00002672804,0.0003130309,0.00006194492,0.00004244641,0.00001683412],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000007862972,"about_ca_system_score_gemma":0.00001562397,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005149578,"about_ca_topic_score_gemma":0.00002814908,"domain_scores_codex":[0.9992487,0.000009117765,0.0001742171,0.0002434988,0.0001189642,0.0002054825],"domain_scores_gemma":[0.9992337,0.0001815936,0.00006040521,0.0003571695,0.00008894241,0.00007817135],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[2.398606e-7,0.0006668607,0.01353538,0.00008652547,0.00001742761,0.000008626261,0.0008711622,0.00002338472,0.04868166,0.06242116,0.009301766,0.8643858],"study_design_scores_gemma":[0.0003773938,0.000391355,0.0007548607,0.00002971555,0.00000419377,0.00001631278,0.00003398145,0.9882118,0.00533066,0.00120318,0.003451508,0.0001950247],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01336208,0.000153563,0.9554775,0.0004658712,0.00007959626,0.0001790125,0.000007524027,0.0002791772,0.02999568],"genre_scores_gemma":[0.9523159,0.000002487562,0.04634078,0.0002582282,0.00005888804,0.000008911912,0.000001390132,0.000006304547,0.001007088],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9881884,"threshold_uncertainty_score":0.2796118,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2162281676","doi":"10.1109/vtest.1996.510896","title":"Oscillation-test strategy for analog and mixed-signal integrated circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":170,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Oscillation (cell signaling); Analogue electronics; Automatic test pattern generation; Electronic circuit; Electronic engineering; Computer science; Operational amplifier; Test method; Mixed-signal integrated circuit; Design for testing; Amplifier; Control theory (sociology); Engineering; Electrical engineering; Mathematics; Artificial intelligence; CMOS; Statistics","retraction":null,"screen_n_in":null,"score":{"opus":0.05099020794584744,"gpt":0.2457374621294725,"spread":0.194747254183625,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001657861,0.0001250621,0.0001333447,0.00009498595,0.0001843123,0.0002506641,0.0002800279,0.00005408642,0.00006749076],"category_scores_gemma":[0.000132335,0.0001068892,0.00003860163,0.00035925,0.00003615101,0.0004051991,0.0000386324,0.00007820312,0.00002853595],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001757248,"about_ca_system_score_gemma":0.00002482515,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003634931,"about_ca_topic_score_gemma":0.00004377606,"domain_scores_codex":[0.9990451,0.00002073448,0.0001995718,0.00034341,0.0001246819,0.0002664623],"domain_scores_gemma":[0.9991482,0.0003688281,0.00005497012,0.0001810112,0.0001387922,0.0001081881],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[4.310175e-8,0.0000665671,0.02270208,0.00002031394,0.00001462598,0.00001000629,0.0001856353,0.0003842612,0.002302748,0.02654822,0.002956529,0.944809],"study_design_scores_gemma":[0.0005667718,0.0002908068,0.02550761,0.000035355,0.00001117468,0.00008132994,0.00007620073,0.9645036,0.0009772943,0.006206247,0.001344996,0.0003985823],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07413988,0.0002174782,0.9088176,0.0003616197,0.00009308559,0.000201222,0.000009312234,0.0003283909,0.01583138],"genre_scores_gemma":[0.9978198,0.000008352641,0.001058564,0.0001907537,0.00005433105,0.000008096512,0.000004772542,0.000006877011,0.0008484191],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9641194,"threshold_uncertainty_score":0.4358817,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2122317343","doi":"10.1109/issre.1996.558835","title":"A practical strategy for testing pair-wise coverage of network interfaces","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":159,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Ottawa","funders":"Instituto de Telecomunicações; University of Ottawa","keywords":"Computer science; Set (abstract data type); Network element; Test (biology); Distributed computing; Data mining; Algorithm; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.1546248558246452,"gpt":0.3097686194146347,"spread":0.1551437635899895,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002774171,0.00009037156,0.0001427874,0.00002602267,0.00008657545,0.0000950211,0.0002795815,0.00003644145,0.00003626853],"category_scores_gemma":[0.0005628212,0.00007697012,0.00004135132,0.0002872411,0.00002557491,0.0003741428,0.00008350082,0.00008496509,0.00001391339],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000009830736,"about_ca_system_score_gemma":0.00002610592,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001714671,"about_ca_topic_score_gemma":0.000004925918,"domain_scores_codex":[0.9991015,0.00003325781,0.0002378706,0.0002293573,0.0001210676,0.0002769965],"domain_scores_gemma":[0.998431,0.001083792,0.000115264,0.0002096673,0.00009986757,0.00006041984],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[6.868725e-7,0.0002195959,0.01023089,0.00008426981,0.00003415996,0.00002851098,0.0002799109,0.008453334,0.001352376,0.06934313,0.02066631,0.8893068],"study_design_scores_gemma":[0.0002515124,0.0003190227,0.0005157444,0.00006357157,0.000007564012,0.00004235068,0.00002771403,0.9917818,0.0007976461,0.005286187,0.0007470477,0.0001598438],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008194093,0.00008182794,0.9703194,0.0005022948,0.00009001084,0.0001208679,9.425252e-7,0.0001526659,0.02053786],"genre_scores_gemma":[0.9255792,0.000002448292,0.07379079,0.0001590827,0.00009635922,0.000006411419,3.332563e-7,0.000005456311,0.0003598837],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9833285,"threshold_uncertainty_score":0.313875,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2145515320","doi":"10.1109/test.1988.207790","title":"Testing and diagnosis of interconnects using boundary scan architecture","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":142,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Test vector; Boundary scan; Built-in self-test; Computer science; Automatic test pattern generation; Interconnection; Architecture; Test (biology); Scan chain; Embedded system; Engineering; Artificial intelligence; Test set; Integrated circuit; Electrical engineering; Telecommunications; Electronic circuit","retraction":null,"screen_n_in":null,"score":{"opus":0.0359491927124583,"gpt":0.2463296707293581,"spread":0.2103804780168998,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001998987,0.00008367706,0.0001187449,0.00008356189,0.0001093131,0.00008724344,0.0001875961,0.0000249404,0.000007230595],"category_scores_gemma":[0.000741888,0.00007252833,0.00002278801,0.0003329451,0.00005282896,0.0001626327,0.0000830229,0.00007908926,7.210052e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001200823,"about_ca_system_score_gemma":0.00006227817,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001288175,"about_ca_topic_score_gemma":0.00001694773,"domain_scores_codex":[0.9993262,0.00004662136,0.0001460407,0.0002127842,0.00009329894,0.0001750981],"domain_scores_gemma":[0.9992227,0.000430152,0.00006097228,0.0001766838,0.0000483051,0.00006120516],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[8.231491e-8,0.00004254874,0.3360527,0.00006959488,0.00001525442,0.00002172764,0.0008301673,0.0003110374,0.01534534,0.01483161,0.00002890852,0.632451],"study_design_scores_gemma":[0.002752231,0.00123421,0.1605276,0.003060755,0.0001207248,0.003429259,0.001087775,0.3435583,0.2639119,0.2143406,0.002857143,0.00311946],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7208799,0.0002383847,0.2703786,0.00005323982,0.00006855695,0.00004843378,3.734494e-7,0.00007352284,0.008259004],"genre_scores_gemma":[0.9252865,0.000001343217,0.07454542,0.0001364968,0.00001442519,0.000001502012,6.33949e-8,0.000004587726,0.000009628626],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.6293315,"threshold_uncertainty_score":0.2957619,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2141261568","doi":"10.1109/tcad.2008.2009158","title":"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":130,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Observability; Computer science; TRACE (psycholinguistics); State (computer science); Background debug mode interface; Embedded system; Software bug; Computer engineering; Algorithm; Software; Programming language; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.07637195429485057,"gpt":0.2836938625974128,"spread":0.2073219083025623,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001016137,0.0002456917,0.0004003222,0.0004119777,0.000236377,0.0002771431,0.0003426988,0.0001351494,5.794813e-7],"category_scores_gemma":[0.0000125068,0.0002319742,0.00005005551,0.000477387,0.00003408601,0.0008262506,0.000002132652,0.0001734967,4.107163e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008791046,"about_ca_system_score_gemma":0.0001322151,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000191326,"about_ca_topic_score_gemma":0.0000306654,"domain_scores_codex":[0.9979784,0.0002035452,0.000649002,0.0006715934,0.0001964957,0.0003009499],"domain_scores_gemma":[0.9985164,0.0005271637,0.0002329941,0.0003198724,0.0003061559,0.00009743088],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002161096,0.000202816,0.00002219674,0.0001037472,0.00004132336,0.000002474233,0.0004849733,0.07233337,0.03239277,0.0005154067,0.0001192836,0.89376],"study_design_scores_gemma":[0.001138875,0.001545872,0.0001668978,0.0003173315,0.00002428124,0.00006589171,0.00004971261,0.9895666,0.006129406,0.0007247903,0.00003429302,0.0002360166],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01223799,0.0002435269,0.9856222,0.00007583208,0.0003841509,0.001219575,0.0000825122,0.0001293259,0.000004919618],"genre_scores_gemma":[0.9873278,0.00004126692,0.01236352,0.00005872472,0.00007170118,0.00007361759,0.00002677435,0.00001473852,0.00002182441],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9750898,"threshold_uncertainty_score":0.9459635,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2148218783","doi":"10.5555/882452.874385","title":"Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression","year":2002,"lang":"en","type":"article","venue":"ePrints Soton (University of Southampton)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":126,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Compression ratio; Computer science; Huffman coding; Test compression; Data compression; Data compression ratio; Lossless compression; Golomb coding; Overhead (engineering); Test data; System on a chip; Algorithm; Computer hardware; Embedded system; Automatic test pattern generation; Image compression; Electronic circuit; Engineering; Artificial intelligence; Image processing","retraction":null,"screen_n_in":null,"score":{"opus":0.03391430186975637,"gpt":0.2163484797465334,"spread":0.182434177876777,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003534782,0.000227333,0.0003411715,0.0001596254,0.00071068,0.00008944682,0.001535222,0.0001279369,0.00006730313],"category_scores_gemma":[0.0002256612,0.0002406596,0.00006909161,0.0002180432,0.0001166126,0.0007265467,0.001091051,0.0001947395,0.0001126095],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005597465,"about_ca_system_score_gemma":0.00002574948,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001416355,"about_ca_topic_score_gemma":0.000006938782,"domain_scores_codex":[0.998178,0.0000573267,0.0002532658,0.0008761762,0.0003284662,0.0003067541],"domain_scores_gemma":[0.9969153,0.00106505,0.0004198253,0.001293095,0.0001294795,0.0001772514],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003238491,0.0018774,0.07649131,0.001356556,0.0001017059,0.00004674655,0.007132576,0.0008659246,0.3116854,0.004416474,0.00820987,0.5877836],"study_design_scores_gemma":[0.001113876,0.0001034672,0.008282586,0.0004935564,0.00002372972,0.00001447059,0.0004820456,0.9871302,0.001179058,0.00008754673,0.000795983,0.0002935136],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1338966,0.0000900596,0.8614982,0.0003012468,0.0001287957,0.0009744567,0.0002325517,0.0004216751,0.002456406],"genre_scores_gemma":[0.9923502,0.000008563738,0.007004849,0.00003505436,0.0000490825,0.000002615362,0.00007487305,0.0000149198,0.0004598042],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9862642,"threshold_uncertainty_score":0.9813813,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2123205813","doi":"10.1109/fmcad.2008.ecp.9","title":"BackSpace: Formal Analysis for Post-Silicon Debug","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Semiconductor Research Corporation","keywords":"Debugging; Computer science; Implementation; Embedded system; Overhead (engineering); Software bug; Chip; Formal verification; System on a chip; State (computer science); Computer architecture; Silicon chip; Computer engineering; Silicon; Software engineering; Programming language; Software; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02930155781293106,"gpt":0.2456417960978555,"spread":0.2163402382849244,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001611376,0.00009221279,0.0001577299,0.000166133,0.0002718812,0.00005574273,0.0004467068,0.00003670045,0.00002999097],"category_scores_gemma":[0.00006601933,0.00007721392,0.0001914312,0.000709203,0.00002196575,0.0005823233,0.00008399693,0.00004729277,0.00003899446],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001493509,"about_ca_system_score_gemma":0.00005092381,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007862222,"about_ca_topic_score_gemma":0.0000787246,"domain_scores_codex":[0.9990991,0.00001263994,0.000154767,0.0002608284,0.0001385599,0.0003341418],"domain_scores_gemma":[0.9992982,0.0001175428,0.00004706729,0.0003187244,0.0001286917,0.00008979563],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002846684,0.0003007937,0.3833584,0.00005483719,0.0009335426,0.00009649064,0.003487285,0.002897624,0.008464217,0.1276294,0.006569528,0.466205],"study_design_scores_gemma":[0.0007740515,0.0002685324,0.1866092,0.000006989322,0.0001279212,0.0001186153,0.0001044723,0.803574,0.004025723,0.0009626386,0.002848042,0.0005798386],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.118105,0.00003778609,0.8752212,0.0004765728,0.00005565761,0.00008043674,0.000001914737,0.0002123752,0.005809047],"genre_scores_gemma":[0.9846674,0.000003324798,0.01310071,0.0007825989,0.00005195698,0.000009549983,0.000006021355,0.000004340283,0.001374077],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8665624,"threshold_uncertainty_score":0.3148693,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2106883354","doi":"10.1145/1403375.1403689","title":"Automated trace signals identification and state restoration for improving observability in post-silicon validation","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Observability; TRACE (psycholinguistics); Computer science; Identification (biology); Chip; State (computer science); Set (abstract data type); Embedded system; Software bug; System on a chip; Software; Real-time computing; Computer hardware; Algorithm; Operating system; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.04660860301341917,"gpt":0.2749030463532001,"spread":0.2282944433397809,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007025217,0.00007662467,0.00009378453,0.00008738299,0.0001542088,0.0001188978,0.0001507794,0.00003705821,0.000001154846],"category_scores_gemma":[0.0003164597,0.00007672483,0.00001981324,0.0002522818,0.00002200815,0.001178621,0.00002781071,0.00004610341,0.000002675563],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004976721,"about_ca_system_score_gemma":0.0000721277,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002663767,"about_ca_topic_score_gemma":0.00009382165,"domain_scores_codex":[0.9990204,0.00007189681,0.0003155136,0.0003248269,0.0001176173,0.0001497671],"domain_scores_gemma":[0.9992902,0.00016871,0.0001226218,0.0002028139,0.0001777322,0.00003797855],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002160244,0.00008982732,0.02756962,0.00008182383,0.000003917938,0.000003445487,0.002596814,0.0015649,0.7775598,0.0009368844,0.00005015633,0.1895406],"study_design_scores_gemma":[0.000205981,0.00004572311,0.2891757,0.000006395175,0.000001826258,0.000006734869,0.00003010347,0.6766701,0.03290655,0.0008507663,0.000004797563,0.0000952313],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6689274,0.00002371758,0.3302446,0.0002359127,0.00003908567,0.0002361357,0.000001840108,0.0002729777,0.00001829393],"genre_scores_gemma":[0.9962459,0.000002866827,0.003570929,0.00005064128,0.0000118745,0.00002700787,0.00001424413,0.000004506114,0.00007205376],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7446533,"threshold_uncertainty_score":0.3128748,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4251954744","doi":"10.1109/dac.1990.114927","title":"Chortle: a technology mapping program for lookup table-based field programmable gate arrays","year":2002,"lang":"en","type":"article","venue":"27th ACM/IEEE Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":88,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Computer science; Combinational logic; Table (database); Boolean function; Function (biology); Truth table; Logic synthesis; Algorithm; Logic gate; Theoretical computer science; Parallel computing; Data mining; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.09718467946465961,"gpt":0.2815929967923899,"spread":0.1844083173277303,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005416717,0.0003007383,0.0003275236,0.0003952667,0.0003829751,0.000707068,0.001517143,0.0002285704,0.00006854248],"category_scores_gemma":[0.0008270323,0.0003032597,0.00008588508,0.001372771,0.00007475488,0.0006177158,0.00008424849,0.0002528464,0.00009062012],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006599935,"about_ca_system_score_gemma":0.0002185673,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001198445,"about_ca_topic_score_gemma":0.000003929748,"domain_scores_codex":[0.9976013,0.00008956806,0.0005059741,0.0007099357,0.0003241031,0.0007691315],"domain_scores_gemma":[0.9977024,0.0004427024,0.0003232579,0.000935884,0.0004527467,0.0001429968],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001384647,0.000195621,0.0003116131,0.0001236352,0.00002389954,0.00001377679,0.0002707374,0.001257933,0.005907829,0.006523669,0.002021558,0.9833484],"study_design_scores_gemma":[0.0006597471,0.0004337613,0.00005089885,0.0001849715,0.00001324845,0.00002051316,0.00002879625,0.97196,0.01585633,0.006738733,0.003670346,0.0003826293],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001523327,0.00008664652,0.9905543,0.002230899,0.0002776679,0.001742222,0.000003360859,0.002778793,0.0008028183],"genre_scores_gemma":[0.6666368,0.000005752621,0.331643,0.0003715834,0.00006276926,0.001069125,0.000007762156,0.00001919547,0.000183939],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9829657,"threshold_uncertainty_score":0.9999419,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2113717210","doi":"10.1109/test.2007.4437613","title":"On using lossless compression of debug data in embedded logic analysis","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":81,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Lossless compression; Computer science; Debugging; Lossy compression; Data compression; Embedded system; Algorithm; Programming language; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.1207292016652535,"gpt":0.3636850731487797,"spread":0.2429558714835262,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007337625,0.0000782866,0.0001977277,0.0003657529,0.0000430455,0.00003201811,0.001060395,0.00003820712,0.0000161782],"category_scores_gemma":[0.00008417275,0.00006246365,0.00003857127,0.001478813,0.00002242151,0.0002491297,0.0003612185,0.00008266172,0.000003523293],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002074274,"about_ca_system_score_gemma":0.00002227719,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003124723,"about_ca_topic_score_gemma":0.000229919,"domain_scores_codex":[0.998911,0.00004034481,0.0002813601,0.0003367781,0.0002247557,0.0002057122],"domain_scores_gemma":[0.9986925,0.0002518576,0.0001020192,0.0008692135,0.00003770634,0.00004673581],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000005999715,0.001061585,0.4219606,0.00008846646,0.0002709431,0.0003656722,0.001371824,0.08828498,0.0568745,0.08824484,0.0001806036,0.34129],"study_design_scores_gemma":[0.0001645404,0.00001762403,0.02921562,0.00004465096,0.0000220175,0.000002906511,0.00004192473,0.9662429,0.002588472,0.001552125,0.000003038596,0.0001041525],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3255777,0.00002171275,0.6720459,0.00001432867,0.00002936652,0.00002636049,0.000001032498,0.00003176435,0.002251789],"genre_scores_gemma":[0.9842229,8.685338e-7,0.01560649,0.0001323672,0.00001210613,1.100326e-7,0.000007057267,0.000002458789,0.00001561042],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8779579,"threshold_uncertainty_score":0.2547194,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2151815468","doi":"10.1109/test.1993.470638","title":"Analog circuit testing based on sensitivity computation and new circuit modeling","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":80,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Sensitivity (control systems); Computer science; Computation; Fault (geology); Circuit extraction; Analogue electronics; Equivalent circuit; Electronic engineering; Electronic circuit; Algorithm; Reliability engineering; Engineering; Electrical engineering; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.1408990496125411,"gpt":0.2466705602292986,"spread":0.1057715106167575,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004110518,0.0001855982,0.0001928922,0.0001761664,0.0002741961,0.0002796118,0.0001807137,0.00006204545,0.00001221495],"category_scores_gemma":[0.0003472903,0.0001857942,0.00004428597,0.0005900603,0.00002230558,0.0003894784,0.00006145425,0.0001829666,0.00004180398],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004393876,"about_ca_system_score_gemma":0.00004496498,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002489575,"about_ca_topic_score_gemma":0.0000169552,"domain_scores_codex":[0.9984542,0.00008913321,0.0002461648,0.0005523124,0.0003061558,0.0003520531],"domain_scores_gemma":[0.9987255,0.0006083755,0.00008032382,0.0002798858,0.0001021631,0.0002037522],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[8.903565e-8,0.00005006377,0.003801492,0.00001559022,0.000005811068,0.00006161574,0.0002237815,0.2927897,0.001246502,0.004654732,0.0001313552,0.6970193],"study_design_scores_gemma":[0.0002811337,0.00006388584,0.001349073,0.00006251709,0.000005898966,0.00005130474,0.00001003482,0.9936351,0.00005278466,0.004250596,0.000005283643,0.0002323495],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01898595,0.00003444667,0.9560678,0.0003341476,0.00007769369,0.000092393,6.766592e-7,0.000460252,0.02394664],"genre_scores_gemma":[0.9861227,0.000001033271,0.01249025,0.001185626,0.0001039289,0.000001277434,0.000001710584,0.00001208954,0.00008136161],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9671368,"threshold_uncertainty_score":0.7576469,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2167138995","doi":"10.1109/test.1990.113997","title":"A method to calculate necessary assignments in algorithmic test pattern generation","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":80,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Test (biology); Reliability engineering; Engineering; Geology","retraction":null,"screen_n_in":null,"score":{"opus":0.05087255836574261,"gpt":0.2814902490136559,"spread":0.2306176906479133,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003023168,0.00009650328,0.0001052152,0.0001203808,0.0000609467,0.0001254406,0.0003502445,0.00003525307,0.0000647662],"category_scores_gemma":[0.00003817724,0.00008832524,0.00002483926,0.0004253784,0.000003805221,0.0002990896,0.0001045774,0.00008007505,0.0001885194],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004806351,"about_ca_system_score_gemma":0.00000782293,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002062184,"about_ca_topic_score_gemma":0.00004457252,"domain_scores_codex":[0.9989516,0.00006811688,0.0002162655,0.0003364029,0.0001834376,0.0002441473],"domain_scores_gemma":[0.9995413,0.00008484389,0.00003576019,0.0002270447,0.00002315923,0.00008782281],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[3.101424e-9,0.00005033093,0.009474312,0.000001958221,0.000001877911,0.00003643817,0.0002468778,0.0006595671,0.009921334,0.00005545603,0.0005657047,0.9789861],"study_design_scores_gemma":[0.0001570087,0.00003688218,0.00635779,0.00001357147,0.000001237221,0.00001695834,0.000006553686,0.9906223,0.002323831,0.00006963007,0.0002566135,0.000137651],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007589618,0.00002295413,0.9886726,0.000937284,0.00007124461,0.000106259,7.8443e-7,0.00009601098,0.00250331],"genre_scores_gemma":[0.9283872,0.000001702492,0.06892939,0.001965008,0.00009973806,0.00001627078,0.0000013184,0.000006641022,0.0005927485],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9899627,"threshold_uncertainty_score":0.3601799,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2162979607","doi":"10.1109/date.2007.364595","title":"Low Cost Debug Architecture using Lossy Compression for Silicon Debug","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":74,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Debugging; Background debug mode interface; Computer science; Lossy compression; Embedded system; Field-programmable gate array; TRACE (psycholinguistics); Computer architecture; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.03580331556783997,"gpt":0.295253755879413,"spread":0.259450440311573,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003884853,0.0001521206,0.0001602316,0.0001125298,0.000275827,0.0001308601,0.0005542155,0.00007615925,0.000009969609],"category_scores_gemma":[0.00008822389,0.0001232639,0.00008617672,0.0002718919,0.00003491832,0.0002101436,0.0001333862,0.0001366022,0.00001013589],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004245806,"about_ca_system_score_gemma":0.00004795448,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000053999,"about_ca_topic_score_gemma":0.00006087611,"domain_scores_codex":[0.99869,0.00002252662,0.0002389861,0.0003734484,0.0001938796,0.0004811471],"domain_scores_gemma":[0.9989768,0.0003590315,0.00008197053,0.000345683,0.0000877677,0.0001487728],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000001822806,0.0000746607,0.003277244,0.00004702487,0.000009391305,0.00002246883,0.000301013,0.002288688,0.07024488,0.003849896,0.0003165691,0.9195663],"study_design_scores_gemma":[0.001103747,0.0001133017,0.00463543,0.000290736,0.00001498186,0.0001856763,0.00006150208,0.8189868,0.163826,0.006011168,0.004102713,0.0006679503],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08040322,0.00005198019,0.9165955,0.0001359516,0.0002230808,0.0002586292,0.000001460832,0.0002695555,0.00206069],"genre_scores_gemma":[0.9589646,7.885643e-7,0.03989169,0.0007890561,0.0001863342,0.000003846191,0.000003357417,0.00001268181,0.0001476892],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9188984,"threshold_uncertainty_score":0.5026554,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2169375167","doi":"10.1109/test.1988.207853","title":"Stuck-open and transition fault testing in CMOS complex gates","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":72,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Computer science; Logic gate; Transition (genetics); Fault (geology); Embedded system; Electronic engineering; Engineering; Algorithm; Chemistry","retraction":null,"screen_n_in":null,"score":{"opus":0.08930063950557257,"gpt":0.2817644205198935,"spread":0.1924637810143209,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003381897,0.00007861859,0.0001107282,0.0000543734,0.0001049284,0.0002493581,0.0003046443,0.00002307112,0.00001711056],"category_scores_gemma":[0.0001364793,0.00007133505,0.00001011948,0.0003702174,0.0000196143,0.0004670393,0.0000596968,0.00007124896,0.000009054153],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001271616,"about_ca_system_score_gemma":0.00002757451,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002769634,"about_ca_topic_score_gemma":0.00008851718,"domain_scores_codex":[0.9992518,0.000062113,0.0001544394,0.0002535485,0.00008590539,0.0001921349],"domain_scores_gemma":[0.9995822,0.0001663135,0.00002968849,0.0001348975,0.00003567003,0.00005121276],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[4.507933e-7,0.0002401874,0.1171963,0.00006702464,0.00001382264,0.0001215287,0.004511366,0.001167736,0.03326319,0.2012554,0.0004051093,0.6417578],"study_design_scores_gemma":[0.002174885,0.0002442344,0.1629697,0.0002316954,0.000008514055,0.0003160703,0.0009956786,0.7800001,0.003737728,0.04726233,0.001206585,0.0008524581],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3410824,0.0001018304,0.5026322,0.001122295,0.00007135197,0.0004172474,0.000001135776,0.0002780382,0.1542935],"genre_scores_gemma":[0.9767903,0.000001348445,0.0226173,0.0005202554,0.000008224577,0.000005008342,7.819746e-7,0.000003751654,0.00005302389],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7788324,"threshold_uncertainty_score":0.2908959,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2133447618","doi":"10.1109/iccad.1989.77016","title":"A diagnosis method using pseudo-random vectors without intermediate signatures","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":70,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Signature (topology); Pseudorandom number generator; Computer science; Fraction (chemistry); Combinational logic; Resolution (logic); Fault (geology); Algorithm; Scheme (mathematics); Computer engineering; Data mining; Theoretical computer science; Artificial intelligence; Logic gate; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02936040818826101,"gpt":0.297521670914599,"spread":0.268161262726338,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006069159,0.0001718185,0.0002346215,0.0001338796,0.0001571744,0.0001930354,0.0005097486,0.00006930223,0.00005494199],"category_scores_gemma":[0.0005109052,0.0001377814,0.0001032164,0.0004488417,0.00002970275,0.0003725151,0.00008738941,0.0001815818,0.00001996228],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000357686,"about_ca_system_score_gemma":0.00007036018,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000075497,"about_ca_topic_score_gemma":0.00001331363,"domain_scores_codex":[0.9985494,0.0002338071,0.000227628,0.0004092514,0.0002172004,0.0003627179],"domain_scores_gemma":[0.9988958,0.0004848446,0.00008743849,0.0003430788,0.00006150453,0.000127339],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002780957,0.0003728478,0.2210471,0.00009998587,0.0002259302,0.0002378954,0.003757375,0.006760883,0.0290777,0.07771134,0.002028525,0.6586776],"study_design_scores_gemma":[0.003378625,0.0001875702,0.011411,0.0003200735,0.0001024941,0.0002510377,0.0002170291,0.8910517,0.07115415,0.01742695,0.002834281,0.001665085],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06973848,0.0002371037,0.925625,0.00005611842,0.0004064219,0.0001095197,5.267968e-7,0.0002557859,0.00357103],"genre_scores_gemma":[0.8749312,0.00001056573,0.12442,0.0004758482,0.00005739199,0.00001280348,3.284317e-7,0.00001173903,0.00008021224],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8842908,"threshold_uncertainty_score":0.5618562,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2134886801","doi":"10.5555/1129601.1129724","title":"Post-verification debugging of hierarchical designs","year":2005,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Benchmark (surveying); Boolean satisfiability problem; Algorithmic program debugging; Exploit; Programming language; Computer engineering; Theoretical computer science","retraction":null,"screen_n_in":null,"score":{"opus":0.1056795001799317,"gpt":0.3028347411936196,"spread":0.1971552410136879,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004190863,0.0001703475,0.0001862807,0.0002753409,0.00008509992,0.0001986441,0.001399357,0.00006428502,0.0000693762],"category_scores_gemma":[0.00008308121,0.0001693347,0.00008473209,0.0001825285,0.00005621614,0.0005576782,0.000134735,0.0002010465,0.0001142781],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007321846,"about_ca_system_score_gemma":0.0001899375,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001314909,"about_ca_topic_score_gemma":0.00000180916,"domain_scores_codex":[0.9982445,0.0001572423,0.0004194166,0.0004480874,0.0004939192,0.0002368529],"domain_scores_gemma":[0.9984885,0.000353467,0.0001935888,0.0003842494,0.0004811386,0.00009904185],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000006221029,0.0001451954,0.000119857,0.000005121156,0.00004160843,0.00001160066,0.0004333185,0.00586671,0.02175923,0.3357025,0.0003464713,0.6355622],"study_design_scores_gemma":[0.0003406565,0.0002294506,0.00174039,0.000094811,0.000004627837,0.00003482523,0.000006256208,0.9773183,0.01073383,0.009048474,0.0002379376,0.0002103857],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003254222,0.00001240418,0.9888709,0.003349066,0.0003587111,0.0001394748,0.000003902058,0.0001999776,0.003811308],"genre_scores_gemma":[0.8148353,0.000005667119,0.1839914,0.0008331867,0.0002355901,0.00001005822,0.000007113087,0.000008225615,0.00007350223],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9714516,"threshold_uncertainty_score":0.6905268,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1902647564","doi":"10.1109/test.1995.529939","title":"A built-in self-test strategy for wireless communication systems","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Baseband; Intermodulation; Wireless; Electronic engineering; Computer science; Communications system; Band-pass filter; Radio frequency; Software-defined radio; Telecommunications; Electrical engineering; Engineering; Bandwidth (computing); Amplifier","retraction":null,"screen_n_in":null,"score":{"opus":0.05681011577298303,"gpt":0.2632821612724989,"spread":0.2064720454995158,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002320559,0.00007272165,0.0001063906,0.00005959022,0.00009297514,0.0001822406,0.0007055717,0.00003803651,0.000003605909],"category_scores_gemma":[0.00003925763,0.00006745012,0.00002610085,0.000249562,0.000009372347,0.0003175466,0.00006146794,0.00006591617,0.00002759142],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003195499,"about_ca_system_score_gemma":0.00001366943,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002539288,"about_ca_topic_score_gemma":0.0001159853,"domain_scores_codex":[0.9993039,0.00003488555,0.0001922052,0.0001812707,0.00008857185,0.0001991266],"domain_scores_gemma":[0.9990323,0.0003435662,0.00005625673,0.0004655234,0.00006165366,0.00004074518],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[2.023696e-7,0.0009967603,0.03853216,0.0002397303,0.00002807508,0.00002110293,0.002478428,0.007403944,0.002014122,0.6390589,0.0044862,0.3047404],"study_design_scores_gemma":[0.0002293923,0.0000442092,0.001437479,0.00003975009,0.000001603995,0.00001234136,0.00006034517,0.9970512,0.00005288891,0.0005913992,0.0003745625,0.0001048751],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2063652,0.00134042,0.7416953,0.001208165,0.0001725063,0.0009161904,0.000003804364,0.001199705,0.04709871],"genre_scores_gemma":[0.9972808,0.00002362537,0.002186381,0.00005927174,0.00002069964,0.00004168016,0.000001268235,0.000005373391,0.000380891],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9896472,"threshold_uncertainty_score":0.2750536,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2098178883","doi":"10.1109/isqed.2007.38","title":"Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis","year":2007,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":65,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Assertion; Debugging; Computer science; Generator (circuit theory); Functional verification; Formal verification; Software bug; Programming language; Electronic circuit; Embedded system; Computer architecture; Computer engineering; Software; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01623133635316808,"gpt":0.2574395404424716,"spread":0.2412082040893035,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004138532,0.00004682276,0.00005712465,0.0001158638,0.00002489698,0.00004031628,0.0001370298,0.00003836843,0.000004544099],"category_scores_gemma":[0.0001539259,0.00004581891,0.000009093706,0.0003529717,0.000007383044,0.0002715631,0.00002708737,0.00006774288,0.000007332907],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002422967,"about_ca_system_score_gemma":0.00001261698,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000367338,"about_ca_topic_score_gemma":0.001096247,"domain_scores_codex":[0.9994389,0.00001321214,0.0001512724,0.0001813271,0.00006872709,0.0001465091],"domain_scores_gemma":[0.9996193,0.0001789764,0.00002413542,0.0001259066,0.00001609885,0.00003555576],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"observational","study_design_gemma":"observational","study_design_scores_codex":[1.970899e-7,0.0000265624,0.7943999,0.000003638112,5.627824e-7,0.000006445033,0.0002991795,0.000008720277,0.001660636,0.003134883,0.00004011507,0.2004191],"study_design_scores_gemma":[0.0001588092,0.00002122153,0.9738964,0.00002252631,5.321634e-7,0.000003198561,0.00009921841,0.009603995,0.01535121,0.0006394828,0.0001185538,0.0000848912],"study_design_candidate":"observational","study_design_consensus":"observational","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.894563,0.0000717022,0.1016512,0.0007244677,0.00004287292,0.00005292771,3.368527e-8,0.00005056253,0.002843272],"genre_scores_gemma":[0.9986076,0.00001925651,0.0008756532,0.0004543529,0.00001182863,0.00000590957,4.396892e-7,0.000001857125,0.00002309098],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.2003343,"threshold_uncertainty_score":0.1868441,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2147419146","doi":"10.1109/cicc.2001.929724","title":"Programmable logic IP cores in SoC design: opportunities and challenges","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":62,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Programmable logic device; Simple programmable logic device; Programmable Array Logic; Logic synthesis; Computer science; Programmable logic array; Complex programmable logic device; Computer architecture; Logic family; Logic gate; Erasable programmable logic device; Mainstream; System on a chip; Macrocell array; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.3906517160995529,"gpt":0.2660823575266489,"spread":0.124569358572904,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002417793,0.00008331635,0.0001037325,0.00007519234,0.00006578415,0.0001165078,0.0002396661,0.00003358762,0.00002893366],"category_scores_gemma":[0.00002984841,0.00006875558,0.00001391224,0.0001016177,0.00004517297,0.0002998754,0.00008135552,0.00005937371,0.00001289797],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000008394329,"about_ca_system_score_gemma":0.00001066066,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002536019,"about_ca_topic_score_gemma":0.00002465893,"domain_scores_codex":[0.9992865,0.00004744454,0.0001151242,0.0002141265,0.00009715027,0.0002396176],"domain_scores_gemma":[0.9996295,0.0001076548,0.00002860573,0.0001520016,0.00002163439,0.00006058487],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[4.64115e-8,0.00003889409,0.0004493882,0.00001994407,0.00000251496,0.00006932332,0.0006935143,0.00001629559,0.00001795796,0.09257874,0.0001864456,0.9059269],"study_design_scores_gemma":[0.001382002,0.0009902562,0.01187615,0.0002550501,0.00001226478,0.0003854276,0.003319672,0.8635765,0.000619324,0.09930795,0.01696748,0.00130794],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01439946,0.05752004,0.6970924,0.03595158,0.000286316,0.000795803,8.145384e-7,0.001659228,0.1922944],"genre_scores_gemma":[0.9840453,0.004196088,0.01037258,0.0003399172,0.00002599486,0.0000163996,1.974157e-7,0.000004922401,0.000998602],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9696459,"threshold_uncertainty_score":0.2803771,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2081479998","doi":"10.1002/jcd.10059","title":"Covering arrays with mixed alphabet sizes","year":2003,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":62,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University; Statistics Canada; University of Ottawa","funders":"","keywords":"Alphabet; Combinatorics; Row; Mathematics; Type (biology); Column (typography); Row and column spaces; Geometry; Computer science; Connection (principal bundle)","retraction":null,"screen_n_in":null,"score":{"opus":0.02449294922199977,"gpt":0.230801669306003,"spread":0.2063087200840032,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008786825,0.0001475918,0.0003074431,0.0001224917,0.0001397827,0.0002073865,0.0006044129,0.00005409771,0.000007590165],"category_scores_gemma":[0.0003866433,0.0001142979,0.00009971705,0.0003921063,0.00003371312,0.0006830054,0.00002760976,0.0002601187,0.000007200193],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006027839,"about_ca_system_score_gemma":0.0003025807,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003268071,"about_ca_topic_score_gemma":5.547916e-7,"domain_scores_codex":[0.9985118,0.0001745783,0.0003867858,0.0001530655,0.0004915249,0.0002822579],"domain_scores_gemma":[0.9985858,0.0003134985,0.0004037888,0.0002304043,0.0002953756,0.0001711807],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.00002216715,0.000597392,0.008727037,0.00005378973,0.0002790743,0.001031284,0.001255069,0.003149332,0.03748767,0.9255596,0.003954936,0.01788268],"study_design_scores_gemma":[0.02742943,0.01264302,0.009240845,0.00154222,0.0003655841,0.006752646,0.0006864488,0.00809959,0.23691,0.6520554,0.0411307,0.003144129],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09743447,0.0001960646,0.8938516,0.0001287422,0.004404901,0.0000779383,3.195937e-7,0.00005306176,0.003852948],"genre_scores_gemma":[0.988676,0.000008676352,0.01093182,0.00006183256,0.000268578,9.626381e-7,8.882508e-8,0.00001184412,0.00004020561],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8912416,"threshold_uncertainty_score":0.4660932,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4237135760","doi":"10.1109/date.2008.4484858","title":"Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation","year":2008,"lang":"en","type":"article","venue":"2008 Design, Automation and Test in Europe","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":55,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Observability; TRACE (psycholinguistics); Computer science; Identification (biology); Chip; Set (abstract data type); State (computer science); Software bug; Embedded system; Real-time computing; Software; Computer hardware; Algorithm; Operating system; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.04872749868183594,"gpt":0.2643035914894865,"spread":0.2155760928076506,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00122598,0.0001410028,0.0001606284,0.0002418343,0.0001950414,0.0001823862,0.0001549885,0.00005696647,0.000001276616],"category_scores_gemma":[0.001857765,0.0001494677,0.0000149643,0.0007139035,0.000046631,0.001327118,0.00003276538,0.00008905768,0.000005478298],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005674002,"about_ca_system_score_gemma":0.0001198955,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001000477,"about_ca_topic_score_gemma":0.00003361707,"domain_scores_codex":[0.9983933,0.0002673924,0.0005359594,0.0004349466,0.0001622128,0.0002061684],"domain_scores_gemma":[0.9985097,0.0006988358,0.0002381135,0.0002118926,0.0002839272,0.00005754381],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001007327,0.0004259372,0.1102993,0.0002573142,0.000006216907,0.00003715452,0.008233161,0.007974382,0.5826181,0.0005927917,0.0001420473,0.2894035],"study_design_scores_gemma":[0.0003208476,0.00007287083,0.4477596,0.00001997672,0.000002083314,0.00001878454,0.00001029251,0.5469139,0.004595384,0.0001673277,0.00001194449,0.0001070678],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7462162,0.0001112153,0.2524368,0.0002215875,0.00005017263,0.0005483072,0.000004839616,0.000394801,0.00001605386],"genre_scores_gemma":[0.9927627,0.0000387257,0.0069892,0.0000695906,0.00001373678,0.0000436025,0.00002453353,0.00001221869,0.00004562947],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.5780227,"threshold_uncertainty_score":0.6095115,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2116003598","doi":"10.1109/vtest.1997.599445","title":"A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":55,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Robustness (evolution); Probabilistic logic; Subthreshold conduction; Computer science; Current (fluid); Differential (mechanical device); Algorithm; Electronic engineering; Artificial intelligence; Engineering; Transistor; Electrical engineering; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.05985015777979617,"gpt":0.2507324536236062,"spread":0.1908822958438101,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001034616,0.0001927355,0.00017867,0.0001042059,0.000171139,0.0001784466,0.0006070117,0.0000525478,0.00004530334],"category_scores_gemma":[0.0002018104,0.0001487158,0.0001351302,0.0002376542,0.00003126588,0.0001081399,0.00007053216,0.0001554514,0.00001020361],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005156403,"about_ca_system_score_gemma":0.00002029093,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007647085,"about_ca_topic_score_gemma":0.000002783853,"domain_scores_codex":[0.9985577,0.00002732731,0.0002082475,0.0005343439,0.0002979742,0.000374425],"domain_scores_gemma":[0.9990371,0.0003318886,0.0000671656,0.0003910876,0.00006180706,0.0001109224],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002350977,0.006243683,0.002171521,0.000470097,0.00002896155,0.000003015294,0.0003784545,0.01358832,0.001377293,0.06365487,0.009907649,0.9021738],"study_design_scores_gemma":[0.000575934,0.0001488225,0.0009380466,0.00005253622,0.00001167362,0.00000110381,0.000003076373,0.9969987,0.0004237259,0.0002459312,0.0003715901,0.0002288874],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001424413,0.0001288622,0.9957113,0.0003273952,0.0003022845,0.0005104669,0.000008010363,0.0002439035,0.001343332],"genre_scores_gemma":[0.9887229,0.000003175628,0.01046123,0.0002680004,0.0001587648,0.0003081034,0.000009023909,0.00001167711,0.00005716026],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9872984,"threshold_uncertainty_score":0.6064454,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2043080690","doi":"10.1002/jcd.20035","title":"Group construction of covering arrays","year":2004,"lang":"en","type":"article","venue":"Journal of Combinatorial Designs","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":55,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University; University of Ottawa","funders":"","keywords":"Combinatorics; Mathematics; Group (periodic table); Extension (predicate logic); Column (typography); Set (abstract data type); Algebraic number; Geometry; Physics; Computer science; Connection (principal bundle); Mathematical analysis","retraction":null,"screen_n_in":null,"score":{"opus":0.0227440757569816,"gpt":0.2350932994631618,"spread":0.2123492237061801,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000522761,0.00008656111,0.0002408735,0.0001387041,0.00006890533,0.00005977717,0.0004640257,0.00005201765,0.000002831116],"category_scores_gemma":[0.0001710051,0.00007931786,0.0001197444,0.0003009317,0.00004695425,0.0005930904,0.00003845479,0.0001818645,0.000002282236],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007800127,"about_ca_system_score_gemma":0.0001812968,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001018358,"about_ca_topic_score_gemma":2.7485e-7,"domain_scores_codex":[0.9988801,0.00005134711,0.0004640995,0.00009410544,0.0003612635,0.0001490894],"domain_scores_gemma":[0.9988747,0.0001018139,0.0005483895,0.0001486169,0.0002394877,0.00008705081],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.000004663942,0.0001448692,0.0008837666,0.00002282797,0.00004095434,0.00006409612,0.0003736881,0.001514857,0.06830936,0.9147716,0.00003556187,0.01383378],"study_design_scores_gemma":[0.004523661,0.001602003,0.0019301,0.0003954056,0.00004293699,0.001002978,0.00009248261,0.000684732,0.06542663,0.923658,0.0003483746,0.0002926743],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.122083,0.00007031384,0.8732129,0.00007789894,0.004000443,0.00003724919,2.807531e-7,0.00002018638,0.0004976955],"genre_scores_gemma":[0.9785116,0.00001261054,0.02109305,0.00001912688,0.0003567134,3.041048e-7,1.048669e-7,0.000005214955,0.000001320268],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8564285,"threshold_uncertainty_score":0.3234488,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2131374318","doi":"10.1109/vtest.1994.292334","title":"Multifrequency testability analysis for analog circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":54,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Testability; Computer science; Analogue electronics; Design for testing; Electronic circuit; Mixed-signal integrated circuit; Electronic engineering; Electrical engineering; Reliability engineering; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.06612392002490318,"gpt":0.2549004185651289,"spread":0.1887764985402257,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000344827,0.0001283716,0.0002266965,0.0002120877,0.000183564,0.0001305809,0.000696397,0.00005095213,0.0001797298],"category_scores_gemma":[0.0003787348,0.0001132446,0.0002397638,0.001685797,0.0000338036,0.0003914154,0.00005665779,0.00007229887,0.00005454263],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003960039,"about_ca_system_score_gemma":0.00001466153,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008085112,"about_ca_topic_score_gemma":0.00007858628,"domain_scores_codex":[0.99863,0.00003682567,0.0002769772,0.0005174995,0.0001784917,0.0003602401],"domain_scores_gemma":[0.9986238,0.0003589908,0.00007371536,0.0006630029,0.0001580154,0.000122469],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[2.337877e-8,0.0002030879,0.2249906,0.00002357959,0.0001883498,0.000008584045,0.0004614659,0.000481856,0.001464738,0.01794216,0.0005401995,0.7536954],"study_design_scores_gemma":[0.0002753034,0.00006479007,0.06064923,0.000004513797,0.00009991149,0.000005945842,0.00001832914,0.9335507,0.000453247,0.004021259,0.0005354451,0.0003213605],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01228854,0.000113928,0.9695419,0.0003869467,0.00007624059,0.0001553848,0.000005188961,0.0003520202,0.01707986],"genre_scores_gemma":[0.990719,0.000003432033,0.008366934,0.0002966136,0.00004458625,0.00002240238,0.000003390143,0.000005178447,0.0005384778],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9784304,"threshold_uncertainty_score":0.4617981,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2075105459","doi":"10.1049/ip-cdt:20045019","title":"Resource-constrained system-on-a-chip test: a survey","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":54,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Reuse; Test (biology); Computer science; Test Management Approach; Resource (disambiguation); Key (lock); Embedded system; Engineering; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01729743171286061,"gpt":0.2237829421351339,"spread":0.2064855104222733,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0004748588,0.0003003362,0.000305873,0.0002355125,0.0002196095,0.001613728,0.0007294862,0.0001038292,5.172857e-7],"category_scores_gemma":[0.0001912043,0.0002697599,0.00007620482,0.0004265634,0.000113326,0.001196041,0.0002844268,0.0002074671,0.00001264857],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006425427,"about_ca_system_score_gemma":0.00003243728,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001138009,"about_ca_topic_score_gemma":7.700664e-7,"domain_scores_codex":[0.9982418,0.00001005779,0.0003677854,0.0006499381,0.0002936313,0.0004367257],"domain_scores_gemma":[0.9989357,0.000334528,0.0001642296,0.0002018627,0.0001525707,0.0002110965],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002479092,0.0001554258,0.01322988,0.0001080998,0.00001930267,0.00002142733,0.0004769621,0.000002301231,0.0005831855,0.03537418,0.007832364,0.9421944],"study_design_scores_gemma":[0.005948587,0.01120577,0.0764199,0.01175124,0.0001069711,0.007961255,0.001380953,0.585961,0.08482093,0.02352213,0.1786777,0.01224354],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2970746,0.0002993666,0.454265,0.002424063,0.0002549971,0.001293533,0.0000875269,0.0121455,0.2321554],"genre_scores_gemma":[0.9870168,0.000003808328,0.01210748,0.0005112406,0.0002313789,0.00001822741,0.000005044963,0.00002141077,0.0000846094],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9299508,"threshold_uncertainty_score":0.9999754,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1881506156","doi":"10.1109/test.1996.557094","title":"LIMSoft: automated tool for design and test integration of analog circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":50,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Université de Montréal; Polytechnique Montréal","funders":"","keywords":"Sensitivity (control systems); Computer science; Analogue electronics; Automatic test pattern generation; Fault (geology); Design for testing; Electronic circuit; Built-in self-test; Electronic engineering; Fault detection and isolation; Computation; Reliability engineering; Embedded system; Engineering; Algorithm; Electrical engineering; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.05381373514173774,"gpt":0.2522790968109267,"spread":0.198465361669189,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002296931,0.0000777587,0.0001144971,0.00007873319,0.0000722694,0.00006992417,0.0002035782,0.00003826606,0.00001024065],"category_scores_gemma":[0.0005531788,0.00006539374,0.00002688047,0.0002609429,0.00002327486,0.0002911428,0.00002685428,0.00003550927,0.000005884526],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000009947606,"about_ca_system_score_gemma":0.00001227162,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007822503,"about_ca_topic_score_gemma":0.00000184495,"domain_scores_codex":[0.9993597,0.00002172812,0.0001883076,0.0001976237,0.0000880987,0.000144568],"domain_scores_gemma":[0.9988822,0.0007503224,0.00006886823,0.0001632384,0.00009967774,0.00003567159],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[6.896853e-8,0.00009857211,0.002969461,0.00003341463,0.00001032935,0.000003067926,0.0005632181,0.0001299375,0.04845819,0.01448874,0.002438548,0.9308065],"study_design_scores_gemma":[0.000187607,0.0001660021,0.004218603,0.00002694121,0.000005062019,0.0000146784,0.000008514801,0.9883783,0.006071532,0.0007907033,0.00003492671,0.00009714992],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00983023,0.00006977117,0.9885307,0.0001477464,0.00003716996,0.0001784429,0.000001414793,0.0004032884,0.0008012428],"genre_scores_gemma":[0.9661673,0.00000647691,0.03349204,0.0001213248,0.00001679453,0.00001037427,0.000001126189,0.000004388515,0.0001801454],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9882483,"threshold_uncertainty_score":0.2666679,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2120428171","doi":"","title":"Using Sparse Crossbars within LUT Clusters","year":2001,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Crossbar switch; Lookup table; Parallel computing; Computer science; Overhead (engineering); Path (computing); Spare part; Cluster (spacecraft); Routing (electronic design automation); Field-programmable gate array; Block (permutation group theory); Sparse matrix; Algorithm; Topology (electrical circuits); Embedded system; Mathematics; Computer network; Engineering; Combinatorics; Physics; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.0873540685684595,"gpt":0.2931558043266532,"spread":0.2058017357581937,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002186007,0.00009529384,0.00009578468,0.00006528701,0.0001803401,0.0002284552,0.0004870314,0.0000343412,0.00002662054],"category_scores_gemma":[0.00003816582,0.00008418426,0.00004165048,0.0003715531,0.00003525076,0.0004804344,0.0001362657,0.00008581183,0.00007477689],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003209396,"about_ca_system_score_gemma":0.00005460088,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001685772,"about_ca_topic_score_gemma":0.00003429681,"domain_scores_codex":[0.9990877,0.00002363273,0.0001724433,0.0002689999,0.0001668123,0.0002804361],"domain_scores_gemma":[0.9994588,0.00003576122,0.0000549542,0.0003186984,0.00003776999,0.00009399855],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002221046,0.0003385187,0.2019671,0.0000571821,0.00009079109,0.001568595,0.00821173,0.08456038,0.03867503,0.1413328,0.00329363,0.519902],"study_design_scores_gemma":[0.0002348907,0.00002221177,0.001556275,0.00002811024,0.000004012681,0.0003257876,0.00007965602,0.9942262,0.000769682,0.001794175,0.0007227106,0.0002362697],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2161593,0.00002378801,0.7640696,0.0001837149,0.0002670847,0.00004125687,1.359877e-7,0.0002427144,0.01901246],"genre_scores_gemma":[0.9666486,0.000001496337,0.03134999,0.0009879103,0.00006983822,7.913371e-7,2.838807e-7,0.000006562698,0.0009345082],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9096658,"threshold_uncertainty_score":0.3432934,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2161191982","doi":"10.1109/19.982974","title":"Fault tolerance in systems design in VLSI using data compression under constraints of failure probabilities","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Ottawa","funders":"Université Libanaise","keywords":"Overhead (engineering); Very-large-scale integration; Benchmark (surveying); Built-in self-test; Computer science; Combinational logic; Fault coverage; Electronic circuit; Algorithm; Computer engineering; Logic gate; Engineering; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.1771011726762866,"gpt":0.299519638197174,"spread":0.1224184655208874,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006159087,0.0001120553,0.0001619856,0.0001950897,0.00008184477,0.00006111866,0.0002260256,0.00004335785,0.000005272224],"category_scores_gemma":[0.000006773594,0.0001099506,0.00001573544,0.0003040281,0.00006490434,0.0005268418,0.000003588633,0.0001157395,7.025647e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001477986,"about_ca_system_score_gemma":0.0001027518,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002896291,"about_ca_topic_score_gemma":0.0003123728,"domain_scores_codex":[0.9986044,0.0001663498,0.0003810274,0.0003054278,0.0003790886,0.0001636786],"domain_scores_gemma":[0.9994676,0.00004819849,0.00009724497,0.0002666494,0.00007607038,0.00004429669],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001198932,0.0004115475,0.00225306,0.0001484783,0.00002416447,0.000007350896,0.001852496,0.7673506,0.04818336,0.0005254173,0.000008522403,0.179223],"study_design_scores_gemma":[0.002482769,0.0001282102,0.002547204,0.001413714,0.00001590817,0.0000567191,0.002923025,0.9737552,0.01607137,0.0002937372,0.00002620173,0.0002859265],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.184484,0.0000562891,0.8147903,0.00007931962,0.0001809768,0.0003310616,0.00000535533,0.00002271721,0.00004995776],"genre_scores_gemma":[0.995496,0.00003006468,0.00439817,0.00004007482,0.000006313407,0.0000190521,0.000001442697,0.000004665469,0.000004238771],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.811012,"threshold_uncertainty_score":0.4483656,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4229759008","doi":"10.1109/edtc.1995.470387","title":"Complexity of sequential ATPG","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Automatic test pattern generation; Computer science; Sequential logic; Retiming; Key (lock); Encoding (memory); Algorithm; Test (biology); Computer engineering; Electronic circuit; Theoretical computer science; Logic gate; Artificial intelligence; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.1490572095897546,"gpt":0.262172857151821,"spread":0.1131156475620664,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006475231,0.00003842008,0.00006744657,0.00002664181,0.00003820395,0.00002186524,0.0003350804,0.00001372946,0.0002629014],"category_scores_gemma":[0.00001563852,0.00003344501,0.00003285988,0.0001497974,0.00004967448,0.0001372966,0.00007645114,0.00003365529,0.00008023463],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000005356897,"about_ca_system_score_gemma":0.000004461542,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00005171949,"about_ca_topic_score_gemma":0.000006364731,"domain_scores_codex":[0.9995566,0.0000147833,0.0001041864,0.0001112608,0.0001061766,0.0001069798],"domain_scores_gemma":[0.9996898,0.00002055593,0.0000325871,0.0001949054,0.00002974862,0.00003240005],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[3.143836e-8,0.00009870769,0.004357493,0.00001645312,0.00001113769,0.00001401469,0.0004537996,0.00003471691,0.008270615,0.7573172,0.003073209,0.2263526],"study_design_scores_gemma":[0.0005151698,0.0001224135,0.01090897,0.00003109825,0.000006771397,0.00007126465,0.00002720271,0.928498,0.02087454,0.03566188,0.002923609,0.0003591264],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02524699,0.00004659194,0.8169262,0.0004710035,0.0001187455,0.00003179783,6.36221e-7,0.0001728782,0.1569852],"genre_scores_gemma":[0.9917263,0.00000119754,0.007635428,0.0001339846,0.00002631644,3.603396e-7,1.927794e-7,0.000001485629,0.0004747302],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9664793,"threshold_uncertainty_score":0.2878586,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2099502153","doi":"10.1109/etw.2001.946668","title":"A packet switching communication-based test access mechanism for system chips","year":2005,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Scalability; Modular design; Computer architecture; Architecture; Network packet; Embedded system; Packet switching; Computer network; Interconnection; Distributed computing; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.03761777233947965,"gpt":0.2802328528097221,"spread":0.2426150804702424,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004435217,0.0001149064,0.0001362077,0.00007809123,0.0003892634,0.0004430949,0.001664541,0.00004224407,0.000004604354],"category_scores_gemma":[0.0001884203,0.0001008069,0.00006342057,0.000225779,0.000008278919,0.0005827759,0.00016506,0.00009601354,0.00002858619],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000631262,"about_ca_system_score_gemma":0.0000740368,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000609144,"about_ca_topic_score_gemma":0.00009108835,"domain_scores_codex":[0.9990605,0.00003845348,0.0002412041,0.0002570623,0.0001508397,0.0002519227],"domain_scores_gemma":[0.9981759,0.0007869639,0.0001132779,0.0007137875,0.0001309276,0.00007915842],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[2.155118e-7,0.0001082932,0.001664699,0.0001083789,0.00001167801,0.000001859064,0.0002935095,0.0005755838,0.002281601,0.863846,0.0005191569,0.130589],"study_design_scores_gemma":[0.0003447276,0.0000268157,0.0001971242,0.0001115285,0.00000601312,0.000009600491,0.00005782093,0.9895118,0.005655903,0.00364096,0.000257466,0.0001802268],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003261147,0.0000289021,0.9867693,0.002639999,0.00005797302,0.0002277843,0.000002557756,0.0006036084,0.006408705],"genre_scores_gemma":[0.9439833,8.424489e-7,0.05451659,0.00127453,0.00008022451,0.00005314116,0.00000393977,0.00001017647,0.00007727789],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9889362,"threshold_uncertainty_score":0.4272774,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2345908052","doi":"10.1109/tcad.2016.2565204","title":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":46,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Tracing; Field-programmable gate array; Computer science; SIGNAL (programming language); Electronic circuit; Embedded system; Computer hardware; Programming language; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.05055470192711235,"gpt":0.2394350009629695,"spread":0.1888802990358572,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001423782,0.000423138,0.0009845247,0.0009166528,0.0001954499,0.0001287384,0.000729742,0.0002468342,0.000002521206],"category_scores_gemma":[0.00004096162,0.0003186962,0.0001883592,0.0007922814,0.0001017158,0.000518495,0.000005645281,0.0002075332,0.00000237708],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002142565,"about_ca_system_score_gemma":0.0002400869,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004828849,"about_ca_topic_score_gemma":0.00001332802,"domain_scores_codex":[0.9965668,0.0004181878,0.001325808,0.0007633244,0.0004060522,0.0005198577],"domain_scores_gemma":[0.9955366,0.002654696,0.000560401,0.0005606639,0.0005386755,0.0001489997],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000005317781,0.0001651664,0.00003632982,0.0005162676,0.0001322948,0.00001719934,0.0003186145,0.007768087,0.1179516,0.002403523,0.00003256244,0.8706531],"study_design_scores_gemma":[0.001320093,0.001012299,0.000173437,0.0120578,0.0001010828,0.0002586348,0.000273996,0.3367477,0.6468077,0.0004201578,0.00001736866,0.0008097177],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007172799,0.0001416585,0.9905037,0.00004164602,0.0006188279,0.0009677394,0.0001069292,0.0003767866,0.00006993851],"genre_scores_gemma":[0.9923247,0.00002660706,0.00725543,0.00001775564,0.00006560391,0.0002324756,9.626042e-7,0.00004077075,0.00003566469],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9851519,"threshold_uncertainty_score":0.9999265,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2109096321","doi":"10.1109/ftcs.1988.5299","title":"An iterative technique for calculating aliasing probability of linear feedback signature registers","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Aliasing; Signature (topology); Computer science; Algorithm; Constant (computer programming); Polynomial; Iterative method; Probability of error; Mathematics; Theoretical computer science; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.03868602943129575,"gpt":0.2928940745332264,"spread":0.2542080451019307,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006944914,0.0001180812,0.000171521,0.00004976477,0.0001434161,0.00005879724,0.0003242947,0.00008151594,0.000003427097],"category_scores_gemma":[0.0003780875,0.0001000477,0.00007260293,0.0002982261,0.00004400179,0.0004183981,0.00002702173,0.0001125676,4.46103e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003243451,"about_ca_system_score_gemma":0.00007082891,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001942018,"about_ca_topic_score_gemma":0.000006806084,"domain_scores_codex":[0.9989027,0.0001120962,0.000272501,0.0003657699,0.0001290604,0.0002179232],"domain_scores_gemma":[0.9990088,0.0001637698,0.0001379801,0.0004062811,0.0002185965,0.00006454218],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.000002687252,0.0003889564,0.009857593,0.0004403846,0.0000425241,0.000009963361,0.005872902,0.005078047,0.5793241,0.3248557,0.0001698175,0.07395729],"study_design_scores_gemma":[0.0006763365,0.0005774985,0.0007153597,0.0003257041,0.00001631282,0.00005169765,0.0003327107,0.2746603,0.679636,0.04183817,0.0005029442,0.0006670075],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01292132,0.00001812307,0.9832652,0.00007050059,0.00004840785,0.0004774466,0.000001941517,0.000115344,0.003081781],"genre_scores_gemma":[0.658843,1.075415e-7,0.3409748,0.0000933811,0.00002104678,0.00001881183,0.000001566423,0.000005455455,0.00004187512],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.6459216,"threshold_uncertainty_score":0.4079826,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2098854373","doi":"10.1109/test.2008.4700594","title":"Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs","year":2008,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Observability; Debugging; Computer science; Embedded system; Background debug mode interface; System on a chip; TRACE (psycholinguistics); Chip; Silicon; Computer architecture; Real-time computing; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.0469125481870312,"gpt":0.2695609108127107,"spread":0.2226483626256795,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001553087,0.00007193998,0.0001772301,0.0001237662,0.0001066828,0.00002239544,0.0003151341,0.00003662317,0.00001718606],"category_scores_gemma":[0.0001570832,0.00006099321,0.0001569635,0.0008396999,0.00002587163,0.0002028258,0.00004259339,0.00002963375,0.0000049489],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001430251,"about_ca_system_score_gemma":0.00003999327,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004592164,"about_ca_topic_score_gemma":0.000006626325,"domain_scores_codex":[0.9992547,0.00002456343,0.0002196837,0.0002123067,0.0001351045,0.0001536441],"domain_scores_gemma":[0.9991937,0.0001470022,0.0001107377,0.0002652069,0.0002422544,0.00004109335],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000006992049,0.001176166,0.4436342,0.0002022586,0.001893454,0.00004998725,0.005201317,0.04320236,0.1920962,0.1975706,0.002774509,0.112192],"study_design_scores_gemma":[0.0009060739,0.0003503499,0.1342603,0.00001270232,0.000265359,0.00003011208,0.0001675301,0.7141791,0.1423054,0.006910529,0.0001093079,0.0005031934],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2370002,0.0000117348,0.7622483,0.0001659753,0.00002457565,0.00006918282,0.0000134883,0.0000842061,0.0003823294],"genre_scores_gemma":[0.9932469,0.000001784144,0.006429713,0.0001207994,0.00001736753,0.000005654181,0.00008815713,0.000002404048,0.00008722943],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7562467,"threshold_uncertainty_score":0.2487231,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2126554652","doi":"10.1109/vtest.1994.292333","title":"A BIST technique for a frequency response and intermodulation distortion test of a sigma-delta ADC","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Intermodulation; Distortion (music); Delta-sigma modulation; Built-in self-test; Computer science; Electronic engineering; Automatic test equipment; Test (biology); Engineering; Reliability engineering; Bandwidth (computing); Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02728308106564063,"gpt":0.2423833384803464,"spread":0.2151002574147057,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003180562,0.00006924107,0.00009342462,0.0001059626,0.00006656647,0.00003395277,0.0001689908,0.00003778426,0.000007469903],"category_scores_gemma":[0.0005120196,0.00006252054,0.00003257905,0.000203266,0.00003266387,0.0002543142,0.00004024096,0.0000385936,0.000001024129],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002601657,"about_ca_system_score_gemma":0.00001189331,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003808615,"about_ca_topic_score_gemma":0.00001358918,"domain_scores_codex":[0.9993768,0.00003099511,0.0001978528,0.0002048715,0.00007963304,0.0001098351],"domain_scores_gemma":[0.99928,0.0003112229,0.00009105287,0.0002055461,0.00007528827,0.00003684785],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000003794989,0.0001737039,0.01440816,0.00008364485,0.000007561644,0.000006119375,0.0009578943,0.000006130445,0.6135772,0.0118095,0.0003476263,0.3586187],"study_design_scores_gemma":[0.001106929,0.001710317,0.08313166,0.0003835083,0.00002371145,0.0001603382,0.00005813507,0.8133662,0.07685433,0.02204739,0.0005116531,0.0006457875],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03286777,0.00007641328,0.9657359,0.0002763529,0.00002453809,0.000232183,0.000004452584,0.00009665946,0.0006857317],"genre_scores_gemma":[0.9742558,0.000003186915,0.02547143,0.00004597138,0.00001476587,0.00004324232,0.000001317536,0.000004679676,0.0001596184],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.941388,"threshold_uncertainty_score":0.2549514,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2118869825","doi":"10.1109/cicc.1997.606616","title":"Improving the testability of mixed-signal integrated circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Testability; Mixed-signal integrated circuit; Computer science; Design for testing; Electronic circuit; SIGNAL (programming language); Automatic test equipment; Integrated circuit; Automatic test pattern generation; Test (biology); Electronic engineering; Reliability engineering; Engineering; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.03060742267965042,"gpt":0.2069769710523585,"spread":0.1763695483727081,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004400938,0.00009275461,0.0001172902,0.00003924776,0.00011733,0.00007296846,0.0008161152,0.0000328094,0.0001440083],"category_scores_gemma":[0.0002482254,0.00005639927,0.00006060474,0.0005077663,0.00007632313,0.0002434724,0.0001191773,0.0001401618,0.00003033933],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002042547,"about_ca_system_score_gemma":0.00002955531,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002092433,"about_ca_topic_score_gemma":0.00002310387,"domain_scores_codex":[0.9990289,0.0000740278,0.0002402524,0.0002458853,0.0001935695,0.0002173214],"domain_scores_gemma":[0.9989589,0.0003172109,0.00008745511,0.0004607705,0.0001264999,0.00004908919],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[1.322324e-8,0.00005602283,0.01156226,0.00001175953,0.000005263598,0.000002728802,0.0003039402,0.00001906488,0.01193924,0.005505641,0.0002984483,0.9702956],"study_design_scores_gemma":[0.0003564201,0.0001673912,0.03222103,0.00005111402,0.00001420522,0.0000645714,0.0002640568,0.9248737,0.03861419,0.002596134,0.0003883116,0.0003888829],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1291243,0.0001376331,0.8578097,0.0003286292,0.000132686,0.0001123479,0.000001450398,0.0002195671,0.01213378],"genre_scores_gemma":[0.9989204,0.000001164647,0.0007228676,0.0001164565,0.00002623682,0.000003176339,3.003602e-7,0.000003780259,0.0002056448],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9699067,"threshold_uncertainty_score":0.2299896,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2903881552","doi":"10.1109/fpl.2018.00079","title":"Machine-Learning Based Congestion Estimation for Modern FPGAs","year":2018,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Router; Computer science; Field-programmable gate array; Routing (electronic design automation); Estimation; Artificial intelligence; Machine learning; Embedded system; Computer network; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02685172438486516,"gpt":0.2616475089000211,"spread":0.2347957845151559,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002534151,0.00007040123,0.00006731571,0.00005790405,0.0002215881,0.0001141365,0.0002160552,0.00003192631,0.0000141906],"category_scores_gemma":[0.0002399941,0.0000636179,0.00003118681,0.0001278648,0.00002172706,0.0002863611,0.00002818638,0.00005371609,0.0000404571],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001812231,"about_ca_system_score_gemma":0.00003475898,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002739987,"about_ca_topic_score_gemma":0.000009760033,"domain_scores_codex":[0.9993835,0.0000259036,0.0001119708,0.0002119444,0.0001046334,0.0001620189],"domain_scores_gemma":[0.9994862,0.0001424842,0.00005330522,0.0001528167,0.0001207189,0.00004444433],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[6.282063e-7,0.00002380733,0.001224283,0.00001683872,0.000004568803,0.000001009465,0.0002080483,0.02932899,0.001684848,0.03680458,0.0001567665,0.9305456],"study_design_scores_gemma":[0.0002095385,0.0001071973,0.0003704996,0.0000144495,0.000003028288,0.000003089155,0.000002063029,0.9888604,0.001524915,0.008402162,0.0004148666,0.00008784303],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001943616,0.00001497197,0.9925591,0.0004571859,0.0001136596,0.00009912737,5.72917e-7,0.0003741847,0.004437569],"genre_scores_gemma":[0.9073808,2.297706e-7,0.09195249,0.0003183176,0.00007437862,0.000009924592,0.00000750439,0.00000563208,0.0002507682],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9595314,"threshold_uncertainty_score":0.2594263,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2104554794","doi":"10.1109/test.1996.557078","title":"An integration of memory-based analog signal generation into current DFT architectures","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Mixed-signal integrated circuit; Overhead (engineering); Encoding (memory); Electronic engineering; Computer hardware; Boundary scan; Analogue electronics; Analog signal; Analog multiplier; SIGNAL (programming language); Integrated circuit; Aperiodic graph; Bitstream; Built-in self-test; Embedded system; Electronic circuit; Digital signal processing; Engineering; Electrical engineering; Decoding methods; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.04898350996980444,"gpt":0.2752475536855735,"spread":0.226264043715769,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001713824,0.00009747439,0.0001039516,0.0001532204,0.00009131602,0.00007834819,0.000354339,0.00002905757,0.00008279371],"category_scores_gemma":[0.00003174504,0.00007835498,0.00004798543,0.0002768464,0.00002993514,0.0001819502,0.00001965926,0.00009510412,0.000009741329],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001938472,"about_ca_system_score_gemma":0.00002494211,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001063641,"about_ca_topic_score_gemma":0.0001698142,"domain_scores_codex":[0.9991065,0.00008240867,0.0002165764,0.0002493803,0.0002151534,0.0001300344],"domain_scores_gemma":[0.9994406,0.00004176741,0.00008361191,0.0002754575,0.00009334363,0.0000652282],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[9.648171e-8,0.00008815432,0.0003891742,0.000008019361,0.000002268524,0.000001070819,0.000608738,0.009349492,0.1058888,0.002503041,0.0001578478,0.8810033],"study_design_scores_gemma":[0.0001094139,0.0001170455,0.0005477738,0.00001462688,0.000003154838,0.000001828187,0.000009891324,0.9284642,0.06974095,0.0008708352,0.00002425532,0.00009605946],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1296555,0.0001265843,0.8691073,0.0001460462,0.00009997436,0.00006160311,5.721942e-7,0.0001010029,0.000701425],"genre_scores_gemma":[0.9828274,0.000001414086,0.01684892,0.000159639,0.0001321185,0.000004495541,0.000009223174,0.000003959646,0.00001282907],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9191146,"threshold_uncertainty_score":0.3195224,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2146816098","doi":"10.1109/test.1990.114032","title":"Testability preserving transformations in multi-level logic synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Cube (algebra); Testability; Simple (philosophy); Factorization; Set (abstract data type); Computer science; Algebraic expression; Simplicity; Representation (politics); Decomposition; Mathematics; Algorithm; Theoretical computer science; Duality (order theory); Algebraic number; Discrete mathematics; Algebra over a field; Combinatorics; Pure mathematics; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.1949750028860675,"gpt":0.2761554089616707,"spread":0.08118040607560323,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002905635,0.00008090167,0.0001024897,0.00008823627,0.00009688801,0.00008027157,0.0005637719,0.00003556402,0.0001982612],"category_scores_gemma":[0.0004329398,0.00006966897,0.00003967223,0.0004341903,0.00001853174,0.0007002053,0.0000593392,0.00009554446,0.00007722195],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003198444,"about_ca_system_score_gemma":0.00001034599,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001094873,"about_ca_topic_score_gemma":0.000247427,"domain_scores_codex":[0.9991477,0.00005518593,0.0002249349,0.0002155101,0.0001200233,0.0002366628],"domain_scores_gemma":[0.9992042,0.0003607238,0.00002641868,0.0003210109,0.00003393032,0.00005372778],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[7.207817e-8,0.0006459194,0.06943712,0.00008121244,0.000007856794,0.00001992621,0.003917753,0.001184735,0.001169138,0.01703616,0.0003065519,0.9061936],"study_design_scores_gemma":[0.000128818,0.000008804891,0.08520369,0.00002746304,0.000001665536,0.000007870888,0.00005850824,0.9124468,0.0005417195,0.00137989,0.0000533823,0.0001414008],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01427633,0.00006736635,0.9556408,0.00127878,0.00003543363,0.0001164795,0.000002267884,0.0002326265,0.02834994],"genre_scores_gemma":[0.9689869,0.000006912199,0.03065504,0.0001466769,0.000006507503,0.00001891505,2.049968e-7,0.000002843672,0.0001760134],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9547105,"threshold_uncertainty_score":0.2841018,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2150848872","doi":"10.1109/test.1996.556944","title":"BIST fault diagnosis in scan-based VLSI environments","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Very-large-scale integration; Benchmark (surveying); Built-in self-test; Fault coverage; Computer science; Fault (geology); Scheme (mathematics); Electronic circuit; Sequence (biology); Automatic test pattern generation; Signature (topology); Stuck-at fault; Fault detection and isolation; Computer engineering; Algorithm; Embedded system; Engineering; Artificial intelligence; Mathematics; Electrical engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02912415065550949,"gpt":0.214409014039662,"spread":0.1852848633841525,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009951121,0.00009233479,0.000093565,0.00009692836,0.00006113679,0.00007118402,0.0004628297,0.00003382478,0.0002404369],"category_scores_gemma":[0.00003632471,0.00008521182,0.00003573516,0.0002991907,0.00002486589,0.0001973237,0.00005705474,0.00007929528,0.0004885973],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004984174,"about_ca_system_score_gemma":0.000006811833,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001037758,"about_ca_topic_score_gemma":0.00004836449,"domain_scores_codex":[0.9990962,0.00002969084,0.0001543299,0.0002831882,0.0001841916,0.000252369],"domain_scores_gemma":[0.999491,0.0001066484,0.00003275991,0.000293821,0.000004327947,0.00007137928],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[3.129846e-8,0.0002404337,0.1948179,0.000005581284,0.000003085047,0.00006102389,0.0001470765,0.0009586266,0.0003636757,0.0008315689,0.0019261,0.8006449],"study_design_scores_gemma":[0.0007263263,0.00007173894,0.06300732,0.00005583639,0.000003189673,0.000005513667,0.00001536775,0.9185836,0.004764006,0.0003332115,0.01203543,0.0003984485],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.152088,0.0007533138,0.759525,0.004188806,0.0003488233,0.0003289969,0.000003410133,0.0004807935,0.08228283],"genre_scores_gemma":[0.9950318,0.0000199482,0.003071481,0.001037025,0.00002065814,0.00002115243,6.893143e-7,0.000005185223,0.0007920067],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.917625,"threshold_uncertainty_score":0.6280093,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2159067451","doi":"10.1109/test.1997.639642","title":"Signal generation using periodic single and multi-bit sigma-delta modulated streams","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Bitstream; Computer science; Delta-sigma modulation; SIGNAL (programming language); Overhead (engineering); Bit (key); Electronic engineering; Computer hardware; 16-bit; Analog signal; Algorithm; Bandwidth (computing); Digital signal processing; Telecommunications; Engineering; Decoding methods","retraction":null,"screen_n_in":null,"score":{"opus":0.1142805878596741,"gpt":0.2426881042961566,"spread":0.1284075164364825,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009814214,0.0001157554,0.0001070434,0.0000711457,0.0002375984,0.0003303974,0.0001844486,0.00005044499,0.0001182822],"category_scores_gemma":[0.000023832,0.0001072302,0.00002767526,0.0002268746,0.00003245003,0.0004706253,0.00007766837,0.00006926688,0.00001917356],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003155063,"about_ca_system_score_gemma":0.00001151303,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000123759,"about_ca_topic_score_gemma":0.00002750596,"domain_scores_codex":[0.9990788,0.0000367498,0.0001707588,0.0003492768,0.0001433647,0.0002210392],"domain_scores_gemma":[0.9995798,0.00002563971,0.00005137244,0.0002009348,0.00005513001,0.0000871329],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[6.149969e-8,0.0001418153,0.002752603,0.000007672696,0.00001201367,0.00002807669,0.001139183,0.00797142,0.4367933,0.0003226848,0.0001277885,0.5507033],"study_design_scores_gemma":[0.0002152209,0.00003261371,0.0002117329,0.00001127117,0.000004675155,0.00004211843,0.00002195829,0.9941046,0.005148359,0.00003317487,0.0000259914,0.0001483131],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4147548,0.0001310254,0.584478,0.00007673219,0.00004743799,0.0000464618,6.427065e-7,0.0001235896,0.0003413446],"genre_scores_gemma":[0.9742725,0.000003660425,0.02521915,0.0001571422,0.00008347485,0.000001067784,0.000002661495,0.00000737806,0.0002528916],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9861332,"threshold_uncertainty_score":0.4372722,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2068731843","doi":"10.1049/el:20010981","title":"Simultaneous reduction in volume of test data andpowerdissipation for systems-on-a-chip","year":2001,"lang":"en","type":"article","venue":"Electronics Letters","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Dissipation; Chip; Volume (thermodynamics); Test compression; Power (physics); System on a chip; Test data; Data compression; Reduction (mathematics); Compression (physics); Electronic engineering; Computer science; Electrical engineering; Embedded system; Materials science; Automatic test pattern generation; Engineering; Algorithm; Mathematics; Electronic circuit; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.02269982165538808,"gpt":0.2592860816184447,"spread":0.2365862599630566,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003723289,0.00009919683,0.0001410551,0.0001259924,0.00006599224,0.00005900729,0.0006460948,0.00003895238,8.041105e-7],"category_scores_gemma":[0.0003250577,0.0001037414,0.00002540019,0.0003518565,0.0000186751,0.000292319,0.00005008835,0.0001284955,0.000004354832],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000110598,"about_ca_system_score_gemma":0.00006202897,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003376266,"about_ca_topic_score_gemma":0.00001441351,"domain_scores_codex":[0.9988548,0.00003472971,0.0002552384,0.0003650544,0.0001624502,0.0003277732],"domain_scores_gemma":[0.9989137,0.0002946516,0.0001341873,0.0005845792,0.00004138404,0.00003148438],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002667683,0.0008415216,0.02389599,0.0002829626,0.00008258627,0.0001240341,0.001780501,0.2087755,0.3329434,0.01279961,0.01108808,0.4073592],"study_design_scores_gemma":[0.0004499648,0.000285815,0.0005064051,0.00007556426,0.000007710124,0.0000716054,0.00002304142,0.9939501,0.0007242023,0.0002649122,0.003444045,0.000196594],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3752542,0.0004370075,0.6187041,0.004431668,0.0003972265,0.0004531895,0.00001483676,0.0001271115,0.0001806579],"genre_scores_gemma":[0.9990985,0.00001762308,0.0004931833,0.0001696796,0.0001162688,0.0000109311,0.00004041248,0.000009793053,0.00004364108],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.7851747,"threshold_uncertainty_score":0.4230451,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2042692297","doi":"10.1145/1837274.1837300","title":"Bridging pre-silicon verification and post-silicon validation","year":2010,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Silicon; Emulation; Computer science; Bridging (networking); Scope (computer science); Formal verification; Systems engineering; Engineering; Materials science; Theoretical computer science; Programming language; Optoelectronics","retraction":null,"screen_n_in":null,"score":{"opus":0.01230324504264087,"gpt":0.2378768151217093,"spread":0.2255735700790684,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002401037,0.00007242131,0.00006414418,0.00006132917,0.0001262918,0.000214925,0.0002278022,0.000043352,0.00001397678],"category_scores_gemma":[0.0001225175,0.00006829901,0.00001775077,0.0001325759,0.00002263034,0.0008006992,0.00005939978,0.0001169086,0.00002376634],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000006318272,"about_ca_system_score_gemma":0.0000251689,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001143765,"about_ca_topic_score_gemma":0.00001971484,"domain_scores_codex":[0.9993314,0.0000193652,0.0001281276,0.0002718227,0.0001091405,0.000140123],"domain_scores_gemma":[0.9994615,0.000049153,0.00005373208,0.0003004436,0.00007344934,0.00006176902],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","study_design_scores_codex":[9.263279e-8,0.0000115586,0.006908967,0.000005860505,0.000001753421,6.52997e-7,0.0002630862,0.000005908165,0.4880286,0.02162219,0.00002291155,0.4831284],"study_design_scores_gemma":[0.0003104897,0.00007228953,0.4980583,0.00001955232,0.000008260193,0.00008785079,0.00003526112,0.3316763,0.166911,0.001969784,0.0005074895,0.0003434165],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.7835485,0.00001261815,0.2130148,0.0005880354,0.0001618384,0.00006979099,3.801668e-7,0.0002006195,0.002403497],"genre_scores_gemma":[0.9978818,0.000002259209,0.001609386,0.0002246142,0.00007948274,0.000004430193,0.00000465065,0.000004399853,0.0001889192],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4911493,"threshold_uncertainty_score":0.2785153,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2104231257","doi":"10.14288/1.0065086","title":"Testing for floating gates defects in CMOS circuits","year":2009,"lang":"en","type":"article","venue":"cIRcle (University of British Columbia)","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Transistor; CMOS; Logic gate; Voltage; Electronic circuit; Electronic engineering; Fault (geology); Electrical engineering; Computer science; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01786950400671526,"gpt":0.1907498786979128,"spread":0.1728803746911975,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003389019,0.00004981057,0.0002368498,0.00007506685,0.0002803631,0.0001819024,0.0006693208,0.00007387168,0.000002907974],"category_scores_gemma":[0.0003533486,0.0001850136,0.00008847871,0.0007303466,0.00005041774,0.0006268155,0.00008807727,0.0001194524,0.000004618155],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006033184,"about_ca_system_score_gemma":0.00009341633,"about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_topic_score_codex":0.01266626,"about_ca_topic_score_gemma":0.02443833,"domain_scores_codex":[0.9987917,0.00003884612,0.0001586221,0.0004491638,0.000175311,0.0003863511],"domain_scores_gemma":[0.9990642,0.0002670519,0.0001446481,0.0002435342,0.0001858726,0.00009468413],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"observational","study_design_scores_codex":[1.04192e-7,0.00005625634,0.04323507,0.00003739799,0.000003723783,0.00009438479,0.0002068512,0.00006121464,0.003491606,0.00002211072,0.0001185282,0.9526728],"study_design_scores_gemma":[0.0006960344,0.0001462306,0.9800864,0.0003543553,0.000007295116,0.00006583232,0.0002139787,0.01529153,0.000008500427,0.002903583,0.00001816881,0.0002080154],"study_design_candidate":"observational","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9494128,0.0001096344,0.04754504,0.00007500813,0.00007022136,0.0002404261,0.000009499171,0.0001749602,0.002362459],"genre_scores_gemma":[0.9933468,0.000002937143,0.006458819,0.00009506872,0.00003160231,3.271785e-7,0.000003180707,0.000006507093,0.00005472125],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.9524648,"threshold_uncertainty_score":0.9939085,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2073321629","doi":"10.1109/tvlsi.2013.2255071","title":"Incremental Trace-Buffer Insertion for FPGA Debug","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; TRACE (psycholinguistics); Field-programmable gate array; Embedded system; Routing (electronic design automation); Tracing; Background debug mode interface; Observability; Computer hardware; Process (computing); Parallel computing","retraction":null,"screen_n_in":null,"score":{"opus":0.02087027236584845,"gpt":0.2391193351511538,"spread":0.2182490627853053,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004913478,0.0003091481,0.0003165575,0.0003082766,0.000610195,0.0005548352,0.0004921294,0.0001938663,0.00006628906],"category_scores_gemma":[0.00001881381,0.0002771881,0.0002466992,0.0004739412,0.00003585505,0.001710908,0.000003128472,0.000306949,0.0003418765],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002464865,"about_ca_system_score_gemma":0.00008052067,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004609003,"about_ca_topic_score_gemma":0.0003224138,"domain_scores_codex":[0.9976341,0.000172318,0.0006516535,0.000592983,0.0004501335,0.0004988796],"domain_scores_gemma":[0.9985943,0.0002020547,0.000179637,0.0005115364,0.0003373393,0.0001751052],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003646873,0.002884595,0.000708113,0.0004655226,0.0003678299,0.000014397,0.00679134,0.01898849,0.2671748,0.005977203,0.01310947,0.6834818],"study_design_scores_gemma":[0.001760546,0.0005332947,0.001010018,0.0004298539,0.0000577302,0.00008695228,0.001573644,0.8990889,0.0917405,0.0004063016,0.002520234,0.0007920585],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07624967,0.00007672492,0.9189278,0.0003119841,0.002318508,0.001091809,0.00004947738,0.0004479722,0.0005260321],"genre_scores_gemma":[0.9964185,0.000009569852,0.001270751,0.0002378278,0.0001884858,0.0007773797,0.00001699799,0.00003096827,0.001049511],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9201688,"threshold_uncertainty_score":0.9999681,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1506429504","doi":"10.1109/test.1995.529814","title":"Synthesized transparent BIST for detecting scrambled pattern-sensitive faults in RAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Built-in self-test; Aliasing; Signature (topology); Computer science; VHDL; Linear feedback shift register; Fault coverage; Scheme (mathematics); Fault (geology); Embedded system; Shift register; Computer hardware; Electronic circuit; Parallel computing; Field-programmable gate array; Engineering; Chip; Mathematics; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.06674458028199143,"gpt":0.2578270476015098,"spread":0.1910824673195183,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003006599,0.0001440638,0.0002162475,0.0001071964,0.000127331,0.0000867462,0.0003409975,0.00005114134,0.00001559318],"category_scores_gemma":[0.000130305,0.0001295386,0.00008713661,0.0003001509,0.00001769533,0.0002278032,0.00003335686,0.0001076142,0.00002660228],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004426139,"about_ca_system_score_gemma":0.00000873038,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001438925,"about_ca_topic_score_gemma":0.0002175182,"domain_scores_codex":[0.9987004,0.00005767562,0.0002849252,0.0004101984,0.0001496598,0.0003970816],"domain_scores_gemma":[0.9990452,0.000527238,0.00006603658,0.0002367481,0.00005237127,0.0000723925],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[5.586717e-7,0.00006230252,0.001062021,0.00002152476,0.000008468112,0.00004350203,0.00101002,0.0001029939,0.002394854,0.00025828,0.00002179973,0.9950137],"study_design_scores_gemma":[0.001085975,0.00007939481,0.002298854,0.0001423352,0.00000635341,0.00003097233,0.0001495931,0.9813187,0.01424249,0.0002540287,0.00008793893,0.0003033984],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0550535,0.00004560316,0.9407543,0.0005237333,0.000124076,0.0002737887,0.00000196685,0.0002287266,0.002994335],"genre_scores_gemma":[0.9947366,0.000004899844,0.004708576,0.0003560791,0.00004785138,0.00002899402,7.39253e-7,0.00001070389,0.0001055693],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9947103,"threshold_uncertainty_score":0.5282429,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2161969300","doi":"10.1109/ftcs.1988.5309","title":"A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Fault (geology); Benchmark (surveying); Line (geometry); Tracing; Combinational logic; Algorithm; Computer science; Mathematics; Logic gate","retraction":null,"screen_n_in":null,"score":{"opus":0.03696100882501352,"gpt":0.2770968476242611,"spread":0.2401358387992475,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004202526,0.00008357961,0.000172397,0.0002338377,0.00008821338,0.00003649874,0.0002266344,0.00003442965,0.00006115936],"category_scores_gemma":[0.0002802049,0.00007774207,0.0001689811,0.0008743955,0.00001387654,0.0001048443,0.00001845043,0.00003239148,0.000006571156],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003567077,"about_ca_system_score_gemma":0.00006042101,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009459694,"about_ca_topic_score_gemma":0.000004226283,"domain_scores_codex":[0.9989933,0.0000455099,0.0002904711,0.0002627617,0.000238871,0.0001690251],"domain_scores_gemma":[0.9989393,0.0003693642,0.0001365912,0.0002329609,0.0002668345,0.00005494506],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[3.700873e-8,0.0001229304,0.008082715,0.00001239205,0.00009876606,3.990247e-7,0.0001960608,0.9217542,0.0004357047,0.03615617,0.00001624426,0.03312434],"study_design_scores_gemma":[0.0002781708,0.00003668354,0.007986682,0.000005031281,0.00004091339,7.867785e-7,0.00001743172,0.9893947,0.001193151,0.0008003262,0.0001459649,0.0001001215],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.07419498,0.00002050255,0.9223299,0.00004091278,0.0001127335,0.0001403511,0.000003203658,0.00005135824,0.003106039],"genre_scores_gemma":[0.9984637,5.234881e-7,0.00122735,0.00006437428,0.000008295747,0.000008979476,0.000008125388,0.000003630035,0.0002150489],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9242687,"threshold_uncertainty_score":0.317023,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2535860792","doi":"10.1145/2966986.2980085","title":"GPlace","year":2016,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; CONTEST; Routing (electronic design automation); Computer science; Placer mining; Parallel computing; Embedded system; Computer architecture","retraction":null,"screen_n_in":null,"score":{"opus":0.01264829160820416,"gpt":0.2036184632224662,"spread":0.1909701716142621,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006093898,0.00002469631,0.0000245444,0.00001487533,0.00002595539,0.00002273726,0.0002605214,0.00000836023,0.00003614072],"category_scores_gemma":[0.00003181889,0.00001282187,0.00001217407,0.00006851338,0.000006627725,0.0001903259,0.00004901066,0.000009746586,0.0004083557],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000005578732,"about_ca_system_score_gemma":0.00001045401,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003659532,"about_ca_topic_score_gemma":0.000001332975,"domain_scores_codex":[0.9997126,0.000006184301,0.00003819228,0.00009734198,0.00005300913,0.00009270542],"domain_scores_gemma":[0.9997339,0.00005727102,0.000008783245,0.0001576713,0.00001260958,0.00002978137],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[5.453414e-9,0.000002313829,0.0030165,4.32846e-7,8.640909e-7,0.000003633235,0.00001763618,1.314106e-7,0.009108945,0.1875534,0.001773981,0.7985222],"study_design_scores_gemma":[0.0037082,0.0004620992,0.1009053,0.0003633187,0.00001126099,0.0004842905,0.00006788506,0.04202532,0.2721997,0.2358045,0.3414353,0.002532779],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003467321,0.000008686885,0.9172169,0.001876869,0.00006171288,0.000008827896,5.096706e-8,0.0001933476,0.0771663],"genre_scores_gemma":[0.9921913,0.000001006217,0.002789505,0.000326081,0.00002682571,6.352486e-7,1.182627e-8,0.000001123075,0.004663477],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.988724,"threshold_uncertainty_score":0.5248722,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3216071695","doi":"10.1109/mwsym.1999.779470","title":"An aggressive approach to parameter extraction","year":2003,"lang":"en","type":"article","venue":"","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Extraction (chemistry); Estimation theory; Uniqueness; Computer science; Selection (genetic algorithm); Algorithm; Filter (signal processing); Mathematical optimization; Mathematics; Artificial intelligence; Chromatography; Computer vision","retraction":null,"screen_n_in":null,"score":{"opus":0.03337927121888983,"gpt":0.2817394544827005,"spread":0.2483601832638107,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001558658,0.00006502875,0.00006103378,0.0000544601,0.00007914686,0.0001414643,0.0002744552,0.00002686545,0.00001154605],"category_scores_gemma":[0.0001334638,0.00005416506,0.00002224822,0.0002395841,0.000006529174,0.0004467987,0.0000152463,0.00006046775,0.00007576533],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001301375,"about_ca_system_score_gemma":0.00001914604,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001292474,"about_ca_topic_score_gemma":0.000001223203,"domain_scores_codex":[0.999304,0.00005037602,0.00008670425,0.0002715016,0.0001140459,0.0001733818],"domain_scores_gemma":[0.9994481,0.0000462116,0.00004276406,0.0003139752,0.00003525467,0.0001136782],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[1.439824e-7,0.0003150421,0.003099711,0.000006643995,0.000009196421,0.00002344987,0.0009356585,0.001417013,0.005923334,0.3693031,0.001002691,0.617964],"study_design_scores_gemma":[0.001148813,0.0009236737,0.03053498,0.00008909966,0.00002690181,0.001467076,0.0009811327,0.8109516,0.08332268,0.0463982,0.0217588,0.002397083],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01688071,0.00001606031,0.9012552,0.00003737037,0.00009654952,0.00005871545,8.746292e-8,0.0001484441,0.08150679],"genre_scores_gemma":[0.8868765,4.068407e-7,0.1122952,0.0005391431,0.00002446191,0.000007981953,4.693838e-7,0.000003411555,0.0002524556],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8699958,"threshold_uncertainty_score":0.2208787,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2044605272","doi":"10.1109/tvlsi.2012.2202409","title":"Scalable Signal Selection for Post-Silicon Debug","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Computer science; Scalability; Debugging; Benchmark (surveying); Computer engineering; Metric (unit); Theoretical computer science; Embedded system; Algorithm; Engineering; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.0193880468798241,"gpt":0.2453616756555041,"spread":0.22597362877568,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008739501,0.0003126925,0.0003284123,0.0003504689,0.0007730436,0.0003572703,0.0003996113,0.0002234633,0.00004848588],"category_scores_gemma":[0.0000228775,0.0002894179,0.0002576489,0.0006683501,0.00003165529,0.00187128,0.000002676821,0.0003453896,0.0001921095],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000258289,"about_ca_system_score_gemma":0.0001155672,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002418426,"about_ca_topic_score_gemma":0.0002746817,"domain_scores_codex":[0.9975541,0.000198424,0.0005730491,0.0005107186,0.0004299243,0.0007337561],"domain_scores_gemma":[0.9984512,0.000280678,0.0001872031,0.0003830007,0.0004534886,0.0002443991],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009816766,0.005197495,0.004680297,0.000730684,0.0005423803,0.000006837733,0.01108022,0.05728142,0.429925,0.01885926,0.008127489,0.4634708],"study_design_scores_gemma":[0.001071155,0.0005241543,0.0003590315,0.0002856698,0.00007403067,0.0001632876,0.0008990592,0.8661344,0.1256741,0.00009590021,0.0040262,0.0006930275],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02812446,0.0001435425,0.966628,0.0001442115,0.003024542,0.000690942,0.00006983296,0.0005481806,0.0006263289],"genre_scores_gemma":[0.9960983,0.00000642487,0.001314385,0.0002195103,0.0004365639,0.0003183342,0.00002006867,0.00003411594,0.001552268],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9679739,"threshold_uncertainty_score":0.9999558,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}