{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":3,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":3,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"4d0a679da2cb","filters":{"venue":"27th ACM/IEEE Design Automation Conference"}},"results":[{"id":"W4251954744","doi":"10.1109/dac.1990.114927","title":"Chortle: a technology mapping program for lookup table-based field programmable gate arrays","year":2002,"lang":"en","type":"article","venue":"27th ACM/IEEE Design Automation Conference","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":88,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Computer science; Combinational logic; Table (database); Boolean function; Function (biology); Truth table; Logic synthesis; Algorithm; Logic gate; Theoretical computer science; Parallel computing; Data mining; Programming language","authors":[{"name":"Robert J. Francis","is_ca":true},{"name":"Jonathan Rose","is_ca":true},{"name":"Kevin Chung","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.09718467946465961,"gpt":0.2815929967923899,"spread":0.1844083173277303,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003074724,0.001094578,0.0004437376,0.0008244138,0.0004180018,0.0008008464,0.001181941,0.0004397356,0.02088922],"category_scores_gemma":[0.001113907,0.0005689315,0.0004734525,0.0004590921,0.0004098412,0.001055388,0.0008026314,0.0008205739,0.003874473],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007160379,"about_ca_system_score_gemma":0.001036966,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002836686,"about_ca_topic_score_gemma":0.004975733,"domain_scores_codex":[0.9997423,0.00003828354,0.00001376165,0.00005710359,0.0001209255,0.00002765624],"domain_scores_gemma":[0.9996582,0.0001935389,0.00003327146,0.00004095341,0.00005878396,0.00001526923],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0005180535,0.0001865811,0.00171305,0.0006034237,0.00006559664,0.0004870175,0.000240691,0.09388538,0.04330805,0.02947035,0.06444258,0.7650793],"study_design_scores_gemma":[0.0002849528,0.0001982982,0.0006857429,0.00006627706,0.00003574895,0.0005148519,0.0001014648,0.7856753,0.05575495,0.03056945,0.1260381,0.00007475018],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.005266666,0.00009967029,0.9268693,0.0000959979,0.00003595886,0.0002396749,0.0003932583,0.06017524,0.006824258],"genre_scores_gemma":[0.06468098,0.0001427465,0.9176533,0.0001270773,0.00001902097,0.0006121334,0.001249737,0.004020788,0.01149421],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.02088922,"threshold_uncertainty_score":0.06988144,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3150866691","doi":"10.1109/dac.1990.114841","title":"Timing analysis in precharge/unate networks","year":2002,"lang":"en","type":"article","venue":"27th ACM/IEEE Design Automation Conference","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Path (computing); Computer network","authors":[{"name":"Patrick C. McGeer","is_ca":true},{"name":"R.K. Brayton","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06115887695551186,"gpt":0.2385986798825477,"spread":0.1774398029270358,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006682879,0.0004791835,0.0003369443,0.0005476184,0.0003856327,0.000929687,0.0008841332,0.0005653239,0.003750349],"category_scores_gemma":[0.003501213,0.0003622228,0.0002906964,0.0004254969,0.0008073416,0.001697227,0.0005618899,0.0008527157,0.0002279848],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001041919,"about_ca_system_score_gemma":0.0007095585,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001649097,"about_ca_topic_score_gemma":0.002206342,"domain_scores_codex":[0.999599,0.00006145525,0.00001154906,0.0000896038,0.0001418062,0.00009659935],"domain_scores_gemma":[0.9984909,0.0009914724,0.000210055,0.0001072283,0.000147374,0.00005296242],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001332722,0.00002721324,0.0006655116,0.00009785099,0.00002121063,0.0002128412,0.00006798565,0.8630702,0.01701995,0.09799737,0.0007963605,0.01989033],"study_design_scores_gemma":[0.00001156689,0.00006987433,0.0002669371,0.00001169186,0.00001335215,0.00007965536,0.00002092254,0.9479097,0.006734286,0.04378433,0.001087595,0.00001021832],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2171973,0.0006518429,0.7689247,0.0004921217,0.00006440678,0.00006695853,0.0002121181,0.0003103089,0.01208037],"genre_scores_gemma":[0.9562871,0.0004155623,0.03759012,0.0001241222,0.00003552188,0.00006852849,0.00009873732,0.00007720775,0.005303027],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003750349,"threshold_uncertainty_score":0.01254618,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4246796329","doi":"10.1109/dac.1990.114892","title":"System simulation of printed circuit boards including packages and connectors","year":2002,"lang":"en","type":"article","venue":"27th ACM/IEEE Design Automation Conference","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Quantic EMC (Canada)","funders":"","keywords":"Printed circuit board; Computer science; Integrated circuit packaging; Circuit extraction; Electronic packaging; Engineering drawing; Electrical engineering; Electronic engineering; Engineering; Integrated circuit; Equivalent circuit; Operating system; Voltage","authors":[{"name":"K. Adamiak","is_ca":true},{"name":"R. Allen","is_ca":true},{"name":"J. Poltz","is_ca":true},{"name":"C. Rebizant","is_ca":true},{"name":"A. Wexler","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.1063662589620641,"gpt":0.2685288992032618,"spread":0.1621626402411977,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002828699,0.0006012932,0.0005535975,0.0003031835,0.0002496542,0.00063072,0.0007849008,0.0006771016,0.004876456],"category_scores_gemma":[0.0008938671,0.0003013035,0.0004055056,0.0003737646,0.0002840992,0.0006663733,0.0003216471,0.0004707609,0.0005775339],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003386998,"about_ca_system_score_gemma":0.0004959279,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002381213,"about_ca_topic_score_gemma":0.002277868,"domain_scores_codex":[0.9997705,0.00007108504,0.0000125815,0.00002417613,0.00009415217,0.0000274521],"domain_scores_gemma":[0.9996086,0.0002120351,0.00002643974,0.0000483599,0.00008294445,0.00002164127],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003266602,0.00002123289,0.0002675707,0.00005188708,0.0000208784,0.00006439223,0.0000371283,0.982316,0.004858577,0.003410941,0.0003240033,0.008594753],"study_design_scores_gemma":[0.000008789306,0.00002269767,0.00005692768,0.000002608357,0.000004327607,0.00001294776,0.000003575767,0.9969079,0.001829642,0.0004537546,0.0006944574,0.000002401373],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05499764,0.0001406062,0.9334044,0.00006207242,0.00006181486,0.0000710383,0.0001880748,0.002173213,0.0089012],"genre_scores_gemma":[0.8517372,0.0002308182,0.1394252,0.00004715192,0.00003078839,0.000261966,0.0003449505,0.0002088115,0.007713164],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004876456,"threshold_uncertainty_score":0.01631337,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}