{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":40,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":40,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"8ba3c3aa618b","filters":{"venue":"ACM Transactions on Architecture and Code Optimization"}},"results":[{"id":"W2751901133","doi":"10.1145/3124452","title":"MiCOMP","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":95,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Horizon 2020 Framework Programme; City University of New York","keywords":"Computer science; Compiler; Optimizing compiler; Parallel computing; Heuristics; Speedup; Program optimization; Code (set theory); Sequence (biology); Set (abstract data type); Algorithm; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.01697613334756822,"gpt":0.2636359512709955,"spread":0.2466598179234273,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001052626,0.0001393271,0.0001202121,0.0001361122,0.001036442,0.0004210682,0.000958884,0.0000729724,0.00001529971],"category_scores_gemma":[0.00003832119,0.000127905,0.00004781597,0.00008618621,0.00006707256,0.0002974086,0.00003812999,0.0001748578,0.000005445321],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001270975,"about_ca_system_score_gemma":0.00002144735,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001000705,"about_ca_topic_score_gemma":0.00001226798,"domain_scores_codex":[0.9991825,0.00004191726,0.0001432091,0.0003358783,0.0001361436,0.0001603539],"domain_scores_gemma":[0.9985555,0.00005589973,0.0001057518,0.001155002,0.00005253508,0.00007535522],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000009257702,0.00003715565,0.00001814754,0.00000447501,0.00001118632,0.000001650236,0.000185294,0.796595,0.00002770055,0.001086115,0.00005728866,0.2019667],"study_design_scores_gemma":[0.0004525917,0.0001318511,0.0003922858,0.00003798254,0.00001273869,0.00003311413,0.000005634382,0.9859782,0.001971734,0.008091355,0.002618164,0.0002742754],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0002776965,0.00003243623,0.9926454,0.004301288,0.0001364148,0.000126495,0.000005314745,0.0003833098,0.002091596],"genre_scores_gemma":[0.2998635,0.0001329688,0.6992134,0.0004175422,0.00002243301,0.00001412528,0.000003145465,0.00001025603,0.0003226327],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.2995858,"threshold_uncertainty_score":0.7971582,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2081373884","doi":"10.1145/1543753.1543756","title":"Dynamic warp formation","year":2009,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":70,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; SIMD; Parallel computing; Thread (computing); Instruction set; Control flow; Massively parallel; Operating system; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.008459880391551905,"gpt":0.2408106908086553,"spread":0.2323508104171034,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001029064,0.0001511784,0.0001177479,0.000248702,0.0003025597,0.000138221,0.0003879389,0.0000810073,0.000009747547],"category_scores_gemma":[0.00001649001,0.0001405694,0.00004791833,0.0003813926,0.00002104977,0.0003855882,0.000008739476,0.0001758762,0.000004478177],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002932128,"about_ca_system_score_gemma":0.00001779506,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001413719,"about_ca_topic_score_gemma":0.00000510537,"domain_scores_codex":[0.9991217,0.00005645851,0.000198571,0.0002878962,0.0001617369,0.0001736857],"domain_scores_gemma":[0.9992784,0.00005058119,0.00007098247,0.0004718527,0.0000585427,0.00006966626],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000008562532,0.0000352371,3.915565e-7,0.000002879666,0.000003385102,6.675683e-7,0.0002764218,0.7404379,0.00004897194,0.0004957302,0.00003003551,0.2586599],"study_design_scores_gemma":[0.0002553124,0.0002146274,0.00006315645,0.00002379803,0.00000823251,0.00003716673,0.000007513095,0.9886312,0.0009174798,0.009163249,0.0005051839,0.0001730462],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0002135963,0.00006017276,0.9930213,0.005051643,0.00006334439,0.0001775282,0.000004246989,0.0006502168,0.0007579398],"genre_scores_gemma":[0.3250861,0.0001990764,0.6735979,0.0009576234,0.000007099462,0.000008934488,0.00001236957,0.000006453108,0.000124404],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3248726,"threshold_uncertainty_score":0.5732253,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2909633668","doi":"10.1145/3291054","title":"A System-Level Simulator for RRAM-Based Neuromorphic Computing Chips","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":62,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"Canadian Institute for Advanced Research","keywords":"Neuromorphic engineering; Resistive random-access memory; Computer science; Scalability; Artificial neural network; CMOS; Computer architecture; Electronic engineering; Artificial intelligence; Electrical engineering; Engineering; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.03445061769588328,"gpt":0.2438461040732242,"spread":0.2093954863773409,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006640961,0.0001757743,0.0001523726,0.0001181192,0.0003964061,0.00003366253,0.0001091421,0.00006939979,0.000008217799],"category_scores_gemma":[0.00002229951,0.0001721471,0.0000550829,0.0001860253,0.00004346148,0.00005591594,0.000003298491,0.0001778714,0.000002149905],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002385462,"about_ca_system_score_gemma":0.00001053548,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":5.356761e-7,"about_ca_topic_score_gemma":0.00001006982,"domain_scores_codex":[0.9992675,0.00002773128,0.0001856431,0.0002300815,0.00008305439,0.000205955],"domain_scores_gemma":[0.9993906,0.0002284961,0.00003516372,0.0002246636,0.00005117748,0.00006987503],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005940508,0.00001258027,0.000001949703,0.0001021088,0.00001388634,8.314926e-7,0.0001184308,0.9680547,0.001263592,0.00001998414,0.000004184245,0.03034837],"study_design_scores_gemma":[0.0006138174,0.0001843542,0.00002120426,0.00009198265,0.00003212339,0.00001648603,0.00002321442,0.9860505,0.01241186,0.0000698962,0.0003058583,0.0001786996],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03331516,0.00002520746,0.9653111,0.0001225578,0.0002911383,0.000332121,0.00007137196,0.0004695045,0.00006183758],"genre_scores_gemma":[0.8963056,0.00000364525,0.1033062,0.0001743828,0.0001232724,0.00001355289,0.00001584652,0.00004114728,0.00001633334],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8629904,"threshold_uncertainty_score":0.7019955,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2116394526","doi":"10.1145/2541228.2555307","title":"WADE","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":48,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Division of Computing and Communication Foundations; National Science Foundation","keywords":"Computer science; Cache; Cache-only memory architecture; Embedded system; Dram; Static random-access memory; Overhead (engineering); Non-volatile memory; Cache pollution; CPU cache; Latency (audio); Operating system; Microprocessor; Parallel computing; Cache coloring; Cache algorithms; Computer hardware; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.01010564444179788,"gpt":0.2271792354810427,"spread":0.2170735910392449,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000671279,0.0001413272,0.0001097449,0.0001858005,0.0002561249,0.0001889586,0.0004369581,0.00007508512,0.00007553627],"category_scores_gemma":[0.00001829754,0.000125025,0.00004206728,0.000315887,0.00003518455,0.0002854055,0.00001850364,0.0001747911,0.00002266785],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001416755,"about_ca_system_score_gemma":0.00001887433,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001723934,"about_ca_topic_score_gemma":0.000004402655,"domain_scores_codex":[0.9991475,0.00005652506,0.0001631568,0.0003151202,0.0001409463,0.000176801],"domain_scores_gemma":[0.999199,0.00008389081,0.00004926586,0.0005116059,0.00006853393,0.00008771837],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002534195,0.00003237183,0.000004946755,0.000003697392,0.000008069081,4.150411e-7,0.0002303695,0.826876,0.00004155238,0.0005168783,0.000170884,0.1721123],"study_design_scores_gemma":[0.0002458497,0.0001202674,0.0001152629,0.00001969922,0.000007297029,0.00002434089,0.0000104381,0.9875947,0.001430128,0.008947896,0.001269246,0.0002149269],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.000276096,0.00004250682,0.9931117,0.004425646,0.0000768894,0.0002237016,0.000002500057,0.0005831036,0.001257829],"genre_scores_gemma":[0.1610179,0.0001223123,0.8373142,0.001010719,0.00001803136,0.00005351356,0.000004968507,0.00001215528,0.0004462196],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.1718974,"threshold_uncertainty_score":0.509837,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2106075707","doi":"10.1145/2724718","title":"MAGIC","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":43,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"York University; Intel Corporation; National Science Foundation","keywords":"Computer science; MAGIC (telescope); Process (computing); Embedded system; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01962339405562092,"gpt":0.218150015301863,"spread":0.198526621246242,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003701203,0.00009067958,0.00007776797,0.00007006484,0.00003586844,0.00003956184,0.00006424105,0.00004709262,0.00009386393],"category_scores_gemma":[0.000005970869,0.00008032827,0.00001645343,0.00008749426,0.00001552703,0.00007083893,0.0000015884,0.00007325794,0.00001315606],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001204764,"about_ca_system_score_gemma":0.000006543086,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004797615,"about_ca_topic_score_gemma":0.0000166858,"domain_scores_codex":[0.9996415,0.00001262817,0.00008657335,0.00009849315,0.0000704523,0.00009029736],"domain_scores_gemma":[0.9997298,0.00001838658,0.000009450899,0.0001540339,0.00001883227,0.00006955375],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001162815,0.00000765706,0.000004567038,0.00001097059,0.00001044783,5.612328e-7,0.0002727894,0.9874411,0.001095831,0.00001279761,0.00007749721,0.01105415],"study_design_scores_gemma":[0.003093366,0.000484319,0.0002426778,0.0001265106,0.0001920846,0.0001778162,0.00075115,0.8780646,0.06256901,0.01095549,0.04201569,0.001327254],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05808001,0.0002547358,0.9384265,0.0002570709,0.0003626173,0.00009570208,0.00002730802,0.0002922196,0.002203844],"genre_scores_gemma":[0.9643685,0.0001625968,0.03507395,0.0001800003,0.0000532254,0.00001097051,0.00001653981,0.0000258775,0.0001083247],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9062885,"threshold_uncertainty_score":0.3275692,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1990962327","doi":"10.1145/2541228.2541231","title":"Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"National Science Foundation","keywords":"Computer science; Dram; Graphics; Registered memory; Embedded system; Computer hardware; Parallel computing; Graphics processing unit; Non-volatile random-access memory; Memory architecture; Efficient energy use; Semiconductor memory; Computer architecture; Computer memory; Memory refresh; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.009686664645152675,"gpt":0.2192218902353985,"spread":0.2095352255902459,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000161052,0.000286831,0.0002352401,0.0003773278,0.0005545664,0.0003595637,0.0004562097,0.0001222125,0.00002981671],"category_scores_gemma":[0.00002029206,0.0002441393,0.00004321262,0.0004657813,0.0001208778,0.000494249,0.0000245205,0.0003024931,0.000001665523],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002481891,"about_ca_system_score_gemma":0.00004084669,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001016806,"about_ca_topic_score_gemma":0.00004840989,"domain_scores_codex":[0.9984649,0.0001167839,0.0002794976,0.0006045215,0.0002204651,0.0003138135],"domain_scores_gemma":[0.9988142,0.0001803393,0.0001324583,0.0005930403,0.0001410831,0.0001389335],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001634788,0.00004441149,0.000003158627,0.00001448419,0.00002247624,0.000001640948,0.001007397,0.8725303,0.00009345201,0.0001439636,0.00001974096,0.1261026],"study_design_scores_gemma":[0.0004841177,0.0003101707,0.00001592499,0.0001171116,0.00002440797,0.0000626341,0.00008949497,0.9908984,0.006417853,0.0008741725,0.0003314842,0.0003741968],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001096781,0.0004372818,0.99465,0.001253137,0.00008118909,0.0002684466,0.000003733174,0.0005039334,0.001705497],"genre_scores_gemma":[0.3379424,0.0008204273,0.6602015,0.0005958084,0.00001814887,0.00006459688,0.000006202998,0.00002972027,0.000321241],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3368456,"threshold_uncertainty_score":0.9955711,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2016563136","doi":"10.1145/2207222.2207225","title":"A unified optimizing compiler framework for different GPGPU architectures","year":2012,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Division of Computing and Communication Foundations","keywords":"Computer science; Compiler; Parallel computing; General-purpose computing on graphics processing units; CUDA; Optimizing compiler; Kernel (algebra); Graphics; Memory hierarchy; Interprocedural optimization; Loop optimization; Programming language; Operating system; Cache","retraction":null,"screen_n_in":null,"score":{"opus":0.02322804625764478,"gpt":0.2749521265641031,"spread":0.2517240803064583,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001943445,0.0003100157,0.0002703238,0.0003198899,0.0005375298,0.0001720124,0.0005894323,0.0001751059,0.00002005887],"category_scores_gemma":[0.00007214954,0.0002658667,0.0001263169,0.0003472925,0.00006326717,0.0001682841,0.00003779609,0.0003695562,0.000001912569],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000349397,"about_ca_system_score_gemma":0.00002212698,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003183048,"about_ca_topic_score_gemma":0.000003749908,"domain_scores_codex":[0.9984522,0.0001222762,0.000300594,0.0004425283,0.0002213872,0.0004610156],"domain_scores_gemma":[0.9983318,0.000561817,0.0001245386,0.0007061387,0.00007739662,0.0001983229],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005430176,0.0001449325,0.00002529278,0.00002247277,0.00003727536,2.608222e-7,0.001191654,0.9262465,0.00003587523,0.007383867,0.00004372704,0.0648139],"study_design_scores_gemma":[0.0008367918,0.0003682714,0.0002438577,0.0001354367,0.00006322299,0.00004343608,0.00004906194,0.959689,0.004522659,0.03184782,0.001534605,0.0006657906],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0008294994,0.0001885601,0.9953216,0.001944408,0.0002886618,0.0005311551,0.00002362419,0.0006611507,0.0002113686],"genre_scores_gemma":[0.3045472,0.00007646749,0.6944449,0.0006594191,0.00007601978,0.00009656922,0.00001540724,0.00002514079,0.00005888403],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3037177,"threshold_uncertainty_score":0.9999794,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2095319311","doi":"10.1145/2663345","title":"Revisiting the Complexity of Hardware Cache Coherence and Some Implications","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":33,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"University of Illinois at Urbana-Champaign; Defense Advanced Research Projects Agency; National Science Foundation; Ministère de l'Économie, de la Science et de l'Innovation - Québec; Microelectronics Advanced Research Corporation; Qualcomm; Division of Computing and Communication Foundations; Semiconductor Research Corporation","keywords":"Computer science; Cache coherence; Correctness; Protocol (science); Model checking; Exploit; Software; Formal verification; Coherence (philosophical gambling strategy); Embedded system; Programming complexity; Cache; Theoretical computer science; Distributed computing; Parallel computing; Programming language; CPU cache; Software development; Cache algorithms; Computer security","retraction":null,"screen_n_in":null,"score":{"opus":0.02960204720697915,"gpt":0.2612191057671024,"spread":0.2316170585601232,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002300487,0.0001191373,0.0001392675,0.0000930314,0.000425736,0.00008635976,0.0004163133,0.00005116579,0.000004889396],"category_scores_gemma":[0.00005936716,0.00009095575,0.0000347079,0.0002584616,0.0001956779,0.0001437582,0.00003223274,0.0001677325,4.979621e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000008441675,"about_ca_system_score_gemma":0.00001808346,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001362485,"about_ca_topic_score_gemma":0.000006200214,"domain_scores_codex":[0.9991494,0.0001383892,0.0002056543,0.0002718404,0.0001112419,0.0001234228],"domain_scores_gemma":[0.9989612,0.0002350531,0.0001161178,0.0005518304,0.00008536973,0.00005038981],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000006216876,0.00001841833,0.00005516141,0.00002205325,0.00001311801,6.956203e-8,0.0004816586,0.7369547,0.0001008203,0.02134828,0.0000151414,0.2409843],"study_design_scores_gemma":[0.0002724532,0.0001008058,0.001883231,0.00007272534,0.00002607593,0.00002674934,0.00002294135,0.9529589,0.001307204,0.04249303,0.0006385063,0.0001974024],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0005008171,0.00009973741,0.988579,0.01014455,0.0000262312,0.0001758368,0.0000120782,0.0001638562,0.0002978984],"genre_scores_gemma":[0.5407024,0.0001335759,0.4586446,0.0004310636,0.00002486796,0.00001956712,0.000006014667,0.000007120313,0.00003077513],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.5402016,"threshold_uncertainty_score":0.3709068,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2037303555","doi":"10.1145/1369396.1369399","title":"Compiler and hardware support for reducing the synchronization of speculative threads","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Intel Corporation; National Aeronautics and Space Administration; National Science Foundation","keywords":"Computer science; Compiler; Speculative multithreading; Parallel computing; Exploit; Dataflow; Synchronizing; Speculation; Thread (computing); Synchronization (alternating current); Scheduling (production processes); Embedded system; Operating system; Multithreading; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.02086263784064129,"gpt":0.2550579337353402,"spread":0.2341952958946989,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001277962,0.0001274813,0.0001454349,0.0001306122,0.0004640279,0.00003923078,0.0002482888,0.00006031552,0.000008121146],"category_scores_gemma":[0.00004198088,0.00009823532,0.00004335215,0.0002788445,0.0001175943,0.0001444961,0.00001797764,0.0001104236,2.526611e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001400868,"about_ca_system_score_gemma":0.0000421671,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006625885,"about_ca_topic_score_gemma":0.000004562514,"domain_scores_codex":[0.9992028,0.00005691656,0.0002072112,0.0002748169,0.0001342983,0.0001239694],"domain_scores_gemma":[0.9991256,0.000241811,0.0001081924,0.0003501618,0.0001338352,0.00004039305],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002172694,0.00003362674,0.0000332041,0.00001620879,0.00001981867,3.914693e-7,0.001786612,0.9525648,0.00002952313,0.000871108,0.0000800847,0.04454289],"study_design_scores_gemma":[0.0004066016,0.0002607614,0.0003262333,0.00003865192,0.00002273316,0.00006056811,0.00002865608,0.9942608,0.002042216,0.002031618,0.0003722719,0.0001488981],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0007452919,0.00006848371,0.9971066,0.001309536,0.00005505833,0.0003611733,0.00001922965,0.0001280906,0.0002065228],"genre_scores_gemma":[0.4400754,0.0002533468,0.5593082,0.0001969449,0.00001594624,0.00002622585,0.00001683523,0.00001024252,0.00009689263],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.4393301,"threshold_uncertainty_score":0.400592,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2240238332","doi":"10.1145/2831234","title":"F <scp>ault</scp> S <scp>im</scp>","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Semiconductor materials and devices","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Defense Advanced Research Projects Agency; Microelectronics Advanced Research Corporation","keywords":"Computer science; BCH code; Dram; Reliability engineering; Reliability (semiconductor); Monte Carlo method; Parallel computing; Error detection and correction; Algorithm; Computer hardware; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01733603363015965,"gpt":0.2188993338619781,"spread":0.2015633002318185,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001047468,0.0002485957,0.0002134843,0.0001816706,0.000134356,0.0001247426,0.0001782853,0.0001582616,0.00002582556],"category_scores_gemma":[0.0001011536,0.0002298216,0.00005518911,0.0002463259,0.00004458277,0.0001830518,0.000006809107,0.000216929,0.00002856299],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003117345,"about_ca_system_score_gemma":0.00002275784,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001419839,"about_ca_topic_score_gemma":0.00004461687,"domain_scores_codex":[0.9990017,0.00004161257,0.0002294635,0.0002635109,0.0001928475,0.0002708022],"domain_scores_gemma":[0.9991377,0.0002240705,0.00004147302,0.0003462306,0.00006312186,0.0001874063],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000003318595,0.00002853486,0.00001704278,0.0000395081,0.00004541818,0.000002097437,0.001650052,0.9899656,0.003269134,0.00001776155,0.001031908,0.003929577],"study_design_scores_gemma":[0.004425105,0.0007433115,0.0005653821,0.0002728976,0.0004781775,0.0002705023,0.004940073,0.6298928,0.1279136,0.00577858,0.2241717,0.0005479285],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2561438,0.0007687685,0.7361581,0.0001174064,0.0007849297,0.0002644502,0.000110033,0.000616751,0.005035733],"genre_scores_gemma":[0.9467749,0.0007483221,0.05040256,0.0004319756,0.0002616988,0.00007977665,0.0001162233,0.0001233487,0.00106121],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.6906311,"threshold_uncertainty_score":0.9371853,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2072873664","doi":"10.1145/2818374","title":"Reuse Distance-Based Probabilistic Cache Replacement","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"National Security Agency","keywords":"Computer science; Cache; Overhead (engineering); Reuse; Probabilistic logic; Spec#; CPU cache; Dram; Parallel computing; Cache algorithms; Operating system; Computer hardware; Programming language; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.02527485109028055,"gpt":0.2557608929993561,"spread":0.2304860419090755,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002510072,0.000179111,0.0001463806,0.0001762331,0.0002142194,0.000142128,0.0006415807,0.00007790705,0.000008594051],"category_scores_gemma":[0.000144815,0.0001610105,0.00004399551,0.000418114,0.00005395053,0.000149747,0.00002836579,0.0001870141,0.000003356455],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006989957,"about_ca_system_score_gemma":0.0001072498,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00000877176,"about_ca_topic_score_gemma":0.00001662595,"domain_scores_codex":[0.9987557,0.0001225717,0.0002301495,0.0004381102,0.0002586838,0.000194811],"domain_scores_gemma":[0.9984189,0.0001084655,0.00008618835,0.001103152,0.0001303349,0.0001529604],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000584473,0.00008593331,0.00001274385,0.000009810593,0.000008539714,0.000001398939,0.0004258235,0.9819474,0.0000041482,0.0005128215,0.000243231,0.01668971],"study_design_scores_gemma":[0.0006661073,0.0003333464,0.00001343403,0.00003825685,0.00001557709,0.00001090168,0.00001307274,0.9896565,0.0005194224,0.00577818,0.002737355,0.0002178613],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0001918992,0.00006438932,0.9939896,0.004233802,0.0001117562,0.0003016534,0.000009362329,0.0005747377,0.0005227565],"genre_scores_gemma":[0.2004856,0.00002737576,0.7985585,0.0006173129,0.00001768845,0.00005885995,0.00001623438,0.00001486765,0.000203519],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.2002937,"threshold_uncertainty_score":0.6565819,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2767106296","doi":"10.1145/3232521","title":"CODA","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Advanced Micro Devices; National Science Foundation","keywords":"Thread (computing); Scalability; Exploit; Multithreading; Scheduling (production processes); Data structure; CAS latency; Distributed memory; Shared memory","retraction":null,"screen_n_in":null,"score":{"opus":0.01265179786061752,"gpt":0.2498807854999817,"spread":0.2372289876393642,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001065395,0.0001361837,0.0001062255,0.0002032225,0.0003793895,0.0001247477,0.0004504948,0.00007374688,0.0000414819],"category_scores_gemma":[0.00001833423,0.0001247708,0.0000372061,0.0004265425,0.00008351202,0.0001684457,0.00002028725,0.0001437325,0.00001301599],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000143989,"about_ca_system_score_gemma":0.0000257554,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004920739,"about_ca_topic_score_gemma":0.00001205358,"domain_scores_codex":[0.9991299,0.00005821708,0.0001552162,0.0003392297,0.0001465662,0.0001708645],"domain_scores_gemma":[0.9991556,0.00007261094,0.00005194879,0.0005471318,0.00009615106,0.00007650911],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001919714,0.00005475801,0.000008380505,0.000004737456,0.00001533825,0.000001124792,0.0005866417,0.7662878,0.00005017443,0.001643614,0.000187494,0.2311407],"study_design_scores_gemma":[0.0003418001,0.0003729241,0.00005613229,0.00002667458,0.00001126412,0.00003727534,0.00000943892,0.9842404,0.003226895,0.006432632,0.004992959,0.0002515764],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0001881143,0.00002989571,0.9949312,0.001850184,0.0001378317,0.0001284739,0.000004759258,0.0005899746,0.002139635],"genre_scores_gemma":[0.2173169,0.00008258002,0.7812621,0.0009625326,0.0000472995,0.00001387238,0.00000407379,0.00001128799,0.0002993942],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.2308891,"threshold_uncertainty_score":0.5088006,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3175004880","doi":"10.1145/3459010","title":"KernelFaRer","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Fundação de Amparo à Pesquisa do Estado de São Paulo","keywords":"Computer science; Compiler; x86; Parallel computing; Source code; Kernel (algebra); Programming language; SIMD; Linear algebra; Code (set theory); Overhead (engineering); Block (permutation group theory); Software","retraction":null,"screen_n_in":null,"score":{"opus":0.01197056625438376,"gpt":0.2402609426508753,"spread":0.2282903763964915,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007523094,0.0001312813,0.0001157732,0.0001229868,0.0002627716,0.0001496624,0.0003123262,0.00007478453,0.00005134708],"category_scores_gemma":[0.00003147497,0.00012692,0.00005100139,0.0004264147,0.00002750117,0.0001537216,0.00002401146,0.0001749194,0.000005303197],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001507825,"about_ca_system_score_gemma":0.00004599938,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002533169,"about_ca_topic_score_gemma":0.00000788097,"domain_scores_codex":[0.9990888,0.00007808768,0.0001552246,0.0003708911,0.0001507887,0.0001562427],"domain_scores_gemma":[0.9991221,0.00008097473,0.00004273068,0.0005787276,0.000101457,0.00007399394],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000004965611,0.00004796873,0.000004797762,0.000004927526,0.00001227823,0.000005511957,0.0002190875,0.8886033,0.00005266038,0.001004687,0.00006813092,0.1099717],"study_design_scores_gemma":[0.0004698685,0.000108945,0.00005954594,0.00004041268,0.0000190201,0.0001380623,0.00002216247,0.9760673,0.01219407,0.006168448,0.0043739,0.0003382895],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0001427045,0.0001210455,0.993272,0.004332442,0.0001069986,0.00007999473,0.000005813268,0.0004547034,0.001484268],"genre_scores_gemma":[0.1022571,0.0002758332,0.8955308,0.001217575,0.00002044197,0.00001583246,0.00001223691,0.00001283697,0.0006574048],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.1096335,"threshold_uncertainty_score":0.5175649,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2233147800","doi":"10.1145/2840807","title":"Citadel","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Defense Advanced Research Projects Agency","keywords":"Computer science; Cache; Cache-only memory architecture; Granularity; Registered memory; Embedded system; CPU cache; Interleaved memory; Dram; Parallel computing; Overlay; Computer hardware; Memory management; Operating system; Cache coloring","retraction":null,"screen_n_in":null,"score":{"opus":0.01247025911519228,"gpt":0.2361071046842105,"spread":0.2236368455690182,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009639707,0.0001353443,0.0001051087,0.0001946352,0.0002141193,0.0000771967,0.0004235982,0.0000719622,0.00003114019],"category_scores_gemma":[0.000029951,0.00009377094,0.00004434774,0.0002736071,0.00004432184,0.0002178062,0.00001785968,0.00009564472,0.000008569358],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001908053,"about_ca_system_score_gemma":0.00002280229,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002222426,"about_ca_topic_score_gemma":0.00000414142,"domain_scores_codex":[0.9991351,0.0000568621,0.000157274,0.0003371255,0.0001443342,0.0001692619],"domain_scores_gemma":[0.9991479,0.0001406879,0.0000508989,0.0005277747,0.00005461249,0.00007815072],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000126831,0.00003823949,0.00000855345,0.000003351543,0.00001179947,0.000001169477,0.0001648862,0.557749,0.0001667368,0.001875623,0.0001095472,0.4398584],"study_design_scores_gemma":[0.001801048,0.0005836674,0.0002207287,0.0001908247,0.00003372501,0.0001170241,0.00001587702,0.9340273,0.01318771,0.03921077,0.009719405,0.0008919109],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0001297286,0.00003569123,0.9912192,0.007078839,0.00008517002,0.0001176583,0.0000076795,0.0005679415,0.0007580879],"genre_scores_gemma":[0.2140872,0.0002487507,0.7843497,0.000647524,0.00002113571,0.00002181635,0.000001819136,0.00001268971,0.000609311],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.4389665,"threshold_uncertainty_score":0.3823868,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3126960560","doi":"10.1145/3439803","title":"Gretch","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto; University of Waterloo","funders":"","keywords":"Computer science; Scheduling (production processes); Speedup; Cache; Embedded system; Computer architecture; Parallel computing","retraction":null,"screen_n_in":null,"score":{"opus":0.0125282264482846,"gpt":0.2426910480325142,"spread":0.2301628215842296,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000081169,0.0001294616,0.000116862,0.0001263891,0.0002601486,0.0001485526,0.0003177154,0.00007529713,0.00004450095],"category_scores_gemma":[0.00003227973,0.0001261483,0.00004976612,0.0004648303,0.00002822383,0.0001564163,0.00002316566,0.0001809048,0.00000482135],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001493063,"about_ca_system_score_gemma":0.00005135158,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000002443741,"about_ca_topic_score_gemma":0.000009067341,"domain_scores_codex":[0.9990879,0.0000814177,0.0001560216,0.0003665215,0.0001521987,0.0001559443],"domain_scores_gemma":[0.9991154,0.00008982729,0.00004318016,0.0005758298,0.0001020297,0.00007371297],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000004753746,0.00004463143,0.000005854144,0.000005155178,0.00001142142,0.000005460234,0.0002357403,0.868294,0.00004743058,0.001127117,0.00006457984,0.1301538],"study_design_scores_gemma":[0.00039918,0.0001042465,0.00006322662,0.00003726719,0.00001610391,0.000131136,0.00001858722,0.9779966,0.008175994,0.009076154,0.003694098,0.0002873904],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0001667001,0.0001203613,0.9935804,0.004188937,0.0001087982,0.00008118249,0.000005367772,0.0004527182,0.001295527],"genre_scores_gemma":[0.09175546,0.000300136,0.9062434,0.001115777,0.00002040871,0.00001472175,0.00001148838,0.00001197424,0.0005266332],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.1298664,"threshold_uncertainty_score":0.5144177,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2014468639","doi":"10.1145/2019608.2019609","title":"Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Superscalar; Cache; Parallel computing; Dram; Latency (audio); CAS latency; CPU cache; Operating system; Computer hardware; Semiconductor memory; Memory controller","retraction":null,"screen_n_in":null,"score":{"opus":0.06709639629547699,"gpt":0.2766095510240313,"spread":0.2095131547285544,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000235685,0.0001514006,0.0001743121,0.0002320699,0.0001993973,0.00005986991,0.0006703737,0.00005874596,0.00001504677],"category_scores_gemma":[0.00004073054,0.000139489,0.00002934091,0.0001960529,0.00005183773,0.0003198899,0.00008745783,0.0002040758,3.949141e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000009679955,"about_ca_system_score_gemma":0.00002944338,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004069456,"about_ca_topic_score_gemma":0.000008245207,"domain_scores_codex":[0.9988912,0.00007671374,0.0002591707,0.0004560177,0.0001566611,0.0001602088],"domain_scores_gemma":[0.9988766,0.00007386521,0.00008352111,0.0008283288,0.00005456852,0.00008314615],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001957505,0.00005209767,0.00002593602,0.00001586111,0.0000245211,0.000001227141,0.0009031393,0.941057,0.000008367498,0.0005490313,0.000008388798,0.05733486],"study_design_scores_gemma":[0.0001956855,0.00008814411,0.00002188833,0.00004062463,0.00003303466,0.00003178035,0.00002186548,0.996675,0.0004237104,0.002295779,0.00002787292,0.0001446471],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001922149,0.00009596426,0.9967412,0.0002408166,0.00004351508,0.0001359633,0.00002230856,0.0001947475,0.000603376],"genre_scores_gemma":[0.5166581,0.0001676777,0.4830737,0.00005477107,0.000006471827,0.000003020152,0.00001254136,0.000007880773,0.00001582471],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.5147359,"threshold_uncertainty_score":0.5688198,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2035709574","doi":"10.1145/2512429","title":"Designing on-chip networks for throughput accelerators","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; Iran Telecommunication Research Center; National Research Foundation of Korea; National IT Industry Promotion Agency; Ministry of Science, ICT and Future Planning; National Research Foundation","keywords":"Computer science; Dram; Throughput; Network on a chip; Embedded system; Bandwidth (computing); Parallel computing; Graphics processing unit; Chip; Computer architecture; Computer hardware; Computer network; Operating system; Wireless","retraction":null,"screen_n_in":null,"score":{"opus":0.01905374104617779,"gpt":0.2342818736979202,"spread":0.2152281326517424,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001297318,0.0001832221,0.0001612096,0.0001387972,0.0004689548,0.0003098665,0.0003345891,0.0001160182,0.00004407913],"category_scores_gemma":[0.00001646257,0.0001534899,0.00008299721,0.0002634289,0.00002532036,0.0002916381,0.000008722585,0.0002111674,0.000007373225],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002451059,"about_ca_system_score_gemma":0.00001711466,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001494874,"about_ca_topic_score_gemma":0.00002171226,"domain_scores_codex":[0.9989297,0.00007742466,0.0002263956,0.0003914358,0.0001248672,0.0002501602],"domain_scores_gemma":[0.9990138,0.0003007651,0.00007358527,0.000433789,0.0000923129,0.00008568709],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001680498,0.0000299133,0.000004199663,0.000006031085,0.0000222381,2.586746e-7,0.0003139764,0.9143949,0.00003091915,0.0009508112,0.0002875598,0.08394235],"study_design_scores_gemma":[0.0004051495,0.0003211235,0.00002584547,0.00004659434,0.00001108614,0.00001421731,0.000044899,0.9952127,0.000534357,0.002187236,0.0009971092,0.0001997148],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.000432411,0.00003900463,0.996113,0.001687483,0.0005230892,0.0006057185,0.000004121778,0.0001702436,0.00042494],"genre_scores_gemma":[0.7178422,0.00005009857,0.2798817,0.001490108,0.0001501542,0.0002857719,0.000007847389,0.00002378692,0.000268312],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7174098,"threshold_uncertainty_score":0.6259137,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4386896826","doi":"10.1145/3625004","title":"Advancing Direct Convolution Using Convolution Slicing Optimization and ISA Extensions","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Parallel computing; Kernel (algebra); Kernelization; Speedup; x86; Convolution (computer science); Algorithm; Computational science; Artificial intelligence; Parameterized complexity; Programming language; Mathematics; Artificial neural network","retraction":null,"screen_n_in":null,"score":{"opus":0.01661212601399944,"gpt":0.2620384360743739,"spread":0.2454263100603745,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000359041,0.0002659564,0.000250845,0.0006374595,0.0009230903,0.0001845982,0.0002661142,0.0001531203,0.00001031809],"category_scores_gemma":[0.0001083371,0.0002715685,0.00006047535,0.001174748,0.00008708247,0.0005113549,0.00005480777,0.0002491339,0.000002936622],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007265399,"about_ca_system_score_gemma":0.0000580138,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000359444,"about_ca_topic_score_gemma":0.00001712554,"domain_scores_codex":[0.9982327,0.0001735527,0.0003466042,0.0006301573,0.0002506852,0.0003663156],"domain_scores_gemma":[0.9987949,0.0002472565,0.0001507839,0.0005124119,0.0001535617,0.0001410739],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001500534,0.0000271312,0.00002799283,0.00001781392,0.00001751313,0.000002298663,0.0004556957,0.9815782,0.0003928407,0.0002130386,0.00004112357,0.0172114],"study_design_scores_gemma":[0.0003956653,0.0001072462,0.00009918762,0.0001073746,0.00003610052,0.00004898409,0.00005566058,0.997313,0.0006763457,0.0007075394,0.0001619101,0.0002909571],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00256437,0.0001388088,0.9940436,0.001213483,0.0002080122,0.0003600195,0.00001422073,0.001290681,0.0001667888],"genre_scores_gemma":[0.2640344,0.0009924632,0.7343834,0.0003381314,0.0000386555,0.00002738279,0.00004173048,0.0000327764,0.0001109984],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.26147,"threshold_uncertainty_score":0.9999737,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4291972620","doi":"10.1145/3556977","title":"Practical Software-Based Shadow Stacks on x86-64","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Security and Verification in Computing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Huawei Technologies (Canada)","funders":"Australian Research Council; University of New South Wales","keywords":"Computer science; x86; Spec#; Operating system; Call stack; Software; Backward compatibility; Embedded system; Stack (abstract data type); Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.02701125114130588,"gpt":0.2751519209897549,"spread":0.2481406698484491,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002275344,0.0001566488,0.0001212698,0.0002343355,0.0009908056,0.0001448117,0.0004597433,0.00005600506,0.0001758878],"category_scores_gemma":[0.00006938157,0.0001622437,0.00006390316,0.0005171357,0.00004168522,0.0001465543,0.0000308054,0.0005362894,0.000006037098],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006392041,"about_ca_system_score_gemma":0.0001106176,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007932453,"about_ca_topic_score_gemma":0.000007230142,"domain_scores_codex":[0.9985396,0.0002008195,0.000202053,0.0004742904,0.0003786283,0.0002045741],"domain_scores_gemma":[0.9986079,0.0005150656,0.00009064021,0.0006517742,0.00004488818,0.00008974057],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006317598,0.0001977749,0.000007786506,0.000007219961,0.00001188882,0.000003869685,0.000442343,0.9348261,0.00001210385,0.002339782,0.0001402385,0.06194777],"study_design_scores_gemma":[0.0006510944,0.0005304509,0.00005657151,0.00001603289,0.00001831443,0.00004645623,0.0000625403,0.9868726,0.0005939134,0.002791003,0.008093988,0.0002670445],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0003899989,0.00001736534,0.9882745,0.01024461,0.0002797441,0.0002163826,0.0000302111,0.0003283034,0.0002188518],"genre_scores_gemma":[0.379411,0.00001388059,0.6167703,0.003549727,0.00003389776,0.00008821255,0.00002674966,0.00001764184,0.00008860476],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.379021,"threshold_uncertainty_score":0.7620575,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3080250604","doi":"10.1145/3406114","title":"Cooperative Software-hardware Acceleration of K-means on a Tightly Coupled CPU-FPGA System","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Data Stream Mining Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Xeon; CPU shielding; Thread (computing); Software; Central processing unit; Hardware acceleration; Acceleration; Embedded system; Parallel computing; Throughput; Computer hardware; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02057012952841623,"gpt":0.2375011587755761,"spread":0.2169310292471599,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008911894,0.0002126488,0.0002410642,0.0001613508,0.0002184834,0.0001208589,0.0005610371,0.00009878403,0.00002068158],"category_scores_gemma":[0.00007181947,0.0001896954,0.00005638742,0.0004933485,0.00005035869,0.000300862,0.00002571205,0.0002330938,0.000005319363],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003776663,"about_ca_system_score_gemma":0.00006156001,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001369116,"about_ca_topic_score_gemma":0.00002210235,"domain_scores_codex":[0.9987072,0.0001016479,0.000287869,0.0004753532,0.0002708587,0.0001570404],"domain_scores_gemma":[0.9988965,0.0001642237,0.0001257203,0.0005702577,0.0001375168,0.0001057128],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001186525,0.00008816722,0.000007583591,0.00007044729,0.00004718115,0.000004583772,0.002295877,0.9329507,0.0004880829,0.001383634,0.0001429608,0.0624021],"study_design_scores_gemma":[0.0006792914,0.001242212,0.00004913932,0.0001902625,0.0000461931,0.00001767212,0.0000926534,0.9757945,0.02091059,0.000189772,0.0004771567,0.0003105877],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0006311607,0.00001726605,0.9956717,0.002257195,0.0000657692,0.0003967238,0.0001568132,0.0005784038,0.0002249298],"genre_scores_gemma":[0.5082495,0.00003630994,0.4909766,0.000551508,0.0000246205,0.00005407462,0.00006635481,0.00001892121,0.00002213878],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.5076184,"threshold_uncertainty_score":0.7735555,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4311119077","doi":"10.1145/3570305","title":"YaConv: Convolution with Low Cache Footprint","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Cache; Speedup; Memory footprint; Parallel computing; Convolution (computer science); CPU cache; Memory hierarchy; Reduction (mathematics); Cache algorithms; Algorithm; Computer engineering; Computational science; Operating system; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.008153065125548538,"gpt":0.2143165338795878,"spread":0.2061634687540393,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006848051,0.0001401479,0.0001035151,0.0001308413,0.0007432352,0.0000486157,0.0004212811,0.00002926823,0.00004154598],"category_scores_gemma":[0.000004662963,0.0001288262,0.0000324936,0.0005838963,0.00005156457,0.0001097073,0.00003690513,0.0003247322,0.000001756562],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005715804,"about_ca_system_score_gemma":0.00003598354,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000007132769,"about_ca_topic_score_gemma":0.00003118024,"domain_scores_codex":[0.9989745,0.00007806705,0.0001398209,0.000406871,0.0002176388,0.0001831234],"domain_scores_gemma":[0.9991312,0.00009793878,0.00007093562,0.0005887817,0.00003773643,0.00007340991],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003336849,0.00004843162,0.000005569727,0.000003399102,0.00001103716,0.000001482661,0.0002620449,0.8975719,0.0001521198,0.001277749,0.000007050017,0.1006259],"study_design_scores_gemma":[0.00108233,0.0006712477,0.0002243799,0.00001721137,0.00003930766,0.0002237329,0.0001225882,0.9782432,0.002164911,0.009640361,0.007103852,0.0004668335],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001695906,0.00004307334,0.9932058,0.004223312,0.00006933871,0.0003436398,0.00001510612,0.0002214732,0.0001823095],"genre_scores_gemma":[0.6355888,0.00004429944,0.363258,0.0005784552,0.00001669998,0.0003050484,0.00001678327,0.00001676852,0.0001751092],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.633893,"threshold_uncertainty_score":0.5716439,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2091873788","doi":"10.1145/2686034","title":"Optimizing Memory Translation Emulation in Full System Emulators","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Emulation; Computer science; Translation lookaside buffer; Embedded system; Hardware emulation; Operating system; Software; Parallel computing; Speedup; Performance improvement; Physical address; Semiconductor memory","retraction":null,"screen_n_in":null,"score":{"opus":0.02638996404661912,"gpt":0.2544303703922094,"spread":0.2280404063455903,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000366934,0.0002244848,0.0002196292,0.0005602195,0.0001904761,0.000148944,0.000386397,0.0001509666,0.000003613114],"category_scores_gemma":[0.00002749179,0.0002256501,0.00005693565,0.0007482938,0.00003265798,0.0004518122,0.00001603867,0.0002575963,0.000003568268],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000112268,"about_ca_system_score_gemma":0.00006406895,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000226425,"about_ca_topic_score_gemma":0.00004437153,"domain_scores_codex":[0.9984186,0.0001855401,0.0003842556,0.0004770966,0.0002949179,0.0002395966],"domain_scores_gemma":[0.9989992,0.0001146582,0.0001150422,0.000527179,0.0001027112,0.0001411821],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004523593,0.00004234661,0.00001244971,0.00001605531,0.000008031022,0.000002651989,0.002040047,0.9456595,0.0000219608,0.0003266263,0.00000696703,0.05181811],"study_design_scores_gemma":[0.0008083042,0.0001466022,0.00003566081,0.00007976542,0.0000122419,0.00003167824,0.0001324626,0.9973608,0.0004356827,0.000632262,0.00008394539,0.0002406516],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001931819,0.000154957,0.9949887,0.0007901387,0.0001829156,0.0003597022,0.00000468651,0.0006954118,0.0008917139],"genre_scores_gemma":[0.496052,0.00002590582,0.5037478,0.0000835921,0.00001833689,0.00002338874,0.00001102649,0.00001453126,0.0000234685],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.4941202,"threshold_uncertainty_score":0.9201743,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4210570899","doi":"10.1145/3501768","title":"Memory-Aware Functional IR for Higher-Level Synthesis of Accelerators","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; Canadian Institute for Advanced Research; Microsoft Research","keywords":"Computer science; Stencil; Compiler; Field-programmable gate array; High-level synthesis; VHDL; Parallel computing; Benchmark (surveying); Computer architecture; Embedded system; Computer hardware; Programming language; Computational science","retraction":null,"screen_n_in":null,"score":{"opus":0.03285421265061284,"gpt":0.2472620561366519,"spread":0.2144078434860391,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001842084,0.0001524863,0.000176744,0.0002834054,0.0006065956,0.00004878464,0.0004644929,0.00005432203,0.0001000297],"category_scores_gemma":[0.00002550045,0.0001540545,0.00009325732,0.0004493192,0.00003682574,0.0001288135,0.00003929172,0.0001748194,4.120018e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003815878,"about_ca_system_score_gemma":0.00006273553,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006491788,"about_ca_topic_score_gemma":0.000003400907,"domain_scores_codex":[0.9988811,0.0001013862,0.0002479877,0.0003598395,0.0002491643,0.0001605428],"domain_scores_gemma":[0.9989599,0.0003297315,0.0001255062,0.0004263235,0.0001027307,0.00005579646],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005147526,0.00008485504,0.000003101949,0.00001496811,0.00002564817,3.027124e-7,0.0001298719,0.9007851,0.00004232476,0.000583341,0.0002220866,0.09805696],"study_design_scores_gemma":[0.0007403351,0.0004248044,0.0001733951,0.00002590808,0.00005250491,0.00002504425,0.00005219376,0.9787368,0.01154615,0.004866041,0.002979571,0.0003773009],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0002094436,0.00003612002,0.9970096,0.001674488,0.0002211327,0.0002948514,0.0001396528,0.0002442177,0.0001705223],"genre_scores_gemma":[0.3723426,0.00002756876,0.626585,0.0003783251,0.00002554184,0.0002959876,0.00002408978,0.00001895353,0.0003019296],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3721332,"threshold_uncertainty_score":0.6282161,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3160898425","doi":"10.1145/3505250","title":"MetaSys: A Practical Open-source Metadata Management System to Implement and Evaluate Cross-layer Optimizations","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Metadata; Software; Interface (matter); Operating system; File system; Application layer; Embedded system; Computer architecture","retraction":null,"screen_n_in":null,"score":{"opus":0.0392477227675424,"gpt":0.3404366622681214,"spread":0.301188939500579,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","sts","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0008258141,0.000270329,0.0002735406,0.000433383,0.001548023,0.001069034,0.001087013,0.00004743894,0.00006393604],"category_scores_gemma":[0.00003095404,0.000265533,0.00005602295,0.0008848707,0.00003333047,0.0006223712,0.000640936,0.0002959151,0.000002763611],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001118593,"about_ca_system_score_gemma":0.00006232806,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000279789,"about_ca_topic_score_gemma":0.00001102778,"domain_scores_codex":[0.9975316,0.0004015236,0.0004245536,0.0008397856,0.0004810113,0.0003215474],"domain_scores_gemma":[0.9983644,0.000162512,0.0001463373,0.001021216,0.0001073693,0.0001981884],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005965039,0.0001149161,0.000005042476,0.00002281317,0.00009574427,0.000006285562,0.0004482877,0.964384,0.000006732313,0.006972127,0.0002698351,0.02761461],"study_design_scores_gemma":[0.0008862716,0.0003528226,0.00003020498,0.00002797963,0.0001202664,0.0001725617,0.0002041336,0.9790068,0.0001543973,0.0004633688,0.01821609,0.0003651278],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0001110595,0.00006257792,0.9921872,0.005068014,0.0001263437,0.001227067,0.00007629658,0.0004629592,0.0006784902],"genre_scores_gemma":[0.06482781,0.00009224327,0.9320121,0.001443121,0.0000130451,0.0006238279,0.00004789051,0.00003311031,0.0009068075],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.06471675,"threshold_uncertainty_score":0.9999797,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3017116334","doi":"10.1145/3392032","title":"SIMT-X","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"Mitacs","keywords":"Computer science; Thread (computing); Parallel computing; Microarchitecture; SIMD; Instruction set; Out-of-order execution; Computer architecture; Latency (audio); Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01752328159174395,"gpt":0.2379162464277611,"spread":0.2203929648360171,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005784982,0.0001372753,0.000119276,0.00009689066,0.0002195853,0.0001154553,0.0004504611,0.00006525571,0.00002597751],"category_scores_gemma":[0.0000338336,0.0001281952,0.00004504273,0.0004079322,0.00002969039,0.0001657787,0.00002100779,0.0001893798,0.000007852193],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00000912324,"about_ca_system_score_gemma":0.0000228831,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001989305,"about_ca_topic_score_gemma":0.000001715394,"domain_scores_codex":[0.9991441,0.00005652729,0.0001568172,0.0003518153,0.0001448559,0.000145855],"domain_scores_gemma":[0.9993589,0.00007377841,0.0000489329,0.000347897,0.00004504986,0.0001254549],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001157311,0.00002050939,0.000003356848,0.000005776003,0.000008354512,0.000001304881,0.0005300723,0.9061126,0.00003103192,0.0005186337,0.0001060763,0.09265073],"study_design_scores_gemma":[0.0002563218,0.0001828568,0.00001456842,0.00001156851,0.000008503379,0.00001023917,0.000009564044,0.9935752,0.001344264,0.00152898,0.002884726,0.0001731938],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00007847619,0.00004781797,0.9846918,0.01350057,0.0000495938,0.0001365105,0.000005838393,0.0007012434,0.00078813],"genre_scores_gemma":[0.1998932,0.0001240579,0.7960705,0.003782664,0.00002998911,0.00001277116,0.000005666849,0.00001246318,0.00006875058],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.1998147,"threshold_uncertainty_score":0.5227649,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1979593478","doi":"10.1145/2355585.2355586","title":"Dynamically dispatching speculative threads to improve sequential execution","year":2012,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Division of Computer and Network Systems; Semiconductor Research Corporation; National Science Foundation","keywords":"Computer science; Speculative multithreading; Thread (computing); Spec#; Parallel computing; Compiler; Speculative execution; Multi-core processor; Multithreading; Benchmark (surveying); Instruction-level parallelism; Execution time; Execution model; Operating system; Embedded system; Programming language; Parallelism (grammar)","retraction":null,"screen_n_in":null,"score":{"opus":0.01203815393529545,"gpt":0.2615725696739291,"spread":0.2495344157386336,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001947474,0.00020243,0.0001547702,0.0002497077,0.0003384958,0.0001375953,0.0003748869,0.00009757847,0.00001548079],"category_scores_gemma":[0.00003409937,0.0001877915,0.00006448758,0.0004351235,0.00003314063,0.0004036581,0.00004163784,0.0002309681,0.000007231986],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006066453,"about_ca_system_score_gemma":0.00002475077,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001635177,"about_ca_topic_score_gemma":0.00001350079,"domain_scores_codex":[0.9987592,0.0001016283,0.0002221019,0.0003782777,0.0002247138,0.0003141086],"domain_scores_gemma":[0.9990911,0.00008483714,0.00007460424,0.0004856485,0.00007204787,0.0001917673],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002794782,0.0000822892,0.00002571767,0.000006802758,0.00001862838,5.161912e-7,0.001319574,0.8595935,0.0004268653,0.001990444,0.00001552052,0.1364922],"study_design_scores_gemma":[0.0003357466,0.0002639607,0.0004972495,0.00005601017,0.00003330368,0.00002916789,0.0000314538,0.988638,0.00510803,0.004177,0.000378623,0.0004514966],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.002712936,0.00003142556,0.9940319,0.001680325,0.0002547045,0.0003213217,0.00001468539,0.000440392,0.0005123267],"genre_scores_gemma":[0.4619971,0.00002359183,0.5374038,0.0004008222,0.00004432814,0.00002600204,0.00001089962,0.00001209435,0.00008142358],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.4592841,"threshold_uncertainty_score":0.7657915,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4294733115","doi":"10.1145/3561651","title":"Lock-Free High-performance Hashing for Persistent Memory via PM-aware Holistic Optimization","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Advanced Data Storage Technologies","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"Ministry of Education of the People's Republic of China; National Natural Science Foundation of China","keywords":"Computer science; Bottleneck; Hash function; Parallel computing; Dynamic perfect hashing; Latency (audio); Hash table; CAS latency; Lock (firearm); Distributed computing; Embedded system; Operating system; Memory controller; Double hashing; Semiconductor memory","retraction":null,"screen_n_in":null,"score":{"opus":0.01831914568822295,"gpt":0.2307500499824617,"spread":0.2124309042942388,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001504464,0.0002250336,0.0001880088,0.0003353136,0.001214701,0.0001071023,0.00119516,0.00007593191,0.00003939147],"category_scores_gemma":[0.00006625914,0.0002336534,0.00007268653,0.000561407,0.00007711359,0.0005164598,0.0001501339,0.0003592009,9.670149e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001462,"about_ca_system_score_gemma":0.00004413948,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00000921954,"about_ca_topic_score_gemma":0.0000120753,"domain_scores_codex":[0.9985383,0.00005895039,0.0002462103,0.0005679295,0.0003022097,0.0002864319],"domain_scores_gemma":[0.9984033,0.0001612015,0.0001292525,0.001166472,0.00007869073,0.00006113932],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005228938,0.00005645342,9.668873e-7,0.00002593645,0.00002251274,0.000001602962,0.0003055153,0.8952371,0.000037371,0.0001719799,0.00004190102,0.1040464],"study_design_scores_gemma":[0.0007674973,0.0004657425,0.000005799866,0.00001613086,0.00004377222,0.00005476674,0.0001590373,0.9952593,0.0006388278,0.001892298,0.0004220464,0.000274721],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0006125913,0.00009391059,0.9947255,0.002890394,0.0003250935,0.0005410592,0.0002220652,0.0005609494,0.00002849664],"genre_scores_gemma":[0.3442861,0.0000801429,0.654726,0.0003350281,0.00002118688,0.00029822,0.0001159947,0.00002610583,0.0001112711],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3436735,"threshold_uncertainty_score":0.9528111,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2330657922","doi":"10.1145/2851502","title":"Examining and Reducing the Influence of Sampling Errors on Feedback-Driven Optimizations","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"IBM (Canada)","funders":"U.S. Department of Energy; National Science Foundation","keywords":"Computer science; Compiler; Sampling (signal processing); Optimizing compiler; Profiling (computer programming); Algorithm; Detector; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.02545924044389079,"gpt":0.2574581186130349,"spread":0.2319988781691441,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001877878,0.0001742388,0.0001593931,0.0002403707,0.0004383316,0.00007756426,0.0004368717,0.00007837288,0.000006477715],"category_scores_gemma":[0.0001188843,0.0001120049,0.00003412676,0.000411402,0.0001386248,0.0002233515,0.00003726449,0.0001612497,8.035979e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001995686,"about_ca_system_score_gemma":0.00003339892,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009266372,"about_ca_topic_score_gemma":0.000005792743,"domain_scores_codex":[0.9988539,0.0001086866,0.0002750023,0.0003967769,0.0001876247,0.0001779611],"domain_scores_gemma":[0.9985462,0.000544176,0.000147382,0.0005888265,0.0001068028,0.00006664918],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001460961,0.00002403543,0.00003458499,0.000006519427,0.00001405497,2.574563e-7,0.00062942,0.9376585,0.0003808473,0.0005912514,0.000007608593,0.06063832],"study_design_scores_gemma":[0.0008615354,0.0005510784,0.002431543,0.0005906441,0.00004649975,0.00004824237,0.00008650615,0.9877808,0.0040479,0.002875383,0.0002253534,0.000454497],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0289591,0.00002614179,0.9666411,0.003773913,0.00004872387,0.0002079232,0.00001143705,0.0001964343,0.0001352081],"genre_scores_gemma":[0.5885542,0.0001839855,0.4109526,0.0002051357,0.000009490878,0.00001647562,0.0000015889,0.00001069473,0.00006582002],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.559595,"threshold_uncertainty_score":0.4567429,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4380087783","doi":"10.1145/3603503","title":"rNdN: Fast Query Compilation for NVIDIA GPUs","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Compiler; Parallel computing; Pipeline (software); Query optimization; Cache; Interprocedural optimization; Optimizing compiler; Programming language; Database; Loop optimization","retraction":null,"screen_n_in":null,"score":{"opus":0.01920737062238188,"gpt":0.263431957387684,"spread":0.2442245867653022,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001985813,0.000175643,0.0001580894,0.0003880357,0.0004596117,0.0001535173,0.000396473,0.0001042289,0.000008407001],"category_scores_gemma":[0.0000408684,0.0001719909,0.00007612237,0.0007325442,0.00003760263,0.0002178971,0.00002140778,0.0001498464,0.000008610434],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002367676,"about_ca_system_score_gemma":0.00003485112,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003822766,"about_ca_topic_score_gemma":0.00001051355,"domain_scores_codex":[0.9988746,0.00006545882,0.0002309944,0.0004185831,0.0001718678,0.0002385169],"domain_scores_gemma":[0.9989963,0.0002611784,0.00008231332,0.000484828,0.00009590963,0.00007943816],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001977439,0.0000272919,0.000008489346,0.00001328141,0.00001276942,6.164378e-7,0.0003907516,0.8860832,0.00004809397,0.0007381265,0.0003281735,0.1123294],"study_design_scores_gemma":[0.0004052507,0.0001522313,0.0001275196,0.00002928147,0.00001359324,0.000009861376,0.00001923778,0.9899341,0.001143338,0.005639724,0.002315875,0.0002099352],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0002507686,0.00003079314,0.994297,0.003258666,0.0001942558,0.0003980816,0.00004653674,0.001223369,0.0003005249],"genre_scores_gemma":[0.1145049,0.0002516315,0.8836576,0.0006254873,0.0000578745,0.0001387755,0.0001343764,0.00003029243,0.0005990799],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.1142542,"threshold_uncertainty_score":0.7013587,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2050419810","doi":"10.1145/2541228.2541233","title":"The design and implementation of heterogeneous multicore systems for energy-efficient speculative thread execution","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Division of Computer and Network Systems; Division of Computing and Communication Foundations; Semiconductor Research Corporation; International Business Machines Corporation; National Science Foundation","keywords":"Computer science; Uniprocessor system; Multi-core processor; Thread (computing); Parallel computing; Context switch; Efficient energy use; Spec#; Energy consumption; Speculative multithreading; Exploit; Embedded system; Simultaneous multithreading; Multithreading; Instruction set; Microarchitecture; Control reconfiguration; Multiprocessing; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01564565984610965,"gpt":0.2602533367090387,"spread":0.2446076768629291,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001551316,0.0001286414,0.0001175981,0.0001056495,0.0003993251,0.0001466593,0.000199596,0.00005226897,0.000002045128],"category_scores_gemma":[0.0000127975,0.00009503698,0.00003693319,0.0001584643,0.0000570245,0.0000923938,0.00001364895,0.00005653921,1.987182e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002012912,"about_ca_system_score_gemma":0.00002143942,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006295735,"about_ca_topic_score_gemma":0.00001028678,"domain_scores_codex":[0.9991257,0.00011133,0.0002382643,0.0002515462,0.0001277423,0.0001454336],"domain_scores_gemma":[0.9990591,0.0003293436,0.0001351388,0.0002791086,0.0001516727,0.00004558007],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001399442,0.00002017568,0.00000262064,0.000008579877,0.00001893673,7.353442e-8,0.0004314681,0.9269267,0.00006937826,0.001946089,0.00001511624,0.07054681],"study_design_scores_gemma":[0.0003164838,0.0002101823,0.00004126902,0.00001941784,0.00001554903,0.00001094865,0.00007954689,0.9929107,0.003776714,0.002440933,0.00007563077,0.0001025841],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001140209,0.0002610664,0.9970756,0.0005496408,0.00007376965,0.0007804947,0.000008814955,0.00009986948,0.00001049142],"genre_scores_gemma":[0.5483377,0.0003595308,0.4510004,0.00004899658,0.000009422854,0.0002041208,0.000007472884,0.000009301106,0.00002305994],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.5471975,"threshold_uncertainty_score":0.3875495,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2963523287","doi":"10.1145/3330999","title":"Polyhedral Compilation for Multi-dimensional Stream Processing","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Parallel computing; Xeon; Affine transformation; Code (set theory); Parallelism (grammar); Stream processing; Schedule; Transformation (genetics); Throughput; Polytope model; Xeon Phi; Digital signal processing; Algorithm; Programming language; Computer hardware; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02054009118434834,"gpt":0.273258541668693,"spread":0.2527184504843446,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001139162,0.0001642696,0.0001477859,0.00020311,0.0003017835,0.0001307799,0.0002909715,0.00008966069,0.00001387531],"category_scores_gemma":[0.00001470705,0.0001530213,0.00005812604,0.0002609499,0.00002648719,0.0002677591,0.00001543705,0.0001409528,0.000003601108],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002343907,"about_ca_system_score_gemma":0.00004688495,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003092423,"about_ca_topic_score_gemma":0.000005546255,"domain_scores_codex":[0.9990082,0.00004321358,0.0002035373,0.000401417,0.0001576694,0.0001859552],"domain_scores_gemma":[0.9992877,0.00009727,0.0000935635,0.0003452369,0.0001126619,0.00006359452],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000029359,0.00006623905,0.00003362834,0.00001712453,0.000008430037,1.575128e-7,0.0002138467,0.9021222,0.0001043642,0.0002739115,0.00001536845,0.09711538],"study_design_scores_gemma":[0.0006811416,0.0001772012,0.0001499753,0.00004342328,0.00001047647,0.00001125425,0.000008817015,0.9966022,0.001115278,0.0007801746,0.0002359214,0.0001841789],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001216808,0.00005672722,0.9966925,0.000915651,0.0001144086,0.0004720644,0.00002309777,0.0004092382,0.0000994533],"genre_scores_gemma":[0.2258369,0.00001255802,0.7734455,0.0003614707,0.00001634698,0.00003076066,0.0000386893,0.00001429926,0.000243431],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.2246201,"threshold_uncertainty_score":0.6240026,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4412554211","doi":"10.1145/3747846","title":"Ephemera: Accelerating I/O-Intensive Serverless Workloads with a Harvested In-memory File System","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Advanced Data Storage Technologies","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Artificial Intelligence in Medicine (Canada)","funders":"National Natural Science Foundation of China","keywords":"Computer science; Operating system; Ephemera; Parallel computing; File system; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.01105980565479063,"gpt":0.2272247325624125,"spread":0.2161649269076219,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006264341,0.0001919887,0.0002014963,0.0003698589,0.0002425378,0.000137544,0.0005381977,0.00009985478,0.00001500885],"category_scores_gemma":[0.00006232771,0.0001646028,0.00002686023,0.001083351,0.00006947788,0.0004417076,0.00004418484,0.0003419289,0.000001703757],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000078345,"about_ca_system_score_gemma":0.00005689388,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002444117,"about_ca_topic_score_gemma":0.0004051206,"domain_scores_codex":[0.998921,0.0000527806,0.0002119654,0.0004686864,0.0001325341,0.0002130095],"domain_scores_gemma":[0.9988381,0.0001995935,0.00007600174,0.0007279397,0.0001239019,0.00003442047],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004128413,0.00002719648,0.00002033792,0.00004241224,0.00002133214,0.00001564212,0.0003256933,0.8647129,0.00005536476,0.0007662147,0.00004118718,0.1339304],"study_design_scores_gemma":[0.001953821,0.000304939,0.000797567,0.001471928,0.00004849494,0.0001185236,0.002503419,0.9854746,0.004789985,0.001432249,0.0004680947,0.0006363592],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001695283,0.00008467907,0.9953676,0.001528812,0.00007812707,0.000323061,0.00006415769,0.000507793,0.0003504231],"genre_scores_gemma":[0.3299207,0.00003573705,0.6691214,0.000497608,0.000006591897,0.0001482168,0.00003483338,0.0000138339,0.0002211094],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3282254,"threshold_uncertainty_score":0.6712309,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2962989815","doi":"10.1145/3333060","title":"Memory-access-aware Safety and Profitability Analysis for Transformation of Accelerator-bound OpenMP Loops","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"IBM (Canada); University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Benchmark (surveying); Parallel computing; Compiler; Speedup; Software portability; Programmer; Kernel (algebra); Suite; Loop unrolling; Static analysis; Control flow; Performance improvement; Operating system; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.01815298602734277,"gpt":0.2768442974359539,"spread":0.2586913114086111,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002865728,0.0001736936,0.0003025758,0.0003557327,0.0002543454,0.0001740399,0.0004273489,0.0001026332,0.00002630551],"category_scores_gemma":[0.00001752453,0.0001590714,0.0001002345,0.0007964994,0.00005514083,0.0005743095,0.00002272508,0.0001274676,4.360742e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002315053,"about_ca_system_score_gemma":0.00004486399,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001945499,"about_ca_topic_score_gemma":0.00003750224,"domain_scores_codex":[0.9987947,0.00008487601,0.0003725464,0.0004181044,0.000169894,0.0001598679],"domain_scores_gemma":[0.9989255,0.000173929,0.0001457411,0.0005151362,0.0001738798,0.00006580479],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001053852,0.00005070723,0.0001799667,0.00006936799,0.00008984561,6.324537e-8,0.0007524206,0.9526318,0.00004036211,0.0003959516,0.000002391943,0.04568178],"study_design_scores_gemma":[0.0007703805,0.0002337304,0.001186677,0.00002718177,0.0001182622,0.000003762992,0.00004528135,0.9911081,0.004371077,0.001783952,0.0001321722,0.0002194297],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.006499096,0.0000412372,0.9909983,0.001103447,0.00005399561,0.0008513826,0.00006249706,0.000157091,0.0002329968],"genre_scores_gemma":[0.7911054,0.0001607261,0.2084292,0.0001396428,0.000006976526,0.00004319446,0.0000503169,0.00001088234,0.0000536551],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7846063,"threshold_uncertainty_score":0.6486742,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2775727119","doi":"10.1145/3151034","title":"CG-OoO","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Parallel computing; Compiler; Instruction scheduling; Out-of-order execution; Code (set theory); Operating system; Dynamic priority scheduling; Programming language; Schedule","retraction":null,"screen_n_in":null,"score":{"opus":0.01709442124334829,"gpt":0.2650051781649521,"spread":0.2479107569216038,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001234178,0.0001502619,0.000128689,0.0001463931,0.001096498,0.0004499947,0.000974896,0.00008354703,0.00001901093],"category_scores_gemma":[0.00005264412,0.0001381312,0.00005211216,0.0001019165,0.00007201214,0.0003319537,0.00004000025,0.0001912833,0.000006047537],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001400055,"about_ca_system_score_gemma":0.00002586241,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001166719,"about_ca_topic_score_gemma":0.0000147186,"domain_scores_codex":[0.9991043,0.00004594518,0.0001551561,0.0003631179,0.0001562593,0.0001751941],"domain_scores_gemma":[0.9984644,0.0000629667,0.0001129572,0.001215994,0.00006064749,0.00008302788],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000009461255,0.00003499385,0.00001779734,0.000003852763,0.00001142113,0.000001878991,0.0002053774,0.7668969,0.0000163075,0.000991212,0.0000660722,0.2317447],"study_design_scores_gemma":[0.0004365279,0.0001433994,0.000367036,0.00003838465,0.00001430899,0.00003161104,0.000006439695,0.9872983,0.002102591,0.007133303,0.002148229,0.0002799017],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0001335788,0.00003528001,0.9920503,0.004471053,0.000146434,0.0001405444,0.000005897914,0.0004136366,0.002603252],"genre_scores_gemma":[0.3148765,0.000175404,0.6839872,0.0004468317,0.00002649873,0.00001768483,0.000003670667,0.00001183528,0.0004543813],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3147429,"threshold_uncertainty_score":0.8433488,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4406428192","doi":"10.1145/3711926","title":"Maximizing Data and Hardware Reuse for HLS with Early-Stage Symbolic Partitioning","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Mila - Quebec Artificial Intelligence Institute; McGill University","funders":"Fonds de recherche du Québec – Nature et technologies; Natural Sciences and Engineering Research Council of Canada; Canadian Institute for Advanced Research","keywords":"Computer science; Reuse; High-level synthesis; Parallel computing; Computer architecture; Embedded system; Field-programmable gate array; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.02344639361031738,"gpt":0.2755962635566579,"spread":0.2521498699463405,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001642717,0.0001613493,0.0001575375,0.0002347523,0.00051888,0.0002749306,0.0007211983,0.00007170458,0.000003324907],"category_scores_gemma":[0.00006197295,0.0001442261,0.00002241401,0.0003670115,0.00005176146,0.0003267118,0.00008299253,0.00015695,2.830939e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001386217,"about_ca_system_score_gemma":0.00004718485,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001317939,"about_ca_topic_score_gemma":0.00002996932,"domain_scores_codex":[0.9989533,0.00005236066,0.0001825804,0.000519659,0.0001073983,0.0001846756],"domain_scores_gemma":[0.9984722,0.0001753153,0.00006845254,0.001144183,0.00008097207,0.00005887222],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005698902,0.00003732432,0.00007795446,0.00004451794,0.00004167479,0.00000110723,0.0005823004,0.9365881,0.00001441115,0.001400529,0.00009951805,0.06105554],"study_design_scores_gemma":[0.0006637973,0.0001584192,0.0001692032,0.0001592803,0.00004402287,0.00001106372,0.00003187321,0.9919062,0.0007060241,0.002836192,0.003097559,0.0002163141],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0006383039,0.0001071009,0.9952142,0.002983575,0.00004980191,0.0003636634,0.00006119666,0.0003590806,0.000223055],"genre_scores_gemma":[0.08230866,0.0002238813,0.9164491,0.0004946145,0.00001291869,0.0000611926,0.00004992478,0.00001405501,0.0003856774],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.08167035,"threshold_uncertainty_score":0.5881368,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3198221083","doi":"10.1145/3462209","title":"Byte-Select Compression","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Advanced Micro Devices","keywords":"Computer science; Byte; Algorithm; Data compression; Cache; Compression ratio; Cache algorithms; Parallel computing; CPU cache; Computer hardware","retraction":null,"screen_n_in":null,"score":{"opus":0.01248562582048591,"gpt":0.2464857032781763,"spread":0.2340000774576904,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008843045,0.0001548572,0.0001441429,0.0001475059,0.0003436861,0.0001584336,0.0003592114,0.00008959977,0.00004195212],"category_scores_gemma":[0.00003585351,0.0001457872,0.00005629281,0.0005082483,0.0000304085,0.0001691226,0.00003028813,0.0002249412,0.000004453058],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001781069,"about_ca_system_score_gemma":0.00005604164,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003198315,"about_ca_topic_score_gemma":0.000008967652,"domain_scores_codex":[0.9989126,0.0001214593,0.0001837554,0.0004177136,0.0001827402,0.0001816844],"domain_scores_gemma":[0.9990219,0.0001225595,0.00005752856,0.0005955265,0.0001152924,0.00008714185],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000009006222,0.00006273704,0.000006163433,0.000006754881,0.0000119248,0.000004616184,0.0001988078,0.8885803,0.000216797,0.0005056719,0.0001221515,0.110275],"study_design_scores_gemma":[0.0004194993,0.0001121468,0.00005911433,0.00005787166,0.0000153241,0.00008715553,0.00001186838,0.9743143,0.01710683,0.003917309,0.003633066,0.0002654933],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0001982104,0.0001744332,0.9951227,0.002602662,0.0001156492,0.0001054784,0.000006107489,0.000515988,0.001158818],"genre_scores_gemma":[0.1257008,0.0003711306,0.8724195,0.000952177,0.0000233652,0.00001723331,0.00001977304,0.00001512281,0.0004808693],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.1255026,"threshold_uncertainty_score":0.5945028,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4410211360","doi":"10.1145/3730584","title":"GOLDYLOC: Global Optimizations &amp; Lightweight Dynamic Logic for Concurrency","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Concurrency; Parallel computing; Distributed computing; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.01809208941449907,"gpt":0.3136580702252943,"spread":0.2955659808107953,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001809192,0.0002192871,0.000189817,0.0002335156,0.0004872116,0.0001606575,0.0006431594,0.0001483956,0.00002438005],"category_scores_gemma":[0.0001246998,0.0002070554,0.00009121712,0.0009332152,0.00008208479,0.0002932622,0.00002471255,0.0001733215,0.000004581741],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000948708,"about_ca_system_score_gemma":0.00009451305,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000003421895,"about_ca_topic_score_gemma":0.00005023041,"domain_scores_codex":[0.9986585,0.0001063722,0.0003159392,0.0005201464,0.0001486214,0.0002504158],"domain_scores_gemma":[0.9987369,0.0001464497,0.00009898983,0.0007822184,0.0001593977,0.00007604101],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003411265,0.00009256959,0.000006048,0.00003412387,0.00002739156,1.860258e-7,0.0001569922,0.7646043,0.0000391057,0.05537548,0.000091084,0.1795386],"study_design_scores_gemma":[0.0006466569,0.0001174962,0.00008226223,0.00004917709,0.00006176093,0.00001276365,0.00001623986,0.9518691,0.0002691439,0.04129398,0.005328641,0.0002527346],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.00004330049,0.0002016523,0.9925076,0.004072844,0.0005431419,0.0006284145,0.0001103458,0.0002774149,0.001615239],"genre_scores_gemma":[0.01793782,0.0002368935,0.9802981,0.000664714,0.00001391449,0.0001994612,0.00006493597,0.00001094766,0.0005732006],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.1872648,"threshold_uncertainty_score":0.8443475,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4292179105","doi":"10.1145/3557727","title":"Symbolic Analysis for Data Plane Programs Specialization","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Software-Defined Networks and 5G","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Compiler; Packet processing; Forwarding plane; Network packet; Domain-specific language; Program optimization; Field-programmable gate array; Factor (programming language); Digital subscriber line; Program analysis; Data structure; Computer architecture; Programming language; Distributed computing; Embedded system; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.03685688128299409,"gpt":0.2575731415698246,"spread":0.2207162602868305,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001809003,0.0001313025,0.0001638687,0.0002976977,0.0006495938,0.0001417514,0.0008180143,0.00004119309,0.00005745079],"category_scores_gemma":[0.00001653914,0.0001291849,0.00006578694,0.001333723,0.00002195561,0.0001741726,0.00006373061,0.0001495219,6.148333e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002350214,"about_ca_system_score_gemma":0.00003206354,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001790142,"about_ca_topic_score_gemma":0.0001218055,"domain_scores_codex":[0.9988278,0.00007272757,0.0001854763,0.0005052226,0.0002220793,0.0001867615],"domain_scores_gemma":[0.998719,0.000132234,0.00007727205,0.0009735941,0.000037325,0.00006053186],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003015174,0.0000766135,0.00009755298,0.00000472758,0.0001000926,6.152847e-7,0.0002741681,0.8050003,0.000001814422,0.0004362151,0.00006356599,0.1939142],"study_design_scores_gemma":[0.0003928775,0.0002060912,0.0001380311,0.000003979192,0.0001995665,0.00001210618,0.00002620702,0.9860263,0.00001430824,0.001687911,0.01111951,0.0001730707],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0002104431,0.00009081242,0.9972392,0.001475475,0.0001725759,0.0003934633,0.0001712293,0.0001955118,0.00005125584],"genre_scores_gemma":[0.3002383,0.000172608,0.6953264,0.0009086226,0.0001196581,0.0003453637,0.00259895,0.0000325121,0.0002575365],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3019128,"threshold_uncertainty_score":0.5268008,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4225381858","doi":"10.1145/3533318","title":"Using Barrier Elision to Improve Transactional Code Generation","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Distributed systems and fault tolerance","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"Fundação de Amparo à Pesquisa do Estado de São Paulo","keywords":"Transactional memory; Computer science; Software transactional memory; Compiler; Leverage (statistics); Transactional leadership; Implementation; Operating system; Just-in-time compilation; Parallel computing; Programming language; Database transaction; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.02374602894507752,"gpt":0.2600450248490669,"spread":0.2362989959039894,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001955601,0.000178881,0.0001555424,0.0002249457,0.00100424,0.0001510194,0.0003938192,0.00005741685,0.0001088397],"category_scores_gemma":[0.00001155102,0.0001821339,0.00007202102,0.000549318,0.00001926776,0.0002660671,0.00002248655,0.0002777519,0.000002775038],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009717687,"about_ca_system_score_gemma":0.00007107751,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002466302,"about_ca_topic_score_gemma":0.00003994076,"domain_scores_codex":[0.998466,0.0001260682,0.0002655989,0.0005264826,0.0003957941,0.0002200337],"domain_scores_gemma":[0.9991816,0.00004538127,0.00007063845,0.0004925565,0.00007393536,0.0001359162],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003287552,0.00005869281,0.00000185156,0.000005032703,0.00001501365,0.000002307508,0.0004913686,0.9129716,0.00648798,0.0002326535,0.00006985423,0.07963073],"study_design_scores_gemma":[0.000444739,0.0002075824,0.00001383397,0.000009704345,0.00001708243,0.00007193079,0.0000509613,0.9885141,0.002154943,0.0002201055,0.008062908,0.0002320762],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003459744,0.00005044512,0.9931818,0.001736748,0.0006051173,0.0003693403,0.0003939372,0.0001168424,0.00008604652],"genre_scores_gemma":[0.6586533,0.00001748944,0.3395458,0.001163249,0.00008885902,0.0001537623,0.0000574619,0.00002388896,0.0002961946],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.6551936,"threshold_uncertainty_score":0.7723905,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4412900079","doi":"10.1145/3750446","title":"Matrix: Multi-Cipher Structures Dataflow for Parallel and Pipelined TFHE Accelerator","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Architecture and Code Optimization","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Kootenay Association for Science & Technology","funders":"Higher Education Discipline Innovation Project; National Natural Science Foundation of China","keywords":"Computer science; Dataflow; Parallel computing; Matrix (chemical analysis); Cipher; Programming language; Computer architecture; Computational science; Operating system; Encryption","retraction":null,"screen_n_in":null,"score":{"opus":0.02131386073080926,"gpt":0.3120982370595251,"spread":0.2907843763287158,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009019973,0.0001546134,0.0001363395,0.0002320959,0.0004431941,0.0002096232,0.0002825049,0.00007186164,0.00002301829],"category_scores_gemma":[0.00001999247,0.0001361909,0.00004805718,0.0003499342,0.00004665171,0.0001997119,0.00002204876,0.0001270101,2.478807e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000009935849,"about_ca_system_score_gemma":0.0000379729,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001653675,"about_ca_topic_score_gemma":0.0002169473,"domain_scores_codex":[0.9991218,0.00004057536,0.0002024168,0.0003727034,0.00009230913,0.000170176],"domain_scores_gemma":[0.9992926,0.0001332266,0.00004604569,0.0004038534,0.00006657808,0.00005766415],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000161436,0.0001812814,0.0001030208,0.00009765659,0.0001261212,0.000001025003,0.001662565,0.6240181,0.0002900049,0.01864684,0.0003403375,0.3543717],"study_design_scores_gemma":[0.003020311,0.0001603058,0.0008649403,0.00002807173,0.00008489616,0.00001047559,0.0001688663,0.9679689,0.0004890736,0.01976382,0.007117135,0.0003232019],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001486393,0.00016126,0.9948422,0.002647701,0.0001350536,0.0004887232,0.000127928,0.00008928428,0.00002150968],"genre_scores_gemma":[0.1584432,0.000218476,0.8403766,0.0006668967,0.00001653536,0.00009459684,0.00005693426,0.000009210488,0.0001175793],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.3540485,"threshold_uncertainty_score":0.5553702,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}