{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":90,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":90,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"f16742ec078a","filters":{"venue":"ACM Transactions on Reconfigurable Technology and Systems"}},"results":[{"id":"W2005602803","doi":"10.1145/2617593","title":"VTR 7.0","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":362,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of New Brunswick; University of British Columbia; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Texas Instruments; Semiconductor Research Corporation","keywords":"Computer science; Netlist; Adder; Verilog; Design flow; Computer architecture; Static timing analysis; Field-programmable gate array; Compiler; Routing (electronic design automation); Embedded system; Electronic design automation; Electronic circuit; Architecture; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01091939259929031,"gpt":0.2032694107926043,"spread":0.192350018193314,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001727078,0.0001493441,0.0002204168,0.0004536507,0.0001322594,0.00002965606,0.0002030405,0.0003315021,0.00005000022],"category_scores_gemma":[0.00001499023,0.0001426099,0.00003308242,0.0002907206,0.0000702644,0.00007400882,0.000001079243,0.0003103186,0.00008060407],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002168499,"about_ca_system_score_gemma":0.000004287764,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000114676,"about_ca_topic_score_gemma":0.000004772993,"domain_scores_codex":[0.9993156,0.00002465767,0.0001995924,0.0001828525,0.00005726251,0.0002200934],"domain_scores_gemma":[0.9993563,0.00007394087,0.0000203836,0.0004793888,0.00002304967,0.00004695755],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00001439256,0.00006874966,0.0002820407,0.0003120829,0.0001983371,0.000008479079,0.000110543,0.004666308,0.02856763,0.02711511,0.002358809,0.9362975],"study_design_scores_gemma":[0.001915451,0.001343444,0.0003337314,0.0007017879,0.0001680161,0.0009789389,0.001162349,0.1088449,0.4798623,0.06038823,0.3421101,0.002190828],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.05421798,0.001892951,0.8906686,0.0006301847,0.001050373,0.0005089177,0.00001757774,0.006704004,0.04430946],"genre_scores_gemma":[0.9980326,0.0002903655,0.0006097318,0.00002764166,0.0000211753,0.0001377155,0.000001282914,0.00002561898,0.0008538351],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9438146,"threshold_uncertainty_score":0.5815462,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3033033241","doi":"10.1145/3388617","title":"VTR 8","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":293,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of New Brunswick; University of Toronto","funders":"New Brunswick Innovation Foundation; Semiconductor Research Corporation","keywords":"Computer science; Field-programmable gate array; Verilog; Routing (electronic design automation); Embedded system; Computer architecture; Process (computing); Footprint; Implementation; Design flow; Memory footprint; CAD; Electronic design automation; Computer hardware; Operating system; Software engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.02123967216127599,"gpt":0.2098367586667318,"spread":0.1885970865054558,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006412454,0.0001440863,0.0002173469,0.0002343,0.0001023491,0.00002743022,0.0002064738,0.0002880804,0.00007996885],"category_scores_gemma":[0.00001273083,0.0001408609,0.00003400012,0.000386439,0.00005793764,0.00007970641,0.000001300852,0.0003469572,0.0000967754],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000166414,"about_ca_system_score_gemma":0.000006488265,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000059984,"about_ca_topic_score_gemma":0.000001482918,"domain_scores_codex":[0.9993493,0.00001463148,0.0001962939,0.0001908531,0.00005560389,0.0001933492],"domain_scores_gemma":[0.9995599,0.00003888609,0.00001823093,0.0002898506,0.00001971162,0.00007336726],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00006323887,0.0001066876,0.0004956776,0.000983078,0.0005884796,0.00009189886,0.0007807845,0.01134523,0.1216425,0.01643923,0.01075937,0.8367039],"study_design_scores_gemma":[0.001858482,0.001561653,0.0001340717,0.0004331431,0.0001754144,0.0006082713,0.002956776,0.09137698,0.6512625,0.0117706,0.2358291,0.002033],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06466382,0.006737002,0.8749754,0.006157776,0.0009886749,0.001092343,0.00007121055,0.01356607,0.03174773],"genre_scores_gemma":[0.9985615,0.0004600487,0.0004854608,0.00009798873,0.00002288574,0.0001080078,0.000001386975,0.00002516547,0.0002375286],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9338977,"threshold_uncertainty_score":0.574414,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4210258659","doi":"10.1145/3506713","title":"The Future of FPGA Acceleration in Datacenters and the Cloud","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":143,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Cloud computing; Field-programmable gate array; Scalability; Virtualization; Reconfigurable computing; Computer architecture; Embedded system; Architecture; Distributed computing; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01062091786326634,"gpt":0.2158365839956953,"spread":0.205215666132429,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006153171,0.00009990825,0.0001915146,0.0002061996,0.0009991309,0.00007781388,0.0007233524,0.00007380915,0.000009123446],"category_scores_gemma":[0.00001696728,0.0000639216,0.00003573426,0.0007535296,0.0002263366,0.0001893984,0.00003365378,0.0005006242,0.00000166296],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003254334,"about_ca_system_score_gemma":0.00003452816,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001043387,"about_ca_topic_score_gemma":0.0001236655,"domain_scores_codex":[0.9989704,0.0002066306,0.0002519667,0.0002622655,0.0001343646,0.000174305],"domain_scores_gemma":[0.9988335,0.0002992408,0.00009470191,0.0007147343,0.00003523752,0.00002262974],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.000196017,0.0001680249,0.0001665139,0.00004143783,0.00008983153,0.000004418209,0.0007987943,0.001104097,0.0002843521,0.7856601,0.0005130813,0.2109733],"study_design_scores_gemma":[0.009446696,0.001442863,0.001539399,0.0001525231,0.0001109908,0.0006982777,0.02749437,0.08888057,0.004764766,0.2381749,0.6263445,0.0009501276],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.406659,0.03472911,0.3595381,0.1717285,0.01482166,0.005178417,0.0002776717,0.001066721,0.006000797],"genre_scores_gemma":[0.9986117,0.0007245115,0.00005654303,0.00007880897,0.00002568191,0.0002365055,0.000002265187,0.000004229631,0.0002597551],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.6258314,"threshold_uncertainty_score":0.7684608,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2023428606","doi":"10.1145/2629579","title":"Timing-Driven Titan","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":98,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Texas Instruments","keywords":"Stratix; Field-programmable gate array; Computer science; Titan (rocket family); Benchmark (surveying); Parallel computing; Computer architecture; Architecture; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.03874766694699842,"gpt":0.2399423007596565,"spread":0.2011946338126581,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001396408,0.0001532123,0.0002210113,0.0004554969,0.00008978477,0.00003189329,0.0002150453,0.0003340421,0.00003144263],"category_scores_gemma":[0.00001509073,0.00014814,0.00003000099,0.0003215007,0.00006971294,0.0001024126,0.000001646955,0.0003065861,0.0001063473],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005470674,"about_ca_system_score_gemma":0.00001452809,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001510356,"about_ca_topic_score_gemma":0.000007287936,"domain_scores_codex":[0.9992979,0.00001941672,0.0002033426,0.0001803088,0.00007732939,0.0002217402],"domain_scores_gemma":[0.9993794,0.00003681384,0.0000228028,0.0004307697,0.00004440894,0.00008581849],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001186033,0.0004139734,0.00193704,0.0008981314,0.001229506,0.000215925,0.001701554,0.05687067,0.04822657,0.03350738,0.04708743,0.8077932],"study_design_scores_gemma":[0.004501792,0.002870094,0.0001895287,0.001221033,0.00036553,0.002763259,0.008919503,0.1830355,0.3665639,0.05008023,0.375773,0.003716732],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1199193,0.00747653,0.7601476,0.001602375,0.002925149,0.001507568,0.00009474461,0.01418588,0.09214085],"genre_scores_gemma":[0.9974933,0.0001974733,0.001048484,0.00001772515,0.00001978962,0.0001324692,0.000002587888,0.00002769892,0.0010605],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.877574,"threshold_uncertainty_score":0.6040975,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2014316444","doi":"10.1145/2068716.2068718","title":"VPR 5.0","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":70,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of New Brunswick; University of Toronto","funders":"","keywords":"Computer science; Logic block; Computer architecture; Routing (electronic design automation); Field-programmable gate array; Robustness (evolution); Granularity; Architecture; Block (permutation group theory); Software; Key (lock); Embedded system; Computer engineering; Distributed computing; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02815876805467116,"gpt":0.2066578639327918,"spread":0.1784990958781207,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001095575,0.0001503438,0.000202076,0.0004879705,0.0001122372,0.00001540133,0.0002184392,0.0003358616,0.0001583287],"category_scores_gemma":[0.000006109497,0.0001435323,0.00003377945,0.0003076027,0.00007919647,0.00009357664,0.000001180371,0.0003043602,0.00008585497],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002117358,"about_ca_system_score_gemma":0.000005796888,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002849127,"about_ca_topic_score_gemma":0.000005927901,"domain_scores_codex":[0.9993336,0.00001543905,0.0002042062,0.0001756237,0.00004897451,0.0002221848],"domain_scores_gemma":[0.9994226,0.00002842986,0.00002061855,0.0004575275,0.00002366485,0.00004713342],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00006588856,0.0002826028,0.001157959,0.0005838305,0.0006902947,0.0001013897,0.00120927,0.0007272207,0.04099264,0.0425451,0.003328164,0.9083157],"study_design_scores_gemma":[0.001335886,0.00119268,0.0006901355,0.0005241015,0.0001758483,0.001247827,0.002736849,0.009417679,0.8811238,0.05427881,0.04549074,0.00178564],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1357331,0.006269759,0.6631701,0.0002968402,0.002071699,0.001234496,0.00005399675,0.0135518,0.1776182],"genre_scores_gemma":[0.9974106,0.0004921768,0.001080215,0.0000151661,0.00001008092,0.0001642249,8.749693e-7,0.00002584679,0.000800812],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.90653,"threshold_uncertainty_score":0.5853077,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2903688003","doi":"10.1145/3242898","title":"You Cannot Improve What You Do not Measure","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Application-specific integrated circuit; Field-programmable gate array; Computer science; Reconfigurability; Convolutional neural network; Digital signal processing; Embedded system; Computer architecture; Ranging; Block (permutation group theory); FPGA prototype; Computer hardware; Computer engineering; Artificial intelligence","retraction":null,"screen_n_in":null,"score":{"opus":0.02077787623496065,"gpt":0.2497905922941679,"spread":0.2290127160592073,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002895825,0.0002485596,0.0003126927,0.0004488229,0.0006969423,0.0002587465,0.001167252,0.0003708452,0.00002483938],"category_scores_gemma":[0.00003635651,0.0002309301,0.00005691976,0.001163325,0.0003206879,0.0008265608,0.00001740762,0.0004817547,0.0001712197],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006392358,"about_ca_system_score_gemma":0.00005174386,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003536026,"about_ca_topic_score_gemma":0.00004068958,"domain_scores_codex":[0.9981325,0.00006261797,0.000394115,0.00077386,0.0001878338,0.0004491238],"domain_scores_gemma":[0.9976057,0.0001385075,0.0001572371,0.001780991,0.0002079585,0.0001095503],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00003349419,0.0000989756,0.00003815657,0.00003184858,0.00009409254,0.00000906767,0.0002633746,0.0002965998,0.0171355,0.05636111,0.0003394409,0.9252983],"study_design_scores_gemma":[0.004120325,0.003398682,0.0002855023,0.001160238,0.0002084434,0.002170804,0.005598771,0.05527043,0.515485,0.09719478,0.3117019,0.003405133],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0159279,0.002228038,0.9571178,0.01774076,0.002665934,0.001029049,0.00002434683,0.001502591,0.001763583],"genre_scores_gemma":[0.9926664,0.0004630044,0.004095944,0.0003365195,0.00008865601,0.0004003375,0.000001430819,0.00002158459,0.001926109],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9767385,"threshold_uncertainty_score":0.9417055,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2167897136","doi":"10.1145/1534916.1534922","title":"Vector Processing as a Soft Processor Accelerator","year":2009,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":68,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Field-programmable gate array; Scalability; Speedup; Programmer; Vector processor; Register file; Software; Processor design; Computer hardware; Embedded system; Computer architecture; Parallel computing; Instruction set; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01866993559610271,"gpt":0.2621440432737184,"spread":0.2434741076776157,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002233061,0.0002042836,0.0002763949,0.0005958731,0.0005011341,0.0002597448,0.0008452014,0.0002991333,0.00001078264],"category_scores_gemma":[0.00004885806,0.0001876912,0.00003998892,0.001025333,0.00006437135,0.0003963603,0.000006068543,0.0003511276,0.00003342411],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003429671,"about_ca_system_score_gemma":0.0001074044,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000009571451,"about_ca_topic_score_gemma":0.000001115525,"domain_scores_codex":[0.9986682,0.00004400605,0.0003175911,0.0005082736,0.0001425102,0.0003194413],"domain_scores_gemma":[0.9989519,0.00005292168,0.0001334116,0.0006372366,0.0001458446,0.00007867676],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00003342371,0.0002840741,0.00005440624,0.0001087598,0.00004563001,0.00002495431,0.0004535118,0.002733213,0.002761743,0.03091565,0.0004224713,0.9621621],"study_design_scores_gemma":[0.003542819,0.005088031,0.0006590174,0.001922105,0.0001098907,0.002965185,0.00112811,0.6011111,0.2094761,0.1388849,0.03178772,0.003325036],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00737116,0.001288655,0.9802308,0.005033222,0.0001962268,0.000389894,0.000001876458,0.002705569,0.002782588],"genre_scores_gemma":[0.9831517,0.00009002683,0.01523816,0.0003231088,0.00001875158,0.00008532545,8.576484e-7,0.00001005433,0.001082022],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9757805,"threshold_uncertainty_score":0.7653826,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2911751195","doi":"10.1145/3301298","title":"COFFE 2","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":62,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Lookup table; Block (permutation group theory); Embedded system; Computer architecture; Interface (matter); Computer hardware; Parallel computing; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.009955210054345838,"gpt":0.2020108655535977,"spread":0.1920556554992519,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000109361,0.0001463925,0.0002308671,0.0004531491,0.00007597783,0.00002693847,0.0001987859,0.0003304955,0.0001821838],"category_scores_gemma":[0.000004813191,0.0001400674,0.00003427154,0.0003114746,0.00004505374,0.00008909716,0.000001175026,0.0003247182,0.0002939869],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000280031,"about_ca_system_score_gemma":0.000006653786,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000010398,"about_ca_topic_score_gemma":0.000002526596,"domain_scores_codex":[0.9993297,0.0000148726,0.0001905202,0.0001889955,0.00006053164,0.0002153339],"domain_scores_gemma":[0.9993651,0.00005626985,0.00002010561,0.0004973747,0.00002237271,0.00003877772],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00007078728,0.0002193291,0.003727919,0.001431427,0.0008397597,0.00005110801,0.0003745695,0.01510089,0.1978847,0.03928079,0.006415865,0.7346029],"study_design_scores_gemma":[0.00296334,0.001735709,0.0006868807,0.001085245,0.0001680423,0.001314839,0.002814981,0.05708344,0.6542261,0.02440107,0.2508923,0.002628089],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6526063,0.007165462,0.2189596,0.0009675942,0.003460394,0.002164614,0.00007058102,0.01240221,0.1022033],"genre_scores_gemma":[0.9967395,0.0003786387,0.0002710804,0.00002226381,0.00001026321,0.0001127324,0.000001669894,0.00002562233,0.002438244],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.7319748,"threshold_uncertainty_score":0.5711781,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2032195315","doi":"10.1145/1839480.1839486","title":"VFloat","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":51,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Advanced Micro Devices (Canada)","funders":"Division of Engineering Education and Centers","keywords":"Computer science; Floating point; Double-precision floating-point format; Variable (mathematics); Computer hardware; Point (geometry); Implementation; Range (aeronautics); Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.01659433051528137,"gpt":0.2598416499404852,"spread":0.2432473194252038,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002919123,0.0001331812,0.000214149,0.0003584174,0.0002775039,0.00009536556,0.0007349128,0.0002694483,0.00004193459],"category_scores_gemma":[0.00004825065,0.0001109968,0.00004142434,0.0006458443,0.0001239563,0.0001858871,0.000007112991,0.0006128765,0.00007694745],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000007693367,"about_ca_system_score_gemma":0.00002100121,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003146189,"about_ca_topic_score_gemma":0.00000574864,"domain_scores_codex":[0.9990273,0.00004497229,0.0002035207,0.0003753753,0.00009259353,0.0002562904],"domain_scores_gemma":[0.9987208,0.0001709019,0.00005540531,0.0009224943,0.00004724673,0.00008314749],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.000002774015,0.00006016564,0.0000680002,0.00001329693,0.00002574794,0.000009878489,0.00003286113,0.00001808038,0.01273841,0.1058854,0.00004953276,0.8810958],"study_design_scores_gemma":[0.002434426,0.001591967,0.0008775898,0.0002103202,0.00007093736,0.002881642,0.0008550925,0.07550412,0.2121052,0.394401,0.3070124,0.002055284],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01273016,0.0002091125,0.9769965,0.004318716,0.002065691,0.0001856777,0.000003927195,0.000619805,0.002870427],"genre_scores_gemma":[0.8868102,0.00006492616,0.1111437,0.0001213651,0.0000353895,0.00009721992,2.846319e-7,0.00001046124,0.001716381],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8790405,"threshold_uncertainty_score":0.452632,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3200826900","doi":"10.1145/3469660","title":"Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; Software; Computer architecture; Memory hierarchy; Compiler; Programming paradigm; Flexibility (engineering); Embedded system; Reconfigurable computing; Hardware acceleration; Software engineering; Parallel computing; Operating system; Programming language","retraction":null,"screen_n_in":null,"score":{"opus":0.02063966463218597,"gpt":0.248343657031963,"spread":0.227703992399777,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003657344,0.0002386969,0.000417102,0.0003988837,0.0005262347,0.0003648815,0.0002909733,0.0004359393,0.000004761091],"category_scores_gemma":[0.0001172159,0.0002272223,0.00004272037,0.00058203,0.0001136738,0.0003904752,0.00001470104,0.0002713975,0.000001905421],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004479816,"about_ca_system_score_gemma":0.00008997497,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000199933,"about_ca_topic_score_gemma":0.00002538207,"domain_scores_codex":[0.9983161,0.00009289117,0.0003740164,0.000703207,0.0001236818,0.0003900817],"domain_scores_gemma":[0.9983783,0.000415421,0.00013166,0.0007736557,0.0002001888,0.0001007871],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00002610507,0.0001330427,0.0007177693,0.0006710274,0.0001646771,0.00002897813,0.0004730097,0.000007643025,0.003042809,0.06881232,0.0001402656,0.9257824],"study_design_scores_gemma":[0.005458836,0.003324604,0.001491758,0.002322749,0.0004408846,0.006952962,0.0092444,0.008913708,0.6709114,0.09988707,0.1873294,0.0037222],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.0167227,0.007940239,0.9659058,0.004844781,0.0006296824,0.001794105,0.00002783642,0.00187604,0.0002588117],"genre_scores_gemma":[0.8859566,0.001099379,0.110382,0.00006065682,0.00006129313,0.001841803,0.000003073059,0.00002846256,0.0005667156],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9220601,"threshold_uncertainty_score":0.9265856,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4226340880","doi":"10.1145/3514253","title":"SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Memory and Neural Computing","field":"Engineering","cited_by":44,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Spiking neural network; Asynchronous communication; Field-programmable gate array; Scalability; Parallel computing; Quantization (signal processing); Encoding (memory); Computation; Artificial neural network; Embedded system; Artificial intelligence; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.03839060559782862,"gpt":0.2625630818105383,"spread":0.2241724762127097,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003317568,0.000204814,0.0002653187,0.000336293,0.001136331,0.00005018444,0.0001843417,0.0001259681,0.00003983696],"category_scores_gemma":[0.00002933861,0.0002172246,0.00003346596,0.0004142064,0.00004878265,0.0001125971,0.0000111454,0.001012193,0.000001837432],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005686293,"about_ca_system_score_gemma":0.000005538409,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000004914673,"about_ca_topic_score_gemma":0.000002401229,"domain_scores_codex":[0.9988362,0.00008048321,0.0003036031,0.0003322283,0.000114483,0.0003330396],"domain_scores_gemma":[0.9992726,0.0002795898,0.00006375487,0.0003160127,0.00001839398,0.00004958906],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001644202,0.000009827309,0.00004981574,0.00003972828,0.00002637214,0.00001216067,0.00005676841,0.8338017,0.003433786,0.000331088,0.000007153449,0.1622151],"study_design_scores_gemma":[0.0004371653,0.0004698787,0.0000391243,0.00009713333,0.00002483366,0.0004787854,0.001272875,0.9913824,0.004690086,0.0004352666,0.0003771041,0.0002953621],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.974001,0.001878858,0.02065553,0.0002440076,0.001072522,0.0003839246,0.000006976825,0.0009272528,0.0008299089],"genre_scores_gemma":[0.9992768,0.00006697519,0.0002192294,0.00006862493,0.00004339975,0.0001498931,0.0000022037,0.00003301556,0.0001398819],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.1619198,"threshold_uncertainty_score":0.8858163,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4386830976","doi":"10.1145/3609335","title":"TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; National Institutes of Health; National Science Foundation","keywords":"Dataflow; Computer science; Field-programmable gate array; Scalability; Task (project management); Computer architecture; Floorplan; Parallel computing; Embedded system; High-level synthesis; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.0357738042739417,"gpt":0.2829732198478841,"spread":0.2471994155739424,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006130952,0.0002422694,0.0005032931,0.0006987609,0.0003117344,0.0001205388,0.0006149153,0.0003790682,0.000001425741],"category_scores_gemma":[0.00007981479,0.0002103098,0.0000440899,0.001102779,0.0001925027,0.0003999104,0.00001151649,0.0002986011,0.000004177113],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003019383,"about_ca_system_score_gemma":0.00006149278,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002402075,"about_ca_topic_score_gemma":0.000002675902,"domain_scores_codex":[0.9983132,0.0001115153,0.0003759791,0.0006239558,0.00018415,0.0003911662],"domain_scores_gemma":[0.9979382,0.0006732644,0.0002122816,0.0009659286,0.0001380882,0.00007228783],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005268501,0.0008141921,0.0004405549,0.002430802,0.0009600314,0.00005025112,0.003937816,0.4298743,0.01365886,0.1508632,0.0009329857,0.3955101],"study_design_scores_gemma":[0.0007593137,0.001353355,0.000007361263,0.0006167443,0.00005679907,0.0001640719,0.000495403,0.9397473,0.02024397,0.03573864,0.0004202404,0.0003968205],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003472186,0.0002633415,0.9927402,0.0004276897,0.00008784917,0.001690413,0.00002618823,0.001243368,0.00004877578],"genre_scores_gemma":[0.6109537,0.00009904178,0.387664,0.00001161741,0.0000128834,0.001070903,0.000006908222,0.00002635723,0.000154582],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.6074815,"threshold_uncertainty_score":0.8576182,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2159844683","doi":"10.1145/2133352.2133358","title":"Portable and scalable FPGA-based acceleration of a direct linear system solver","year":2012,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Stratix; Field-programmable gate array; Scalability; Embedded system; Software; FPGA prototype; Parallel computing; Computer hardware; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02183636503508206,"gpt":0.2458732791999477,"spread":0.2240369141648656,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005195037,0.0001594916,0.0003243854,0.0005511467,0.0002790147,0.00005639689,0.0003308552,0.0002644295,0.000006700865],"category_scores_gemma":[0.00002538169,0.0001470691,0.000037004,0.0005699214,0.00008669269,0.0003562079,0.000008850305,0.0001874776,0.000006405713],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000320319,"about_ca_system_score_gemma":0.00004010713,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008728007,"about_ca_topic_score_gemma":0.000002429062,"domain_scores_codex":[0.9988587,0.00007873564,0.0003637635,0.0002973263,0.0001194734,0.0002820088],"domain_scores_gemma":[0.9989094,0.0001260462,0.0001691068,0.0006097641,0.0001097597,0.00007592386],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003693681,0.003218101,0.02745306,0.005668725,0.001300282,0.00004439599,0.002339379,0.1988188,0.03492545,0.2784392,0.003277858,0.4441454],"study_design_scores_gemma":[0.001104511,0.0005378452,0.0003496755,0.0006383481,0.00006990967,0.0002395666,0.0004902672,0.7149149,0.2771506,0.0004321509,0.00343401,0.0006381438],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02558073,0.001390912,0.9682059,0.0003029483,0.0003343845,0.0003424066,0.000007820376,0.0009650611,0.002869824],"genre_scores_gemma":[0.9741675,0.00007399784,0.02512493,0.00002760097,0.00001476539,0.0000729345,0.0000019895,0.00001049863,0.0005058008],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9485868,"threshold_uncertainty_score":0.5997303,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3033506121","doi":"10.1145/3393668","title":"FPGA Logic Block Architectures for Efficient Deep Learning Inference","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Engineering and Physical Sciences Research Council","keywords":"Computer science; Adder; Lookup table; Logic block; Field-programmable gate array; Single-precision floating-point format; Critical path method; Parallel computing; Reduction (mathematics); Multiplier (economics); Floating point; Computer hardware; Block (permutation group theory); Computer engineering; Algorithm; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.01796500708939768,"gpt":0.2233346015277115,"spread":0.2053695944383138,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001295282,0.000229679,0.0003194649,0.0003657905,0.0002678353,0.00004131727,0.0002901721,0.0003139036,0.00003162994],"category_scores_gemma":[0.00007721889,0.0002119273,0.00005602558,0.0004753995,0.00008820462,0.0000279276,0.00000303189,0.000593311,0.00005390668],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003444847,"about_ca_system_score_gemma":0.00001360983,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000005460064,"about_ca_topic_score_gemma":0.000005054509,"domain_scores_codex":[0.9989116,0.00002806382,0.0002960964,0.0003135641,0.00008978161,0.000360939],"domain_scores_gemma":[0.999308,0.0002186848,0.00004537226,0.0002965633,0.00004391437,0.00008748802],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002731416,0.00001874094,0.00009411347,0.0002583621,0.00008559415,0.000003705206,0.000330083,0.9534995,0.004609098,0.0003693022,0.0000285064,0.04067567],"study_design_scores_gemma":[0.001228202,0.0009362993,0.000106692,0.0001799178,0.00008536477,0.00011586,0.001138969,0.9188374,0.06622729,0.0007655079,0.009690869,0.0006875659],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.4734359,0.002474282,0.5174192,0.001216577,0.000687357,0.00102522,0.00002181225,0.002547318,0.001172342],"genre_scores_gemma":[0.9986792,0.0001144284,0.0006874209,0.00005261554,0.00003124349,0.0002886621,0.000002349321,0.00003537922,0.0001086709],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.5252433,"threshold_uncertainty_score":0.8642144,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1982516565","doi":"10.1145/1862648.1862652","title":"MPI as a Programming Model for High-Performance Reconfigurable Computers","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"High Performance Research Computing, Texas A and M University","keywords":"Computer science; Software portability; Computer architecture; Programming paradigm; Usability; x86; Supercomputer; Field-programmable gate array; Software; Parallel computing; Embedded system; Programming language; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01819585152449419,"gpt":0.2485739064517128,"spread":0.2303780549272186,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005103191,0.0002678133,0.0003679826,0.0007222755,0.0006925036,0.0002270202,0.001118913,0.0004585179,0.000007195197],"category_scores_gemma":[0.00005238128,0.0002602565,0.00006138397,0.0006550099,0.0001393397,0.00053156,0.00001081308,0.0005996386,0.00002100313],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002887643,"about_ca_system_score_gemma":0.00009506756,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003920185,"about_ca_topic_score_gemma":0.000008557437,"domain_scores_codex":[0.9982517,0.00003359617,0.0004396031,0.0006592424,0.0001367726,0.0004790482],"domain_scores_gemma":[0.9982565,0.000194444,0.0001783422,0.001077486,0.0001907091,0.000102542],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00005637839,0.0002425274,0.00008615958,0.0002119471,0.000136906,0.000005265935,0.0002958191,0.1019711,0.003477706,0.1819609,0.0005352153,0.7110201],"study_design_scores_gemma":[0.00057497,0.000389109,0.00001164795,0.0001062795,0.00001548186,0.0001813177,0.00003741616,0.9622009,0.02313014,0.009125479,0.003857163,0.0003701074],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03943972,0.00009918107,0.9540217,0.00185286,0.0009355784,0.0008154553,0.0000072782,0.001892939,0.0009352751],"genre_scores_gemma":[0.8181999,0.0001041001,0.1796208,0.0001363734,0.00002152331,0.0004484752,0.000003846191,0.00002044826,0.001444437],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8602297,"threshold_uncertainty_score":0.999985,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1884563702","doi":"10.1145/2629547","title":"The Effect of Compiler Optimizations on High-Level Synthesis-Generated Hardware","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Compiler; Computer science; Undo; Field-programmable gate array; Optimizing compiler; High-level synthesis; Parallel computing; Interprocedural optimization; Profiling (computer programming); Embedded system; Loop optimization; Computer hardware; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.0359853048684769,"gpt":0.2535266006948906,"spread":0.2175412958264137,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001123327,0.0002565848,0.0004789626,0.000587607,0.0004599126,0.0001206031,0.001245818,0.0003854931,0.000005610537],"category_scores_gemma":[0.0002681427,0.0001764088,0.00006655153,0.0009534172,0.0002084363,0.0001841601,0.00001298134,0.0003760414,0.00003497771],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007671626,"about_ca_system_score_gemma":0.0000694124,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00009413331,"about_ca_topic_score_gemma":0.00001595572,"domain_scores_codex":[0.9979787,0.000504834,0.000512708,0.0004440724,0.0002527423,0.0003069345],"domain_scores_gemma":[0.9967025,0.001167103,0.0002255507,0.001580933,0.0002295327,0.00009436605],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007045934,0.0006594082,0.001112434,0.00071178,0.00179527,0.00008968608,0.0009912861,0.09196287,0.01679086,0.4485137,0.01927081,0.4173973],"study_design_scores_gemma":[0.001796928,0.004037561,0.00007815085,0.000927598,0.0001232363,0.0004076857,0.0005573222,0.05660118,0.9217119,0.005891517,0.007004361,0.0008625136],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01442733,0.0009164642,0.975675,0.00242628,0.001269384,0.001352018,0.00006417981,0.001410353,0.002458917],"genre_scores_gemma":[0.994011,0.00007916344,0.004172085,0.0000214573,0.00001559985,0.0006377428,0.000002315661,0.00002153563,0.001039103],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9795837,"threshold_uncertainty_score":0.7193742,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2600117321","doi":"10.1145/3027486","title":"Hoplite","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Crossbar switch; Field-programmable gate array; Router; Lookup table; Deflection routing; Overlay; Embedded system; Network packet; Network on a chip; Parallel computing; Computer network; Computer hardware; Routing protocol; Operating system; Static routing","retraction":null,"screen_n_in":null,"score":{"opus":0.02379175957558909,"gpt":0.2533314913989391,"spread":0.22953973182335,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0003691971,0.0001642653,0.0002747651,0.0003988365,0.001394485,0.0005421131,0.001439434,0.0003057634,0.00002438314],"category_scores_gemma":[0.00004385062,0.0001447361,0.0000619154,0.0001817766,0.0001404542,0.0004736445,0.00001491729,0.0003359081,0.0001146636],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000275036,"about_ca_system_score_gemma":0.00002252613,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001174269,"about_ca_topic_score_gemma":0.00003407848,"domain_scores_codex":[0.9988084,0.00004947094,0.0002903211,0.0004491576,0.0001087342,0.0002939093],"domain_scores_gemma":[0.9973964,0.00008143549,0.0001832017,0.002184591,0.00008405175,0.00007030895],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00002659532,0.0001281589,0.001223808,0.00009650676,0.0002311598,0.00006116411,0.0002947262,0.0006831748,0.001119995,0.5216255,0.001347947,0.4731613],"study_design_scores_gemma":[0.006373805,0.002708855,0.005205296,0.002148218,0.0001397258,0.006415337,0.003073785,0.2783163,0.02922238,0.136621,0.5259625,0.003812707],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02270073,0.0009418812,0.9358558,0.008210815,0.004894489,0.0004729861,0.000008070746,0.0008876258,0.02602759],"genre_scores_gemma":[0.9925033,0.000121207,0.0006182033,0.00007370269,0.00004682067,0.000109707,3.396448e-7,0.000009757024,0.006516921],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9698026,"threshold_uncertainty_score":0.9999056,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2137545744","doi":"10.1145/2629629","title":"Composing Multi-Ported Memories on FPGAs","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Data Storage Technologies","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Porting; Field-programmable gate array; Computer science; Block (permutation group theory); Logic block; Embedded system; Construct (python library); Computer architecture; Parallel computing; Computer hardware; Operating system; Programming language; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02717674377287044,"gpt":0.2572444427445407,"spread":0.2300676989716703,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003060303,0.0002746586,0.0003982916,0.0009026387,0.0005521714,0.0001198068,0.001304758,0.0004079919,0.000008208042],"category_scores_gemma":[0.000158699,0.0002504329,0.0000468924,0.0008689407,0.0003240478,0.0004154779,0.00002382661,0.0005992893,0.00008466888],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005975908,"about_ca_system_score_gemma":0.00002175791,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002291435,"about_ca_topic_score_gemma":0.00001787364,"domain_scores_codex":[0.9983095,0.00007455102,0.0003694399,0.0006843983,0.0001587089,0.0004033916],"domain_scores_gemma":[0.997481,0.0002868051,0.0001595451,0.00193465,0.00007572967,0.00006219691],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00004039297,0.0003235034,0.0001893352,0.0001034131,0.000152285,0.00004671488,0.0001998301,0.005911004,0.008522774,0.2657195,0.0002690535,0.7185222],"study_design_scores_gemma":[0.0059797,0.004032053,0.0006514573,0.001291101,0.0001316197,0.001939507,0.003538851,0.2783459,0.4764802,0.1237442,0.1005586,0.003306798],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01334953,0.0003455709,0.978415,0.002734059,0.0008259168,0.0003420796,0.00001501902,0.002908768,0.001064095],"genre_scores_gemma":[0.9634155,0.00009406773,0.03569373,0.0001222177,0.00001264452,0.0001149948,0.000003525065,0.00001863198,0.0005246883],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.950066,"threshold_uncertainty_score":0.9999948,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4295943008","doi":"10.1145/3561515","title":"A Survey on FPGA Cybersecurity Design Strategies","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Université Laval","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Embedded system; FPGA prototype; Reconfigurable computing; Computer security; Software; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.03513967950510415,"gpt":0.2453354578973972,"spread":0.210195778392293,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.0009342982,0.0002578033,0.0003772898,0.0007172091,0.001421127,0.000192545,0.001130777,0.0001888117,0.0001157228],"category_scores_gemma":[0.00005567401,0.0002540557,0.00008180806,0.00156042,0.0001413357,0.0003707563,0.00003134084,0.000968256,0.00006916421],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000118614,"about_ca_system_score_gemma":0.0001716618,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0005405642,"about_ca_topic_score_gemma":0.00009283736,"domain_scores_codex":[0.9976793,0.0005585686,0.0003275101,0.0007069804,0.0002951272,0.0004325239],"domain_scores_gemma":[0.9978616,0.0005968409,0.0001163714,0.001229075,0.00009762806,0.00009843776],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0005338455,0.002990778,0.0002878027,0.0001474822,0.0006780482,0.0001740547,0.001649947,0.0772284,0.001631711,0.7380186,0.008188792,0.1684705],"study_design_scores_gemma":[0.006404129,0.01668675,0.006702914,0.0003672991,0.0002333434,0.001352637,0.01251189,0.1435654,0.02449523,0.643011,0.1394261,0.005243303],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03145427,0.0008093099,0.9546155,0.002983356,0.002426902,0.001083013,0.0002321986,0.001690075,0.004705348],"genre_scores_gemma":[0.9980725,0.00006068315,0.0004719718,0.0001375924,0.00001822256,0.0004206835,0.000009405173,0.00001506261,0.0007938722],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9666182,"threshold_uncertainty_score":0.9999912,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2026844540","doi":"10.1145/2629442","title":"Networks-on-Chip for FPGAs","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Field-programmable gate array; Interconnection; Embedded system; Network on a chip; System on a chip; Bandwidth (computing); Overhead (engineering); Floorplan; Computer hardware; Computer network","retraction":null,"screen_n_in":null,"score":{"opus":0.01818548341174783,"gpt":0.2333401496597539,"spread":0.2151546662480061,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006905399,0.0002240567,0.0003719997,0.0005150485,0.0005410122,0.0001602762,0.0007298188,0.0004058531,0.00001305922],"category_scores_gemma":[0.00005772467,0.0001952215,0.0001013837,0.0004987731,0.00007381781,0.000161677,0.000005697852,0.0003512641,0.00004497399],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003499349,"about_ca_system_score_gemma":0.00001611135,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002454885,"about_ca_topic_score_gemma":0.00001956352,"domain_scores_codex":[0.9983979,0.0001155133,0.0003989246,0.0005683803,0.0001088167,0.0004104189],"domain_scores_gemma":[0.9980573,0.0005558,0.0001302004,0.001064259,0.0001083929,0.00008405651],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006040848,0.0001269709,0.00007763773,0.00009785616,0.0001559795,0.000003397367,0.0001131905,0.05157147,0.0001744139,0.6794636,0.00270478,0.2654503],"study_design_scores_gemma":[0.001239017,0.001352871,0.00003570104,0.0003320264,0.00002528647,0.0002899485,0.0002341447,0.8721524,0.001851815,0.01939518,0.102549,0.0005425723],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.003314708,0.000269012,0.985566,0.002456341,0.002936903,0.0005696468,0.00000464901,0.0006063867,0.004276392],"genre_scores_gemma":[0.9951119,0.0000483833,0.001154057,0.0003030739,0.0001343216,0.0004467257,0.000001611939,0.00001896044,0.002780934],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9917972,"threshold_uncertainty_score":0.7960904,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2524901373","doi":"10.1145/2964910","title":"Acceleration of k-Means Algorithm Using Altera SDK for OpenCL","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Error Correcting Code Techniques","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Cluster analysis; Field-programmable gate array; Acceleration; Parallel computing; Throughput; Cluster (spacecraft); Hardware acceleration; Power consumption; Dimension (graph theory); Algorithm; Computational science; Power (physics); Embedded system; Artificial intelligence; Operating system; Wireless","retraction":null,"screen_n_in":null,"score":{"opus":0.04420405884421208,"gpt":0.289629587082721,"spread":0.2454255282385089,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004172811,0.0001574588,0.0002908368,0.0006206126,0.0002447914,0.00005073459,0.0007264336,0.0002616692,0.000009245243],"category_scores_gemma":[0.00006155221,0.0001228519,0.00005993133,0.000464663,0.00009534645,0.0004351027,0.00001038548,0.0001377355,0.000004114008],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005934363,"about_ca_system_score_gemma":0.00005416249,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000733829,"about_ca_topic_score_gemma":0.00001462025,"domain_scores_codex":[0.9987811,0.00005384176,0.0003942118,0.0004170862,0.0001043868,0.000249312],"domain_scores_gemma":[0.9984859,0.0002818731,0.0001851366,0.0008296109,0.0001787238,0.00003876029],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00001495476,0.0000777918,0.00008968523,0.00006548758,0.00006415371,0.000002304383,0.0001412887,0.0001505891,0.07233055,0.01562255,0.00006428792,0.9113764],"study_design_scores_gemma":[0.001252778,0.001049327,0.0000398441,0.0008152965,0.00005086628,0.0003932179,0.0003150838,0.1726757,0.7884648,0.03135501,0.003016771,0.0005712679],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01070762,0.0001625331,0.9860064,0.001123163,0.0005902639,0.0006013805,0.00002038481,0.0005654109,0.0002228009],"genre_scores_gemma":[0.8619913,0.00006499941,0.1372871,0.00002522078,0.00001637469,0.0001769962,5.890827e-7,0.00001476562,0.0004226403],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9108051,"threshold_uncertainty_score":0.5009757,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2604877941","doi":"10.1145/3024063","title":"Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Verilog; Computer science; FPGA prototype; Bitstream; Embedded system; Routing (electronic design automation); Application-specific integrated circuit; Standard cell; Reconfigurable computing; Computer architecture; Computer hardware; Integrated circuit; Algorithm; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01299582105880169,"gpt":0.2181481605730295,"spread":0.2051523395142278,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0004660227,0.0002803947,0.0004205105,0.0002579189,0.001319666,0.0002520948,0.0008438416,0.0004360487,0.00006209963],"category_scores_gemma":[0.0000640412,0.0002301604,0.00006230949,0.0002228851,0.0001480102,0.0002079936,0.00000949616,0.0005783578,0.00006679018],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008200329,"about_ca_system_score_gemma":0.00002254857,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001335363,"about_ca_topic_score_gemma":0.00002507061,"domain_scores_codex":[0.9986439,0.00004017791,0.0003354769,0.0003422233,0.0001439237,0.0004942726],"domain_scores_gemma":[0.9982691,0.0001319728,0.00008731586,0.001360145,0.00006064719,0.00009085032],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002039418,0.0002658464,0.001507604,0.001193807,0.0009517697,0.00008096112,0.001110583,0.04537334,0.1586758,0.002427874,0.07290586,0.7153026],"study_design_scores_gemma":[0.0007134262,0.0004428755,0.00004130292,0.0003692809,0.0001284621,0.000117227,0.001675251,0.02724003,0.8335628,0.001887046,0.1328656,0.0009566975],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04988641,0.006110908,0.9019556,0.002552373,0.002057085,0.001859215,0.0005066679,0.003781177,0.03129055],"genre_scores_gemma":[0.9955742,0.0005885174,0.001153996,0.00004088245,0.00002851139,0.0002752437,0.000003158169,0.00005315799,0.002282342],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9456878,"threshold_uncertainty_score":0.9999805,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3013676662","doi":"10.1145/3372491","title":"Feel Free to Interrupt","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Distributed systems and fault tolerance","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Interrupt; Task (project management); Context switch; Debugging; Field-programmable gate array; Context (archaeology); Embedded system; Overhead (engineering); Deadlock; Interface (matter); Distributed computing; Variety (cybernetics); Operating system; Microcontroller","retraction":null,"screen_n_in":null,"score":{"opus":0.02603876257430381,"gpt":0.2409070151388391,"spread":0.2148682525645353,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001619116,0.0001904697,0.0003352391,0.0002954204,0.0002283941,0.0001529987,0.001565395,0.0002372155,0.00002244554],"category_scores_gemma":[0.00007661169,0.0001765686,0.00005384015,0.001084121,0.00005358302,0.0002292872,0.00002420358,0.0003395098,0.0002338088],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002702166,"about_ca_system_score_gemma":0.00002945313,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004760146,"about_ca_topic_score_gemma":0.0000129862,"domain_scores_codex":[0.9985768,0.00004627201,0.0003525397,0.0005682655,0.0001412738,0.0003148458],"domain_scores_gemma":[0.9984439,0.00006317875,0.00007294236,0.001146162,0.00007593845,0.0001979017],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001405962,0.0003525046,0.0005548366,0.0005068625,0.0004534521,0.000178004,0.003092763,0.004701915,0.01259542,0.2528906,0.02606114,0.6984718],"study_design_scores_gemma":[0.004910208,0.003964563,0.0006575656,0.00125677,0.00008190557,0.001174212,0.005219131,0.1043158,0.03765868,0.01482333,0.8231931,0.002744752],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.007608591,0.0005827115,0.9528425,0.03379916,0.000773222,0.0004475524,0.00005497386,0.0008624796,0.003028858],"genre_scores_gemma":[0.9959738,0.00002905387,0.002243267,0.000856524,0.00003039052,0.0001485502,0.000001226932,0.00001147666,0.0007057151],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9883652,"threshold_uncertainty_score":0.7200257,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W3193692689","doi":"10.1145/3465373","title":"A Deep Learning Framework to Predict Routability for FPGA Circuit Placement","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Field-programmable gate array; Overfitting; Convolutional neural network; Deep learning; Process (computing); Computer engineering; Artificial intelligence; Placement; Netlist; Computer architecture; Artificial neural network; Parallel computing; Algorithm; Machine learning; Embedded system; Circuit design; Physical design","retraction":null,"screen_n_in":null,"score":{"opus":0.01829405432440499,"gpt":0.2363576123645851,"spread":0.2180635580401801,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002782542,0.0001978545,0.0003349264,0.0003216719,0.0002464387,0.00005485135,0.0001924637,0.0004878859,0.00009100441],"category_scores_gemma":[0.0001450829,0.0002116255,0.00006948486,0.0004824871,0.0000417741,0.00007105802,0.000003354042,0.0005297302,0.00001918685],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009313539,"about_ca_system_score_gemma":0.00002038765,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006939239,"about_ca_topic_score_gemma":0.00001359503,"domain_scores_codex":[0.9988341,0.00004348603,0.0003279961,0.0003640267,0.00009013661,0.0003402002],"domain_scores_gemma":[0.9989881,0.000263932,0.0000306495,0.0005429611,0.00008731862,0.00008706484],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001167198,0.0003216176,0.001625835,0.001686478,0.0008822755,0.00004094341,0.001486349,0.1904138,0.03117341,0.01271474,0.000638243,0.7588996],"study_design_scores_gemma":[0.003013726,0.003362691,0.0005967937,0.002440828,0.000497814,0.0008874703,0.01420969,0.1384991,0.621602,0.07527906,0.1365202,0.003090548],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01771727,0.001350707,0.9764385,0.0003159761,0.0004531398,0.0007546244,0.00002486974,0.001744956,0.001199963],"genre_scores_gemma":[0.9940256,0.000234174,0.003965689,0.00003687085,0.0000282506,0.001115847,0.000006749908,0.00003685789,0.0005499386],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9763083,"threshold_uncertainty_score":0.8629839,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4410344137","doi":"10.1145/3734798","title":"VTR 9: Open-Source CAD for Fabric and Beyond FPGA Architecture Exploration","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of New Brunswick; University of Waterloo; Cerebral Diagnostics (Canada); University of Toronto","funders":"Google","keywords":"Computer science; Field-programmable gate array; CAD; Architecture; Computer architecture; Embedded system; Open source; Computer hardware; Operating system; Engineering drawing; Software","retraction":null,"screen_n_in":null,"score":{"opus":0.01694436650770665,"gpt":0.2434583964838209,"spread":0.2265140299761143,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001880668,0.0001866473,0.0002962284,0.000651335,0.0002761265,0.0001055109,0.00028022,0.0003894626,0.00000818761],"category_scores_gemma":[0.00002132914,0.0001809146,0.00003185412,0.0004243588,0.00007901961,0.0001759585,0.000005547595,0.0003095402,0.000002974925],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003273469,"about_ca_system_score_gemma":0.0000160582,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002839878,"about_ca_topic_score_gemma":0.00003265786,"domain_scores_codex":[0.9991755,0.0000253728,0.0002557613,0.0002812981,0.00004339011,0.0002187141],"domain_scores_gemma":[0.9993673,0.0001329739,0.0000329405,0.0003894826,0.00003984799,0.00003742951],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00005134399,0.00005116016,0.0000473622,0.000546098,0.0002226744,0.000002562091,0.0002787121,0.004923646,0.014074,0.01253858,0.001839504,0.9654244],"study_design_scores_gemma":[0.004204467,0.001344921,0.0001021975,0.001227575,0.0003953289,0.0003726822,0.005995119,0.04279247,0.4118659,0.2201191,0.3097319,0.001848312],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.006940453,0.002518954,0.98203,0.001299148,0.0003235442,0.001189412,0.00003993972,0.001140076,0.004518504],"genre_scores_gemma":[0.9936242,0.0006149078,0.001918952,0.00007445771,0.0000132884,0.00105245,0.000007788572,0.00002840157,0.00266554],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9866838,"threshold_uncertainty_score":0.7377483,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2469520437","doi":"10.1145/2851506","title":"Modular Switched Multiported SRAM-Based Memories","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Modular design; Flexibility (engineering); Embedded system; Computer hardware; Field-programmable gate array; Lookup table; Block (permutation group theory); Port (circuit theory); Static random-access memory; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.01902205025188285,"gpt":0.2396333959013679,"spread":0.2206113456494851,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003148149,0.0002053788,0.0002908051,0.0006760685,0.0003296562,0.00008197012,0.0007936821,0.0003249719,0.00001901503],"category_scores_gemma":[0.00007340629,0.0001502836,0.00005698273,0.0006807212,0.0001460948,0.0002339191,0.000008612406,0.0001953723,0.00003334502],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004161385,"about_ca_system_score_gemma":0.0000576261,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002184508,"about_ca_topic_score_gemma":0.000004298371,"domain_scores_codex":[0.9986105,0.00007766421,0.0003486093,0.0005141963,0.0001410825,0.0003079451],"domain_scores_gemma":[0.9983162,0.0002115392,0.0001326972,0.001129489,0.0001357711,0.00007431259],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001081954,0.0005881357,0.001776297,0.000178241,0.0003717615,0.00007978442,0.0003030124,0.03654367,0.04627921,0.06295066,0.0006542878,0.8501667],"study_design_scores_gemma":[0.003986298,0.001032596,0.0006689802,0.0008365758,0.00005870854,0.000329873,0.0002283873,0.5133706,0.42994,0.03099445,0.01701027,0.001543239],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01038137,0.0002759051,0.9814646,0.00445922,0.000368776,0.0003158135,0.000006121565,0.002241277,0.0004869673],"genre_scores_gemma":[0.9671281,0.00006744802,0.03145346,0.00009824906,0.0000109257,0.0001400631,9.751105e-7,0.00001366897,0.001087106],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9567468,"threshold_uncertainty_score":0.6128387,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4224010033","doi":"10.1145/3529650","title":"Tensor Slices: FPGA Building Blocks For The Deep Learning Era","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Routing (electronic design automation); Systolic array; Block (permutation group theory); Digital signal processing; Computer hardware; Parallel computing; Embedded system; Very-large-scale integration","retraction":null,"screen_n_in":null,"score":{"opus":0.01907303813618758,"gpt":0.2501601099734333,"spread":0.2310870718372457,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["sts"],"consensus_categories":[],"category_scores_codex":[0.0006798742,0.0001516742,0.0002131223,0.0004634278,0.002410023,0.0001342273,0.001141285,0.0001279665,0.00002440086],"category_scores_gemma":[0.0000612548,0.0001255792,0.00006874077,0.0007602642,0.00007170385,0.0001142247,0.00002742871,0.0006721224,0.000002553532],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004780916,"about_ca_system_score_gemma":0.00003000949,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003798369,"about_ca_topic_score_gemma":0.000003041016,"domain_scores_codex":[0.9987543,0.0001128446,0.0002806425,0.0004193245,0.0001367799,0.000296089],"domain_scores_gemma":[0.9984808,0.0005914554,0.0001430699,0.0006704808,0.00007882856,0.00003537647],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002855247,0.00008911888,0.0001197177,0.00004216527,0.0001491702,0.000005370299,0.0005018979,0.5966395,0.0005145854,0.03025228,0.0004146759,0.371243],"study_design_scores_gemma":[0.0004911146,0.0005075437,0.00002199961,0.00003713826,0.000031146,0.0003086287,0.001234198,0.9125429,0.003197945,0.005190261,0.07613104,0.0003060481],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00236158,0.001608301,0.9899774,0.003423413,0.0004835266,0.0005270026,0.000004361136,0.001229049,0.0003853936],"genre_scores_gemma":[0.9648351,0.0001807661,0.03195927,0.0001616802,0.00002051655,0.0009160874,0.000001438942,0.00001546399,0.001909664],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9624735,"threshold_uncertainty_score":0.9988887,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4200489299","doi":"10.1145/3482854","title":"<i>AIgean</i> : An Open Framework for Deploying Machine Learning on Heterogeneous Clusters","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Engineering and Physical Sciences Research Council; Xilinx; CMC Microsystems","keywords":"Computer science; Field-programmable gate array; Implementation; Cluster analysis; Artificial neural network; Computer architecture; Embedded system; Distributed computing; Artificial intelligence; Software engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.03746381765758826,"gpt":0.2943344298245729,"spread":0.2568706121669846,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002121091,0.0002100986,0.0003141611,0.0002380025,0.0009252005,0.0002449353,0.001271185,0.0002886488,0.00001176916],"category_scores_gemma":[0.00007618362,0.000212134,0.00004952469,0.0007499423,0.00006439454,0.0003320399,0.00003409582,0.0006009621,0.0000173659],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004672194,"about_ca_system_score_gemma":0.00003961993,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001531297,"about_ca_topic_score_gemma":0.00004293521,"domain_scores_codex":[0.9983317,0.0001118415,0.0003145984,0.0007753487,0.0001018422,0.0003646374],"domain_scores_gemma":[0.9978481,0.0005500186,0.0001315246,0.00127842,0.00009036899,0.0001015501],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000121859,0.0004551946,0.0001640399,0.0001070066,0.0002057545,0.00006122591,0.0002908527,0.2020013,0.005715882,0.2396965,0.00007266096,0.5511077],"study_design_scores_gemma":[0.002726456,0.003289156,0.00003093758,0.0007813132,0.0001092429,0.002215807,0.001071998,0.5265655,0.12913,0.2571389,0.07518763,0.00175307],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.008005903,0.0006290587,0.9854946,0.003731925,0.0003975834,0.0007911851,0.00001637579,0.0006663197,0.0002670247],"genre_scores_gemma":[0.9300489,0.0002440495,0.06756196,0.0005613859,0.00002692398,0.0008050979,0.00001019154,0.00003573045,0.000705712],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.922043,"threshold_uncertainty_score":0.8650574,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2794259726","doi":"10.1145/3182394","title":"An Evaluation on the Accuracy of the Minimum-Width Transistor Area Models in Ranking the Layout Area of FPGA Architectures","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Multiplexer; Computer science; Adder; Field-programmable gate array; Ranking (information retrieval); Computer engineering; Algorithm; Artificial intelligence; Computer hardware; Multiplexing","retraction":null,"screen_n_in":null,"score":{"opus":0.04023300561660837,"gpt":0.2535090742876795,"spread":0.2132760686710711,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008292549,0.0001772711,0.0002736121,0.0003497754,0.0002050247,0.00001726702,0.0005871752,0.0002582159,0.00003696123],"category_scores_gemma":[0.00006701446,0.00009690915,0.00007341053,0.000516632,0.0003147841,0.00006746018,0.00000214551,0.0004291012,9.656039e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004340277,"about_ca_system_score_gemma":0.0000313273,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008450775,"about_ca_topic_score_gemma":0.0002127518,"domain_scores_codex":[0.9988122,0.0001945732,0.0004054677,0.0001988099,0.0001972776,0.0001916646],"domain_scores_gemma":[0.9984099,0.0004445787,0.0001086989,0.0009276923,0.00009132118,0.00001777277],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003158282,0.0003683604,0.0004572234,0.0003982228,0.0004950406,0.000002102381,0.009913299,0.3960536,0.1520777,0.006758704,0.0003006014,0.4328593],"study_design_scores_gemma":[0.0009591386,0.0006979385,0.0007854084,0.001004861,0.0001781789,0.00006037223,0.003212941,0.464005,0.4861692,0.042231,0.0003054664,0.0003904223],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9379123,0.000844825,0.0553291,0.0009433107,0.0003098852,0.001479808,0.00004250478,0.0002697769,0.002868426],"genre_scores_gemma":[0.9995006,0.00007212369,0.00006935899,0.00003171397,0.00001368136,0.0002668215,0.000001158642,0.00001975996,0.00002473984],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4324688,"threshold_uncertainty_score":0.395184,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1967476488","doi":"10.1145/2457443.2457444","title":"Self-Alignment Schemes for the Implementation of Addition-Related Floating-Point Operators","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Numerical Methods and Algorithms","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Fonds Québécois de la Recherche sur la Nature et les Technologies","keywords":"Computer science; Field-programmable gate array; Floating point; Realization (probability); Point (geometry); Operator (biology); Computer hardware; Computer engineering; Parallel computing; Algorithm","retraction":null,"screen_n_in":null,"score":{"opus":0.01398624849856504,"gpt":0.2729182783595705,"spread":0.2589320298610054,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003339802,0.0001167201,0.000196905,0.0001818505,0.0003457682,0.000066477,0.0004259546,0.0001226846,0.00009679233],"category_scores_gemma":[0.00002221855,0.00008040871,0.00005365485,0.0004453314,0.00006591193,0.0002144929,0.000006608359,0.0001428282,0.00001226597],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002561334,"about_ca_system_score_gemma":0.00002481069,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001300915,"about_ca_topic_score_gemma":0.000002655033,"domain_scores_codex":[0.9990243,0.00006368869,0.0003703062,0.0002554339,0.00009412555,0.000192149],"domain_scores_gemma":[0.9988623,0.0003730589,0.0001369094,0.0004758642,0.0001154362,0.00003646271],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00000255111,0.00008284329,0.00004857805,0.00006671125,0.0002162848,3.945393e-7,0.0003208931,0.0001022337,0.003320654,0.05594331,0.0002007569,0.9396948],"study_design_scores_gemma":[0.004667622,0.003003404,0.0007136375,0.0003605717,0.0002534371,0.0002128138,0.02445732,0.2713508,0.5308368,0.1149724,0.04791009,0.001261076],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01069637,0.0004284606,0.9822985,0.004551201,0.0004979025,0.001184743,0.00002114775,0.0002274708,0.00009422979],"genre_scores_gemma":[0.8971975,0.0001294456,0.101646,0.00006099012,0.00001151024,0.0008101653,0.000002091033,0.000009025809,0.0001332372],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9384337,"threshold_uncertainty_score":0.3278972,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4229451071","doi":"10.1145/3503465","title":"FPGA Architecture Exploration for DNN Acceleration","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Benchmark (surveying); Computer science; Field-programmable gate array; Computer architecture; Electronic circuit; Digital signal processing; Embedded system; Computer engineering; Routing (electronic design automation); Suite; Place and route; Computer hardware","retraction":null,"screen_n_in":null,"score":{"opus":0.02245064147097768,"gpt":0.2190212713474694,"spread":0.1965706298764917,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002200221,0.0001695581,0.0002111843,0.0006606877,0.0005875139,0.0000453908,0.0002321085,0.0001773035,0.00009162693],"category_scores_gemma":[0.000011735,0.000177582,0.00004270271,0.0004871661,0.00003752401,0.0002244246,0.00000270422,0.0004304083,0.00001543925],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001077957,"about_ca_system_score_gemma":0.00002059226,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000006749922,"about_ca_topic_score_gemma":0.00001126375,"domain_scores_codex":[0.9990898,0.00003425638,0.0002704968,0.0002477035,0.0001084736,0.0002493145],"domain_scores_gemma":[0.9993835,0.00009273062,0.00004354721,0.0004111173,0.00003460107,0.00003448099],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00008239251,0.00007286784,0.00003014978,0.0002451437,0.0001659924,0.000003911215,0.0006218561,0.7778224,0.02235842,0.002161821,0.001607611,0.1948274],"study_design_scores_gemma":[0.004776536,0.002738941,0.00008100345,0.0001927942,0.0002331883,0.0006792802,0.008654376,0.3105401,0.305222,0.02142711,0.34344,0.002014701],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1164086,0.00128426,0.8730138,0.001812711,0.002471574,0.001712446,0.0001262645,0.001957923,0.001212414],"genre_scores_gemma":[0.9960545,0.0001189957,0.0006289373,0.00003162569,0.00003539804,0.002313545,0.00002619375,0.00003804556,0.0007527963],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8796458,"threshold_uncertainty_score":0.7241583,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4389299466","doi":"10.1145/3634919","title":"High Throughput FPGA-Based Object Detection via Algorithm-Hardware Co-Design","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Neural Network Applications","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Vector Institute; University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Defense Advanced Research Projects Agency; VMware; National Science Foundation","keywords":"Computer science; Field-programmable gate array; Throughput; Computer hardware; Object detection; Embedded system; Object (grammar); Parallel computing; Algorithm; Computer architecture; Artificial intelligence; Pattern recognition (psychology); Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02606879315728383,"gpt":0.2613096891591751,"spread":0.2352408960018912,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003268658,0.000265877,0.0003381195,0.000863525,0.0007765847,0.00009142947,0.0008408458,0.0003702865,0.0000158942],"category_scores_gemma":[0.0000305612,0.0002625899,0.0000702761,0.00264764,0.0001446157,0.0003172214,0.000009532155,0.0004994867,0.0003160126],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008344304,"about_ca_system_score_gemma":0.00004809268,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004800548,"about_ca_topic_score_gemma":0.00001201971,"domain_scores_codex":[0.998076,0.0001287107,0.0003829447,0.0007531333,0.0001918649,0.0004673005],"domain_scores_gemma":[0.9977831,0.0005669274,0.0001472639,0.001322086,0.00009569369,0.00008490273],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001921177,0.00007820646,0.00001045411,0.00004111246,0.00007289662,0.00002754403,0.00004607347,0.05386362,0.007794631,0.00260195,0.000281675,0.9351626],"study_design_scores_gemma":[0.001341915,0.000814661,0.0001462304,0.000133589,0.00004913349,0.0003619402,0.0002146484,0.5566568,0.3886819,0.03922406,0.01151561,0.0008594817],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001482825,0.0001966853,0.9915394,0.002072151,0.0006821122,0.0008014608,0.00002106929,0.003107137,0.00009716997],"genre_scores_gemma":[0.9695385,0.0002053123,0.02823592,0.000124628,0.00004387275,0.001064189,0.00001053738,0.00003518193,0.0007418303],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9680557,"threshold_uncertainty_score":0.9999827,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1983637205","doi":"10.1145/1968502.1968511","title":"FPGA Acceleration of MultiFactor CDO Pricing","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Credit Risk and Financial Regulations","field":"Economics, Econometrics and Finance","cited_by":11,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Xeon; Collateralized debt obligation; Field-programmable gate array; Portfolio; Exploit; Parallel computing; Embedded system; Finance; Collateral; Business; Computer security","retraction":null,"screen_n_in":null,"score":{"opus":0.06636286014870553,"gpt":0.2261109326809468,"spread":0.1597480725322413,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002143934,0.0001251926,0.0003506368,0.0007368725,0.0001928134,0.0000172028,0.0001879912,0.0002880181,0.0002405437],"category_scores_gemma":[0.00006095837,0.0001370123,0.00006150127,0.0004388521,0.000109877,0.0001683423,0.000002940055,0.0001959545,0.00007455651],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0000325698,"about_ca_system_score_gemma":0.00001412411,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004511594,"about_ca_topic_score_gemma":0.00004524622,"domain_scores_codex":[0.9989295,0.000009983689,0.0005638043,0.0002878114,0.00002529972,0.0001836271],"domain_scores_gemma":[0.9991553,0.00004926017,0.0002641335,0.000444764,0.00004837447,0.00003816039],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"observational","study_design_scores_codex":[0.0001489137,0.0007590337,0.1010627,0.0002654061,0.0003498998,0.000007502723,0.003181596,0.0006746317,0.002721358,0.7279044,0.0001764055,0.1627481],"study_design_scores_gemma":[0.006381951,0.002817707,0.4794368,0.0007404848,0.0001994024,0.0002474314,0.007398953,0.01634848,0.1559821,0.2635194,0.06390558,0.003021752],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.8464479,0.001938833,0.1327376,0.0003490199,0.001098037,0.0005637709,0.0001576222,0.0002117539,0.01649538],"genre_scores_gemma":[0.9979356,0.0002829657,0.0007622153,0.000005171028,0.00001885151,0.00006807841,0.000003865696,0.00001419302,0.0009090801],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.4643851,"threshold_uncertainty_score":0.5587199,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1965195759","doi":"10.1145/1391732.1391733","title":"On the trade-off between power and flexibility of FPGA clock networks","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Clock network; Field-programmable gate array; Computer science; Flexibility (engineering); CPU multiplier; Digital clock manager; Clock gating; Clock domain crossing; Embedded system; Clock rate; Clock skew; Synchronous circuit; Clock drift; Clock signal; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02241358689475075,"gpt":0.2213239418935021,"spread":0.1989103549987514,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002570531,0.0001829941,0.0003382268,0.0002492725,0.0002283329,0.00001143275,0.0002135139,0.0004314145,0.00003241311],"category_scores_gemma":[0.00002048514,0.000138924,0.00005124136,0.0003172953,0.0002664866,0.00005770076,0.000002201127,0.0005261147,0.000003515702],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002254059,"about_ca_system_score_gemma":0.000008401228,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001482712,"about_ca_topic_score_gemma":0.000003316882,"domain_scores_codex":[0.9991005,0.00005279879,0.0003219756,0.0002241269,0.00008081375,0.0002197971],"domain_scores_gemma":[0.9989759,0.0003407007,0.00004675363,0.0005730474,0.00001970253,0.00004385299],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003047316,0.0006832163,0.01083488,0.0009835629,0.00248228,0.00008254627,0.002376627,0.06812322,0.01283199,0.05748253,0.01039664,0.8334178],"study_design_scores_gemma":[0.006557338,0.009378178,0.03189471,0.003115098,0.000880958,0.003131172,0.006243259,0.1257548,0.6627471,0.08326706,0.06126941,0.005760964],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9012282,0.005103956,0.08647718,0.0008770286,0.0003009902,0.0008084555,0.00004835822,0.001275719,0.003880114],"genre_scores_gemma":[0.9983956,0.001272493,0.00007378012,0.00002195984,0.00001229365,0.00008326378,0.000001402066,0.00002107477,0.0001180883],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8276568,"threshold_uncertainty_score":0.5665158,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2967974643","doi":"10.1145/3337930","title":"Novel Congestion-estimation and Routability-prediction Methods based on Machine Learning for Modern FPGAs","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Router; Field-programmable gate array; Overhead (engineering); Machine learning; Routing (electronic design automation); Artificial intelligence; Parallel computing; Embedded system; Computer network; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02643159447038476,"gpt":0.2736213146217128,"spread":0.247189720151328,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008606181,0.0001750839,0.0002776358,0.0004996928,0.0004155471,0.0001023582,0.0002657829,0.0002679104,0.000005931669],"category_scores_gemma":[0.0002398315,0.000166947,0.00004426406,0.000350629,0.00006287421,0.0002584378,0.000004841919,0.0003948429,0.000006370183],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004549843,"about_ca_system_score_gemma":0.00003401236,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004937195,"about_ca_topic_score_gemma":0.000006952363,"domain_scores_codex":[0.9987267,0.0001039949,0.000301198,0.0005340443,0.0001019849,0.0002320366],"domain_scores_gemma":[0.9983649,0.0008433661,0.0001251417,0.000521637,0.00008963289,0.00005534105],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000007544786,0.00008395963,0.001826941,0.0001466728,0.00003404829,5.782431e-7,0.00009594772,0.2148036,0.01150522,0.006194105,0.000001596554,0.7652998],"study_design_scores_gemma":[0.0007192838,0.0004453915,0.0003503687,0.0001362261,0.00002035031,0.00005117789,0.00006809836,0.9906301,0.002203065,0.005064239,0.0001574764,0.0001542171],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01943288,0.0002214284,0.9773868,0.001157793,0.0003889729,0.0005484886,0.00001915318,0.0005404383,0.0003040454],"genre_scores_gemma":[0.9755232,0.00001572529,0.0239485,0.00007232933,0.000009941386,0.0001434778,0.000008168287,0.00001323794,0.0002654754],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9560903,"threshold_uncertainty_score":0.68079,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2197062872","doi":"10.1145/2700417","title":"Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"","keywords":"Control reconfiguration; Computer science; Fault tolerance; Network topology; Topology (electrical circuits); Spare part; Latency (audio); Algorithm; Logical topology; Distributed computing; Embedded system; Computer network; Mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.03427739235105732,"gpt":0.2562635751955383,"spread":0.221986182844481,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007821756,0.0002899002,0.000487963,0.0008598414,0.0004626642,0.000192711,0.0006651746,0.0005489431,0.00002799719],"category_scores_gemma":[0.00004231549,0.0002645997,0.00008732597,0.0008833553,0.0001377094,0.0001964553,0.00001295531,0.00047683,0.00008027062],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001635685,"about_ca_system_score_gemma":0.0001182199,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002516893,"about_ca_topic_score_gemma":0.00003280575,"domain_scores_codex":[0.9977329,0.0002245616,0.0006410609,0.0006888312,0.0002215195,0.0004910771],"domain_scores_gemma":[0.9982,0.0001187855,0.0002080191,0.001019727,0.0002833151,0.0001701595],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006258998,0.0002895008,0.0000466687,0.00007074758,0.0002466434,0.00009019849,0.0013791,0.4451242,0.00104204,0.01938773,0.0005277251,0.5317329],"study_design_scores_gemma":[0.0007401773,0.0003488831,0.000004086732,0.0001118999,0.00001925305,0.001592078,0.001355039,0.9852102,0.001263364,0.004076661,0.004960465,0.0003178564],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02513171,0.0008042861,0.9651707,0.001542027,0.0046762,0.000524952,0.00001271408,0.000582432,0.00155492],"genre_scores_gemma":[0.9828787,0.00002785538,0.01578702,0.0001194912,0.0001024495,0.0001407337,0.000003086602,0.00002236852,0.0009182459],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.957747,"threshold_uncertainty_score":0.9999806,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2620282837","doi":"10.1145/3053679","title":"Microarchitectural Comparison of the MXP and Octavo Soft-Processor FPGA Overlays","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Overlay; Verilog; Embedded system; Parallel computing; Computer hardware; Computer architecture; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02531781091969507,"gpt":0.2779658604078253,"spread":0.2526480494881302,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002147149,0.0001472033,0.0002947442,0.0002265674,0.001015984,0.0001646979,0.001358735,0.0002095523,0.000002863067],"category_scores_gemma":[0.0000768862,0.0001090207,0.00004586166,0.0001962985,0.0003680856,0.0001663411,0.0000393775,0.0003288766,0.000002229529],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001307875,"about_ca_system_score_gemma":0.0000312209,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00008070039,"about_ca_topic_score_gemma":0.00001815386,"domain_scores_codex":[0.999018,0.00005371246,0.0002961021,0.0003297196,0.0001061045,0.0001964181],"domain_scores_gemma":[0.9982287,0.0001063584,0.0002971225,0.001250983,0.00007934299,0.00003749283],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006499273,0.0003120325,0.01544404,0.0004464079,0.0002566481,0.000005480856,0.001895992,0.009721739,0.00824969,0.03279991,0.0006097208,0.9301934],"study_design_scores_gemma":[0.002882345,0.001202009,0.0127439,0.001454127,0.0001293277,0.001074856,0.001292845,0.4880134,0.4430836,0.04016265,0.006465921,0.001495068],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1826959,0.001421578,0.8084599,0.004609135,0.0005506309,0.0004336913,0.00001002748,0.0005237839,0.001295359],"genre_scores_gemma":[0.9938854,0.00005665596,0.005453844,0.00003352532,0.000007586245,0.0000276894,2.783572e-7,0.000006900032,0.0005281522],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9286983,"threshold_uncertainty_score":0.7814233,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1989678405","doi":"10.1145/1754386.1754389","title":"SARFUM","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Physical Unclonable Functions (PUFs) and Hardware Security","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Bitstream; Computer science; Field-programmable gate array; Embedded system; Encryption; Replay attack; Computer hardware; Confidentiality; Authentication (law); Computer security; Telecommunications; Decoding methods","retraction":null,"screen_n_in":null,"score":{"opus":0.01159363541910256,"gpt":0.2243864637731183,"spread":0.2127928283540158,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002284575,0.0001892061,0.000266679,0.0005383698,0.0005179339,0.0001350847,0.0008840504,0.0003591025,0.00007706654],"category_scores_gemma":[0.00004849139,0.0001708451,0.00006883977,0.0008925673,0.0001694713,0.0003728779,0.00001284114,0.0008879211,0.0002127477],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001837454,"about_ca_system_score_gemma":0.00005414052,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00006858246,"about_ca_topic_score_gemma":0.00006062086,"domain_scores_codex":[0.9987148,0.00003848696,0.0002507174,0.0005084067,0.0001390598,0.0003485329],"domain_scores_gemma":[0.9982818,0.0001438261,0.00006906944,0.001294351,0.00009909798,0.0001118846],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00001859031,0.0003616298,0.0002152115,0.00005729989,0.0001116578,0.00002289905,0.0001433955,0.0001078425,0.01934945,0.7401066,0.0008009038,0.2387045],"study_design_scores_gemma":[0.002533024,0.001359893,0.001345632,0.0001928283,0.0001062434,0.00165765,0.0007264646,0.03067733,0.0885947,0.3593636,0.5114955,0.001947159],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1377738,0.0004872969,0.8187837,0.01116447,0.006317958,0.0007360582,0.00003741474,0.002680753,0.02201855],"genre_scores_gemma":[0.9957858,0.00005051452,0.001940356,0.0001166775,0.00005043623,0.0001158547,0.000001539714,0.00001076891,0.001928024],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.858012,"threshold_uncertainty_score":0.6966861,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4303647666","doi":"10.1145/3567428","title":"Design Space Exploration of Galois and Fibonacci Configuration Based on Espresso Stream Cipher","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Coding theory and cryptography","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Alberta","funders":"National Natural Science Foundation of China","keywords":"Computer science; Stream cipher; Cipher; Cryptography; Parallel computing; Fibonacci number; Field-programmable gate array; Theoretical computer science; Arithmetic; Embedded system; Algorithm; Encryption; Computer network; Mathematics; Discrete mathematics","retraction":null,"screen_n_in":null,"score":{"opus":0.02927529988151523,"gpt":0.2330761123535786,"spread":0.2038008124720634,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000532673,0.0001529007,0.0002263227,0.0007159856,0.0005191126,0.00005897417,0.0003874854,0.0001291442,0.00007105865],"category_scores_gemma":[0.00002497561,0.0001543433,0.00004109145,0.0007477796,0.00009766075,0.0002951805,0.000008782735,0.0002900921,0.000003161427],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002662346,"about_ca_system_score_gemma":0.00003823048,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002549498,"about_ca_topic_score_gemma":0.000003803296,"domain_scores_codex":[0.9987283,0.000278028,0.0002598817,0.0003909112,0.0001696337,0.0001732166],"domain_scores_gemma":[0.9987238,0.0003620385,0.0001489934,0.0006649215,0.00005952065,0.00004073531],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0007751511,0.0008736347,0.0003021275,0.0002270932,0.0002425508,0.00002531691,0.001961609,0.193041,0.03040113,0.4882736,0.0004486601,0.2834282],"study_design_scores_gemma":[0.005075655,0.009950734,0.0003619881,0.0004825916,0.000173697,0.0002290432,0.006899857,0.4901711,0.3187872,0.1545654,0.01173381,0.001568976],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01757752,0.0002915567,0.9775141,0.00253094,0.000319403,0.0004951862,0.00001503146,0.0002869356,0.0009692972],"genre_scores_gemma":[0.9975806,0.00004209728,0.001775917,0.00005969444,0.00000515465,0.0002927286,0.000002899157,0.000009188721,0.0002316794],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9800031,"threshold_uncertainty_score":0.6293936,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4386710522","doi":"10.1145/3616873","title":"CHIP-KNNv2: A<u>C</u>onfigurable and<u>Hi</u>gh-<u>P</u>erformance<u>K</u>-<u>N</u>earest<u>N</u>eighbors Accelerator on HBM-based FPGAs","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Image and Video Retrieval Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; British Columbia Knowledge Development Fund; Simon Fraser University; Nvidia","keywords":"Computer science; Speedup; Field-programmable gate array; Parallel computing; Hardware acceleration; Computer hardware","retraction":null,"screen_n_in":null,"score":{"opus":0.02727823433521541,"gpt":0.2712109366627118,"spread":0.2439327023274964,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007156219,0.0006181848,0.0007491196,0.003218398,0.001067903,0.0003567682,0.001420735,0.000702858,0.00004763485],"category_scores_gemma":[0.0001314421,0.0005608218,0.0001362967,0.004703006,0.0003578927,0.0009038888,0.00003963997,0.001096781,0.0002979514],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00009049688,"about_ca_system_score_gemma":0.0001203777,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004980964,"about_ca_topic_score_gemma":0.00000930325,"domain_scores_codex":[0.9963905,0.0001453866,0.0007324878,0.001275908,0.0004394482,0.001016233],"domain_scores_gemma":[0.9968441,0.0005035413,0.0002577146,0.001939557,0.0001888781,0.0002662193],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004926829,0.0008420467,0.001663272,0.001041346,0.0004624622,0.0004557914,0.0005481716,0.005272092,0.0194485,0.07311019,0.009361042,0.8873024],"study_design_scores_gemma":[0.005232031,0.005623391,0.00183839,0.001994887,0.0001493679,0.0006633706,0.001221366,0.08548371,0.724709,0.04961507,0.119906,0.003563473],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.186534,0.003554849,0.7571417,0.01506922,0.003119834,0.003910115,0.0001694062,0.01618886,0.01431203],"genre_scores_gemma":[0.9904779,0.002824358,0.002865712,0.0005215565,0.0000563396,0.0005714995,0.00001399426,0.00007118109,0.002597473],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8837389,"threshold_uncertainty_score":0.9996843,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4318618048","doi":"10.1145/3572547","title":"SASA: A Scalable and Automatic Stencil Acceleration Framework for Optimized Hybrid Spatial and Temporal Parallelism on HBM-based FPGAs","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Stencil; Computer science; Speedup; Parallel computing; Scalability; Field-programmable gate array; Computation; CUDA; Sasa; Computational science; Algorithm; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.03246381539674752,"gpt":0.2710631040256454,"spread":0.2385992886288979,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005511996,0.0002418812,0.0004001264,0.0007580729,0.000634423,0.000252493,0.0003739652,0.0003245079,0.000007247515],"category_scores_gemma":[0.0001272553,0.0002264933,0.00004837027,0.0005824237,0.000122054,0.0002002106,0.00001365727,0.0003128793,0.000008912075],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003503049,"about_ca_system_score_gemma":0.00006558799,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000777794,"about_ca_topic_score_gemma":0.000007815176,"domain_scores_codex":[0.998417,0.0000989824,0.0003990247,0.0005972404,0.0001518535,0.0003358734],"domain_scores_gemma":[0.9984953,0.0005490468,0.0001576995,0.0006116889,0.0001005196,0.00008574063],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004110863,0.0005464455,0.0006728005,0.001217665,0.0003772835,0.0000614718,0.0008842268,0.2008449,0.0006738504,0.07205126,0.003188582,0.7190704],"study_design_scores_gemma":[0.001054874,0.0005332775,0.00007119202,0.0002576936,0.00001841628,0.00004872268,0.00009844032,0.9774753,0.003242604,0.01630713,0.0006160034,0.0002763544],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.04031911,0.0002053504,0.9527035,0.003573484,0.0003017634,0.0008517929,0.00001759041,0.001908163,0.0001192799],"genre_scores_gemma":[0.876207,0.0001726061,0.1225614,0.0001240084,0.00001919818,0.0004448502,0.00001025106,0.00001870658,0.0004419627],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.8358878,"threshold_uncertainty_score":0.9236127,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2137381762","doi":"10.1145/1391732.1391736","title":"Perturb+mutate","year":2008,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Benchmark (surveying); Computer science; Heuristic; Electronic circuit; Locality; Constant (computer programming); Software; Measure (data warehouse); Algorithm; Artificial intelligence; Physics","retraction":null,"screen_n_in":null,"score":{"opus":0.01947528388217952,"gpt":0.2068593084673066,"spread":0.1873840245851271,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000856986,0.0001735733,0.0002450911,0.0005040357,0.0002430459,0.00001632444,0.0002032215,0.0003344451,0.00006368518],"category_scores_gemma":[0.000009677909,0.0001639362,0.00004276874,0.0003537389,0.0001241237,0.0001015337,0.000001220969,0.0003652997,0.00007916773],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003191685,"about_ca_system_score_gemma":0.00001049259,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001734835,"about_ca_topic_score_gemma":0.000003185402,"domain_scores_codex":[0.9992355,0.0000180349,0.0002243198,0.000202027,0.00006960564,0.0002504996],"domain_scores_gemma":[0.9993976,0.00005669554,0.00002178334,0.0004404827,0.00002944067,0.00005396025],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001201106,0.0004666311,0.00222317,0.001100851,0.001393692,0.0007432761,0.001989365,0.02062995,0.122372,0.01964539,0.01837135,0.8109443],"study_design_scores_gemma":[0.003506045,0.00190294,0.0009015853,0.000889571,0.0002426753,0.01507324,0.00294876,0.06577487,0.6714025,0.02984683,0.2036956,0.00381548],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.4650638,0.01187585,0.4457035,0.001313235,0.002054925,0.001396235,0.00007776795,0.01497157,0.05754307],"genre_scores_gemma":[0.9956386,0.001821475,0.000486954,0.00002641097,0.00001626606,0.0001604194,0.000001835185,0.00002952149,0.001818512],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.8071288,"threshold_uncertainty_score":0.6685125,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2031152040","doi":"10.1145/1839480.1839482","title":"Implementation Approaches Trade-Offs for WiMax OFDM Functions on Reconfigurable Platforms","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Advanced Wireless Communication Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; VHDL; Field-programmable gate array; WiMAX; Overhead (engineering); Embedded system; Design flow; Orthogonal frequency-division multiplexing; Computer architecture; Computer engineering; Telecommunications; Channel (broadcasting)","retraction":null,"screen_n_in":null,"score":{"opus":0.03696747038440248,"gpt":0.264871251016621,"spread":0.2279037806322185,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002960681,0.0003077883,0.0003674874,0.0007567799,0.0005301105,0.00006048274,0.0004341601,0.0005350064,0.0001039814],"category_scores_gemma":[0.00002646624,0.0003047507,0.00008927423,0.0004524646,0.000145521,0.0003076733,0.000002573922,0.0008908127,0.00002746078],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00007739869,"about_ca_system_score_gemma":0.00002481594,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002337317,"about_ca_topic_score_gemma":0.000170095,"domain_scores_codex":[0.9985693,0.00001755074,0.0005269506,0.0003835952,0.0001075909,0.0003949972],"domain_scores_gemma":[0.9983873,0.0002696539,0.0001112054,0.001104986,0.00004635414,0.00008050075],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001059839,0.0002304489,0.0001917514,0.0003689444,0.0003718809,0.000001578282,0.0002884277,0.01232857,0.05238134,0.05845932,0.001835917,0.8734359],"study_design_scores_gemma":[0.003164101,0.001351962,0.0003391957,0.0002903994,0.0001818464,0.0002912002,0.009022407,0.03495383,0.7725259,0.03641023,0.139735,0.001733946],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2376723,0.001028948,0.724409,0.003612769,0.002843531,0.005038593,0.000571374,0.007922377,0.01690104],"genre_scores_gemma":[0.9930995,0.0003085072,0.003390991,0.0000353664,0.00003450111,0.002382003,0.00006306774,0.00007038865,0.0006157504],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8717019,"threshold_uncertainty_score":0.9999405,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2102892811","doi":"10.1145/1462586.1462587","title":"Static and Dynamic Memory Footprint Reduction for FPGA Routing Algorithms","year":2009,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Routing (electronic design automation); Static routing; Memory footprint; Field-programmable gate array; Policy-based routing; Multipath routing; Footprint; Distributed computing; Parallel computing; Embedded system; Routing protocol","retraction":null,"screen_n_in":null,"score":{"opus":0.01350457915067515,"gpt":0.237491180714835,"spread":0.2239866015641598,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002205164,0.0001835955,0.0002703457,0.000448395,0.0002134937,0.00004327835,0.0001212314,0.0003070645,0.000004543272],"category_scores_gemma":[0.00001543089,0.0001859713,0.00003746321,0.0002264573,0.00006257712,0.00008748435,0.000001097072,0.0002822357,0.0000023237],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005911594,"about_ca_system_score_gemma":0.000009065164,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001217116,"about_ca_topic_score_gemma":0.000003062491,"domain_scores_codex":[0.9991099,0.00001881966,0.0002897328,0.0002635384,0.00005560669,0.0002624219],"domain_scores_gemma":[0.9994913,0.00006223688,0.00004374026,0.000316348,0.00003797855,0.00004835094],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.00001547424,0.00003239866,0.000003161036,0.0001532068,0.00007486282,0.000002802866,0.0001577349,0.002207776,0.03267935,0.00102717,0.00005477029,0.9635913],"study_design_scores_gemma":[0.003101533,0.002949791,0.0003431378,0.001131981,0.0003443927,0.002188965,0.008378261,0.4019312,0.4951459,0.07829424,0.004168492,0.002022067],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1003005,0.002022544,0.8908755,0.001188458,0.000619018,0.001284988,0.00003116583,0.002681875,0.0009958978],"genre_scores_gemma":[0.9946304,0.0005894154,0.004182498,0.00001200031,0.00001594132,0.0002154311,0.000003677717,0.00002351117,0.0003271302],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9615692,"threshold_uncertainty_score":0.7583689,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4210859512","doi":"10.1145/3517131","title":"Demystifying the Soft and Hardened Memory Systems of Modern FPGAs for Software Programmers through Microbenchmarking","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; Embedded system; Software; Reconfigurable computing; Operating system; Computer architecture","retraction":null,"screen_n_in":null,"score":{"opus":0.02780120752769812,"gpt":0.2532850064849795,"spread":0.2254837989572814,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006787972,0.0001738086,0.0003222466,0.0003046798,0.001190423,0.0001114664,0.0007996988,0.0001478827,0.000002759996],"category_scores_gemma":[0.00004759393,0.0001483223,0.00006149054,0.0005075644,0.0001481103,0.0001497519,0.00003776611,0.0003278555,3.509777e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004314708,"about_ca_system_score_gemma":0.00005404684,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000887339,"about_ca_topic_score_gemma":0.000004277015,"domain_scores_codex":[0.9985821,0.0001452037,0.0003993132,0.0004434299,0.0001451002,0.0002848983],"domain_scores_gemma":[0.9985857,0.0003865436,0.0002418245,0.0006542933,0.0001007138,0.00003091797],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009249611,0.0002226948,0.0003265048,0.0008343772,0.0004168315,0.000008145677,0.002925812,0.5677623,0.002120786,0.01856988,0.0006291443,0.4060911],"study_design_scores_gemma":[0.001680108,0.001105089,0.00002774965,0.000449706,0.0001268533,0.001123457,0.004541744,0.9374897,0.01140321,0.02707057,0.01413503,0.0008467203],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.004853939,0.005813349,0.9860661,0.001090561,0.0004570977,0.0009892777,0.00001922693,0.0006084704,0.000101975],"genre_scores_gemma":[0.9642895,0.0001388927,0.03433321,0.00006041934,0.00001001724,0.0008163636,0.000003385656,0.00001650591,0.00033168],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9594356,"threshold_uncertainty_score":0.9155893,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2000625430","doi":"10.1145/2000832.2000833","title":"Application-specific signatures for transactional memory in soft processors","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Distributed systems and fault tolerance","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Transactional memory; Field-programmable gate array; Scalability; Network packet; Synchronization (alternating current); Embedded system; Thread (computing); Parallel computing; Computer hardware; Operating system; Computer network; Channel (broadcasting); Database transaction","retraction":null,"screen_n_in":null,"score":{"opus":0.02369670415168853,"gpt":0.2322335628659102,"spread":0.2085368587142216,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000322565,0.0001895757,0.0003033362,0.0004421495,0.0002843099,0.000054501,0.0007588095,0.0003772988,0.00002588232],"category_scores_gemma":[0.00001365227,0.0001856954,0.00006162955,0.0006540215,0.0001057774,0.0002864105,0.000002584488,0.0003281965,0.00002738999],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003484034,"about_ca_system_score_gemma":0.00005624638,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000789457,"about_ca_topic_score_gemma":0.00005463622,"domain_scores_codex":[0.9985707,0.00003195686,0.0003805366,0.0005768813,0.0001228759,0.0003170737],"domain_scores_gemma":[0.9989331,0.0001095385,0.0001129962,0.0006590616,0.000109644,0.00007570325],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.0002090403,0.0008390187,0.0003500015,0.0004893775,0.0001795819,0.00001985126,0.002649478,0.005444916,0.004047459,0.1433831,0.001061233,0.841327],"study_design_scores_gemma":[0.01413526,0.002564098,0.004721475,0.001777706,0.000128368,0.001289029,0.01202571,0.338186,0.05295346,0.3472032,0.2200216,0.004994163],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.002309182,0.002253008,0.9918975,0.0008387903,0.0004384245,0.0008820307,0.00003840569,0.0003517669,0.0009908839],"genre_scores_gemma":[0.9944273,0.0001042048,0.00396371,0.00005169112,0.00001598345,0.0009882312,0.000004757829,0.00001328126,0.0004308301],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9921181,"threshold_uncertainty_score":0.7572438,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2104942569","doi":"10.1145/2629470","title":"Benefits of Adding Hardware Support for Broadcast and Reduce Operations in MPSoC Applications","year":2014,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Aeronautical Science Foundation of China","keywords":"Computer science; MPSoC; Scalability; Computation; Multiprocessing; Efficient energy use; Embedded system; Parallel computing; Computer hardware; Distributed computing; Computer architecture; Operating system","retraction":null,"screen_n_in":null,"score":{"opus":0.02178134730630513,"gpt":0.2623712390499694,"spread":0.2405898917436643,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003464838,0.0001120747,0.0002338244,0.0005719581,0.0002476185,0.00005246685,0.0003711898,0.0001825879,0.000002921597],"category_scores_gemma":[0.00004304723,0.0001149313,0.00002609501,0.0004933209,0.00007050551,0.0001547519,0.000009109731,0.0001456818,0.000001679693],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00001615201,"about_ca_system_score_gemma":0.00002905258,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00002430954,"about_ca_topic_score_gemma":0.00002221601,"domain_scores_codex":[0.9990702,0.00004024595,0.0003273376,0.0003370025,0.00005804566,0.0001671579],"domain_scores_gemma":[0.9991257,0.0001626677,0.00007487329,0.0004910823,0.0001081196,0.00003759407],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00001582707,0.0001719679,0.000326717,0.0002060853,0.000048936,3.395264e-7,0.0005068948,0.09215579,0.001271933,0.2880996,0.0001523788,0.6170436],"study_design_scores_gemma":[0.003108187,0.001592048,0.0008431593,0.0008606878,0.00007046008,0.000364921,0.001174777,0.8780951,0.06196907,0.0169352,0.03379688,0.001189436],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005288915,0.0003859229,0.9919451,0.0007585664,0.00008107897,0.0005691595,0.00002123064,0.0002870497,0.0006630063],"genre_scores_gemma":[0.9361513,0.0002189299,0.06263043,0.000032994,0.000009859029,0.0005485148,0.000005573605,0.000008478214,0.0003938717],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9308624,"threshold_uncertainty_score":0.4686762,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2793377509","doi":"10.1145/3154425","title":"Enhancing FPGAs with Magnetic Tunnel Junction-Based Block RAMs","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Toronto","funders":"","keywords":"Static random-access memory; Field-programmable gate array; Computer science; Scalability; Magnetoresistive random-access memory; Tunnel magnetoresistance; Block (permutation group theory); Embedded system; Transistor; Logic block; Computer hardware; Non-volatile memory; Electrical engineering; Random access memory; Materials science; Voltage; Nanotechnology; Engineering","retraction":null,"screen_n_in":null,"score":{"opus":0.01211371524792153,"gpt":0.2226195462911986,"spread":0.210505831043277,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002828929,0.0002120939,0.0002596887,0.0006891112,0.0005784055,0.0001351315,0.0006323047,0.0002628466,0.00002629772],"category_scores_gemma":[0.00002605147,0.0001816477,0.00003665328,0.001031207,0.0002322446,0.0001604196,0.000007089131,0.0003009208,0.0000536005],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003762093,"about_ca_system_score_gemma":0.00008051836,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00007158564,"about_ca_topic_score_gemma":0.00005419739,"domain_scores_codex":[0.9986229,0.00007142943,0.0003064551,0.000527121,0.0001465671,0.00032552],"domain_scores_gemma":[0.9985322,0.0001289136,0.0001153757,0.0009515733,0.0001978874,0.0000740571],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0005668361,0.001709352,0.002246948,0.0006981528,0.0007126657,0.000151305,0.001876034,0.1676212,0.0250624,0.06494628,0.002980572,0.7314282],"study_design_scores_gemma":[0.003067962,0.007031569,0.000344919,0.0009762867,0.0001058414,0.001116853,0.0005891536,0.7221889,0.2382294,0.005958535,0.01875577,0.001634762],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01055556,0.0003400584,0.9835541,0.001398552,0.00042654,0.0003115814,0.000001566517,0.001732272,0.001679779],"genre_scores_gemma":[0.9578871,0.00003996986,0.04042149,0.0001900022,0.00002876228,0.000105792,9.603297e-7,0.00001594603,0.001310042],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9473315,"threshold_uncertainty_score":0.7407377,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W4396560422","doi":"10.1145/3663480","title":"DyRecMul: Fast and Low-Cost Approximate Multiplier for FPGAs using Dynamic Reconfiguration","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; Institut National de la Recherche Scientifique","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Lookup table; Field-programmable gate array; Control reconfiguration; Multiplier (economics); Computation; Computer hardware; Digital signal processing; Parallel computing; Reconfigurable computing; Algorithm; Embedded system","retraction":null,"screen_n_in":null,"score":{"opus":0.01555394634372615,"gpt":0.2404817695593268,"spread":0.2249278232156007,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002735837,0.0003042449,0.0003535092,0.0008802409,0.0002920649,0.0001662411,0.000169467,0.0004784401,0.00002737165],"category_scores_gemma":[0.00001591167,0.0002963064,0.00005642919,0.0004934449,0.0001140188,0.0003748983,0.000002486541,0.0004190782,0.00002894657],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001295609,"about_ca_system_score_gemma":0.00002803553,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001491556,"about_ca_topic_score_gemma":0.00002264365,"domain_scores_codex":[0.9986243,0.00002332725,0.0004128286,0.0004510818,0.00008492437,0.0004035127],"domain_scores_gemma":[0.9992504,0.0001599384,0.0000400982,0.0004261091,0.00005214485,0.0000712825],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009131683,0.00007873931,0.00007033512,0.00435039,0.0006415457,0.00002455402,0.0008148463,0.1228451,0.1340369,0.001950778,0.0002427705,0.7348527],"study_design_scores_gemma":[0.0005212003,0.00007604041,0.00001615066,0.0005820587,0.00007924809,0.0002436764,0.0004820075,0.9669644,0.02741527,0.0005454575,0.002699608,0.0003748481],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2569512,0.004453012,0.731232,0.0002994916,0.002354698,0.001873271,0.0001662097,0.002108541,0.0005614615],"genre_scores_gemma":[0.9963241,0.0006955726,0.001670461,0.00001033413,0.0000294934,0.0005801799,0.00001681244,0.00008078579,0.0005922573],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8441194,"threshold_uncertainty_score":0.9999489,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2505954124","doi":"10.1145/2870638","title":"Shared Memory Multicore MicroBlaze System with SMP Linux Support","year":2016,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; Xilinx","keywords":"MicroBlaze; Computer science; Multi-core processor; Scalability; Embedded system; Shared memory; Field-programmable gate array; Memory hierarchy; Memory bandwidth; Distributed memory; Software; Operating system; Computer architecture; Cache","retraction":null,"screen_n_in":null,"score":{"opus":0.01538932490457087,"gpt":0.2234967482781892,"spread":0.2081074233736183,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003032088,0.0002504423,0.0003616923,0.0006524582,0.000350168,0.0001133063,0.0009323904,0.0003384021,0.00002018084],"category_scores_gemma":[0.00002159905,0.0001677063,0.00005088845,0.0005917058,0.000152502,0.0002931234,0.00001433182,0.0002363158,0.00007673436],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008290369,"about_ca_system_score_gemma":0.00007380077,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003827791,"about_ca_topic_score_gemma":0.000008922819,"domain_scores_codex":[0.998392,0.00007947534,0.0003878497,0.0006358031,0.0001467918,0.0003580623],"domain_scores_gemma":[0.9982042,0.0001624247,0.0001693346,0.001205771,0.0001620287,0.00009618721],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0003595312,0.0008040113,0.002069206,0.001150806,0.00104399,0.0005059698,0.001291261,0.01184662,0.02829867,0.113033,0.004595223,0.8350016],"study_design_scores_gemma":[0.02024864,0.01001888,0.001250864,0.01254736,0.000411345,0.01977372,0.005195676,0.3366716,0.5456711,0.00674278,0.03353479,0.007933221],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.005457586,0.0002207542,0.9869453,0.001827282,0.0003332472,0.0004485122,0.00001851102,0.002702175,0.002046583],"genre_scores_gemma":[0.9747022,0.00006086698,0.02222706,0.00005706355,0.00001508048,0.0001661731,0.000001647905,0.0000207748,0.002749106],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9692447,"threshold_uncertainty_score":0.6838863,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}