{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":3,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":3,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"8bd72d0a35d3","filters":{"venue":"Circuits and Systems"}},"results":[{"id":"W2147083707","doi":"10.4236/cs.2014.512030","title":"CFOA Based Low Pass and High Pass Ladder Filter—A New Configuration","year":2014,"lang":"en","type":"article","venue":"Circuits and Systems","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Campbell Scientific (Canada)","funders":"","keywords":"High-pass filter; Low-pass filter; Filter (signal processing); Current-feedback operational amplifier; Active filter; Capacitor-input filter; Signal-flow graph; Voltage-controlled filter; Filter design; Engineering; Electronic engineering; Control theory (sociology); Computer science; Operational amplifier; Amplifier; Electrical engineering; Voltage; Artificial intelligence; CMOS","authors":[{"name":"Praween K. Sinha","is_ca":false},{"name":"Akshay Saini","is_ca":false},{"name":"Pranav Kumar","is_ca":false},{"name":"Sumit Mishra","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01262252594202346,"gpt":0.1802083163722476,"spread":0.1675857904302241,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001939863,0.0004235703,0.0002558954,0.0006639801,0.0003114589,0.0006961302,0.0008060337,0.0008372486,0.003642801],"category_scores_gemma":[0.0003092707,0.000187654,0.0003462371,0.0005442249,0.0003592722,0.0013649,0.0002773942,0.0005790758,0.0009537576],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004679579,"about_ca_system_score_gemma":0.000379817,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008043955,"about_ca_topic_score_gemma":0.001463231,"domain_scores_codex":[0.9996843,0.00004483041,0.00002481377,0.00007829627,0.000131485,0.00003635695],"domain_scores_gemma":[0.9997992,0.00003298579,0.00003547989,0.00003490505,0.00007950821,0.00001796844],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005217004,0.0001207021,0.001037291,0.0003889129,0.0001005574,0.0006839941,0.0001740283,0.006773615,0.6507815,0.03047346,0.003165254,0.3057791],"study_design_scores_gemma":[0.0002862211,0.003067729,0.004349138,0.0002019313,0.0003050979,0.008797594,0.0001406896,0.1940206,0.6288992,0.02044023,0.139263,0.0002285104],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02392607,0.0009792381,0.9620126,0.000211042,0.0001975808,0.00009606712,0.0001015723,0.002054732,0.010421],"genre_scores_gemma":[0.5112804,0.0008413898,0.476096,0.0003394059,0.0001537669,0.0001023511,0.0001988697,0.0001019588,0.01088584],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003642801,"threshold_uncertainty_score":0.01218635,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2028312043","doi":"10.4236/cs.2015.61002","title":"A Static Phase Offset Reduction Technique for Multiplying Delay-Locked Loop","year":2015,"lang":"en","type":"article","venue":"Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Control theory (sociology); Offset (computer science); Phase-locked loop; Charge pump; Loop gain; Delay-locked loop; Phase frequency detector; Detector; Voltage; Electronic engineering; Materials science; Engineering; Electrical engineering; Computer science; Capacitor","authors":[{"name":"Xinjie Wang","is_ca":true},{"name":"T. Kwaśniewski","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.06926467194022638,"gpt":0.303271157622975,"spread":0.2340064856827486,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001354995,0.0003735572,0.0002315649,0.0003932757,0.0003440258,0.0002973982,0.0004303244,0.0003017393,0.001213468],"category_scores_gemma":[0.0004404625,0.0001696026,0.0002348846,0.0004811365,0.0002119541,0.0004878457,0.0002974989,0.0004701972,0.0003581533],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002284866,"about_ca_system_score_gemma":0.0002006976,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002151918,"about_ca_topic_score_gemma":0.0003923549,"domain_scores_codex":[0.9997178,0.00002829709,0.00001726697,0.00006013309,0.0001554432,0.00002106434],"domain_scores_gemma":[0.9997613,0.00005517657,0.00005901077,0.00004220368,0.00007261628,0.00000979702],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001496162,0.00003254304,0.0005258049,0.0001543975,0.00002311705,0.000135625,0.00008877343,0.002693209,0.6911396,0.004826353,0.0006376771,0.2995932],"study_design_scores_gemma":[0.00004551127,0.0007406966,0.001684618,0.00003406336,0.00009600251,0.002413347,0.00004132712,0.1110387,0.8529071,0.002014991,0.02893438,0.00004927376],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.05409461,0.001381609,0.939972,0.0001498831,0.0001317858,0.00004832137,0.00003356835,0.001148824,0.003039368],"genre_scores_gemma":[0.6414642,0.0008630497,0.3519252,0.0001826591,0.0001881427,0.00004783405,0.0001061285,0.00007456117,0.0051482],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.001213468,"threshold_uncertainty_score":0.004059434,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2044990188","doi":"10.4236/cs.2011.24050","title":"Single-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time Resolution","year":2011,"lang":"en","type":"article","venue":"Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University","funders":"","keywords":"Vernier scale; Time-to-digital converter; CMOS; Electronic engineering; Detector; Dynamic range; Resolution (logic); Phase detector; Dead time; Delay calculation; Computer science; Electrical engineering; Engineering; Physics; Propagation delay; Voltage; Optics; Telecommunications; Jitter","authors":[{"name":"Chin-Hsin Lin","is_ca":true},{"name":"M. Syrzycki","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02293154224121226,"gpt":0.1817303548176828,"spread":0.1587988125764705,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003671366,0.0003140407,0.0005080117,0.0004112157,0.000256727,0.001008616,0.0009605968,0.0006047653,0.003627661],"category_scores_gemma":[0.0007689588,0.000232001,0.0003116341,0.0004900458,0.0002125185,0.0007894096,0.0002373201,0.0004839992,0.0008177594],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000421332,"about_ca_system_score_gemma":0.000409968,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004240178,"about_ca_topic_score_gemma":0.001169043,"domain_scores_codex":[0.9995219,0.00004412627,0.0000245733,0.0001004084,0.0002518928,0.00005720305],"domain_scores_gemma":[0.999553,0.0001570248,0.00005191515,0.00008091638,0.0001317411,0.00002526624],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004130897,0.0001295192,0.001253527,0.0003315698,0.00005665195,0.0003946531,0.0001365465,0.009970712,0.7490665,0.009235562,0.002192457,0.2268193],"study_design_scores_gemma":[0.00008748635,0.0006803882,0.001280446,0.00003098812,0.00006883076,0.00227677,0.00003055862,0.1776275,0.7986566,0.001346152,0.01785652,0.00005772488],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.181346,0.00148559,0.7973276,0.0002775218,0.0004369328,0.0002484505,0.0002917793,0.003645754,0.01494037],"genre_scores_gemma":[0.7926896,0.0005125077,0.198695,0.0001805184,0.00009418179,0.00007484619,0.0002116202,0.0001103129,0.007431439],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003627661,"threshold_uncertainty_score":0.01213574,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}