{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":3,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":3,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"query_hash":"579fb1176a4a","filters":{"venue":"Digital Systems Design"}},"results":[{"id":"W2060429008","doi":"10.1109/dsd.2004.29","title":"Automatic mapping of parallel applications onto multi-processor platforms: a multimedia application","year":2004,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Video Graphics Array; Component (thermodynamics); Encoder; Computer architecture; Programming paradigm; Embedded system; Programming language; Operating system; Field-programmable gate array","retraction":null,"screen_n_in":null,"score":{"opus":0.0341921410563524,"gpt":0.24081355483476,"spread":0.2066214137784076,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003520325,0.0001963831,0.0003310428,0.0001494408,0.0001164506,0.0003313545,0.0007017266,0.0001141931,0.000001269952],"category_scores_gemma":[0.00003014614,0.0001721277,0.00009812826,0.0005120767,0.00004036383,0.001007971,0.00007097352,0.00008784119,0.0001794714],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001542555,"about_ca_system_score_gemma":0.00009368957,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001125924,"about_ca_topic_score_gemma":0.000006845532,"domain_scores_codex":[0.9982459,0.00002369466,0.0007241022,0.0004066911,0.0003122507,0.000287344],"domain_scores_gemma":[0.9985917,0.0001217993,0.0003945419,0.0005822844,0.0001940394,0.0001156839],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004004504,0.001898485,0.001544856,0.002519696,0.0005185181,0.00002011536,0.01544944,0.3784551,0.005271648,0.3631046,0.001163011,0.2300145],"study_design_scores_gemma":[0.0007952037,0.00007033683,0.0001783994,0.0002319273,0.000005057318,0.00005770046,0.0004061374,0.9943357,0.000184145,0.001795135,0.001670381,0.000269935],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.001483419,0.0002799821,0.9951564,0.00002597146,0.0002282483,0.00168354,0.000007672034,0.000337917,0.0007968679],"genre_scores_gemma":[0.950824,0.000003004533,0.04771767,0.00001982576,0.0001039994,0.001119815,0.00001213267,0.00001721525,0.0001823841],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9493405,"threshold_uncertainty_score":0.7019164,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2116833435","doi":"10.1109/dsd.2007.22","title":"Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays","year":2007,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"NMOS logic; PMOS logic; Logic gate; Computer science; Electronic engineering; Transistor; Pass transistor logic; Electrical engineering; Engineering; Voltage","retraction":null,"screen_n_in":null,"score":{"opus":0.0359309534734655,"gpt":0.2423481703224631,"spread":0.2064172168489976,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001193508,0.0003070923,0.0003720532,0.0004408465,0.00005225425,0.0002982768,0.0002434632,0.0001820509,0.000001954554],"category_scores_gemma":[0.0001052264,0.0003259091,0.00007246857,0.0004873003,0.00002001457,0.001116344,0.00002345576,0.0002732184,0.00001599702],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005455168,"about_ca_system_score_gemma":0.00001844208,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001555019,"about_ca_topic_score_gemma":0.00008549842,"domain_scores_codex":[0.9979925,0.00004383474,0.0006504729,0.0003324669,0.0001917116,0.0007890024],"domain_scores_gemma":[0.998926,0.00062189,0.00008278712,0.0002183121,0.00004615472,0.0001048974],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001402472,0.00003794424,0.007637737,0.0001880127,0.00004964783,0.00005114589,0.001000237,0.9666288,0.00205613,0.0001799804,0.0001938547,0.02183621],"study_design_scores_gemma":[0.001809643,0.0004300681,0.001456915,0.001056225,0.0000107388,0.00003085843,0.001075229,0.9705406,0.0214086,0.0001984424,0.001128273,0.0008543685],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1266433,0.0004399964,0.8689147,0.00000410431,0.001484992,0.001059286,0.000002955093,0.0002826785,0.001168055],"genre_scores_gemma":[0.9965006,0.00002246972,0.002751117,0.000008220793,0.0002573573,0.0002368846,0.000009290613,0.00008152636,0.0001325441],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.8698573,"threshold_uncertainty_score":0.9999193,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2137447276","doi":"10.1109/dsd.2007.10","title":"A New Class of Cellular Automata","year":2007,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Cellular Automata and Applications","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria; University of British Columbia","funders":"","keywords":"Cellular automaton; Mobile automaton; Benchmark (surveying); Shift register; Computer science; Neighbourhood (mathematics); Automaton; Continuous spatial automaton; Electronic circuit; Asynchronous cellular automaton; Algorithm; Finite-state machine; Theoretical computer science; Built-in self-test; Time complexity; Quantum finite automata; Mathematics; Automata theory; Telecommunications","retraction":null,"screen_n_in":null,"score":{"opus":0.02109114505732392,"gpt":0.225863888365656,"spread":0.204772743308332,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000359752,0.000113803,0.0001738209,0.00008942903,0.00004176467,0.0002848356,0.0007800154,0.00005940837,0.000002944364],"category_scores_gemma":[0.00001770352,0.0001061561,0.00006752121,0.0004323128,0.00002207942,0.0005092457,0.0001176103,0.0000488118,0.0001883666],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00003129882,"about_ca_system_score_gemma":0.00008710616,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00004753945,"about_ca_topic_score_gemma":5.347393e-7,"domain_scores_codex":[0.9988288,0.00001991438,0.0003610569,0.0002581718,0.0002898301,0.0002421687],"domain_scores_gemma":[0.9988229,0.0001356393,0.0001379196,0.0007030295,0.00005077996,0.0001497523],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000134825,0.0002736925,0.0003431636,0.0001274121,0.00007831011,0.00009494967,0.0007492939,0.0006995012,0.07354669,0.7498308,0.02564059,0.1486021],"study_design_scores_gemma":[0.001924912,0.0004903941,0.001887312,0.0002713873,0.000034177,0.0003006416,0.0002663006,0.509556,0.1587233,0.009035308,0.3160824,0.001427946],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.00153523,0.0002407716,0.9839677,0.00004542958,0.0001870168,0.000307569,0.000004941075,0.0002825313,0.01342884],"genre_scores_gemma":[0.9848702,9.587054e-7,0.01329621,0.00001165974,0.00006222779,0.000006940028,0.000006920134,0.00001067247,0.001734234],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.983335,"threshold_uncertainty_score":0.4328919,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}