{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":3,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":3,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"579fb1176a4a","filters":{"venue":"Digital Systems Design"}},"results":[{"id":"W2060429008","doi":"10.1109/dsd.2004.29","title":"Automatic mapping of parallel applications onto multi-processor platforms: a multimedia application","year":2004,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Video Graphics Array; Component (thermodynamics); Encoder; Computer architecture; Programming paradigm; Embedded system; Programming language; Operating system; Field-programmable gate array","authors":[{"name":"Pierre Paulin","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0341921410563524,"gpt":0.24081355483476,"spread":0.2066214137784076,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001483506,0.0003097884,0.000154196,0.0002614342,0.0003081268,0.0004072083,0.0003923129,0.0002641646,0.001991302],"category_scores_gemma":[0.0005571255,0.0001432623,0.0001318492,0.0002709499,0.0001881981,0.0005204967,0.0004351234,0.0002806457,0.0004254603],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002428276,"about_ca_system_score_gemma":0.0003265818,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0008657054,"about_ca_topic_score_gemma":0.001498301,"domain_scores_codex":[0.9998864,0.0000173392,0.000007696776,0.00002725426,0.00004559766,0.00001560235],"domain_scores_gemma":[0.999868,0.00003922049,0.00001501322,0.00003293361,0.00003309781,0.0000116009],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001809388,0.0000684312,0.001130004,0.0001757078,0.00001779688,0.0005579466,0.0002473292,0.03304363,0.2184219,0.009918215,0.00257804,0.7336601],"study_design_scores_gemma":[0.0000583656,0.0003944889,0.003469632,0.00005817666,0.00004775178,0.001370336,0.0002527341,0.6168478,0.2905193,0.01743749,0.06950808,0.00003589377],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1787341,0.001230947,0.8067042,0.0003918851,0.0000567741,0.0001461973,0.00006593853,0.003305035,0.009364909],"genre_scores_gemma":[0.4807512,0.0007397605,0.5124521,0.00007686004,0.00003007905,0.00006416099,0.0001134966,0.0001728837,0.005599339],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001991302,"threshold_uncertainty_score":0.006661594,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2116833435","doi":"10.1109/dsd.2007.22","title":"Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays","year":2007,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"NMOS logic; PMOS logic; Logic gate; Computer science; Electronic engineering; Transistor; Pass transistor logic; Electrical engineering; Engineering; Voltage","authors":[{"name":"Scott W. Miller","is_ca":true},{"name":"Mihai Sima","is_ca":true},{"name":"Michael McGuire","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0359309534734655,"gpt":0.2423481703224631,"spread":0.2064172168489976,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004380911,0.0004151283,0.000170304,0.0003102923,0.0002149804,0.0007233074,0.001284615,0.0006463801,0.001843437],"category_scores_gemma":[0.00118729,0.0002198921,0.0003116665,0.0003431294,0.0003085251,0.001380115,0.0003201646,0.0003736588,0.0004394191],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003085474,"about_ca_system_score_gemma":0.0003077518,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002310546,"about_ca_topic_score_gemma":0.001241512,"domain_scores_codex":[0.999817,0.00004513774,0.00001919059,0.00003500895,0.00005868199,0.0000251038],"domain_scores_gemma":[0.9995611,0.0001310133,0.00009839929,0.0001214868,0.00007217304,0.00001569425],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0009613917,0.0003486208,0.004335817,0.0009946144,0.0002295669,0.0004656604,0.0003354873,0.0973499,0.3614738,0.1631171,0.004201224,0.3661868],"study_design_scores_gemma":[0.0003519143,0.001847471,0.001682525,0.0001242466,0.0003912617,0.001558363,0.0002443879,0.4414442,0.41366,0.0875657,0.05101686,0.0001132617],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1980364,0.002692041,0.7858981,0.001188031,0.000234473,0.0001885458,0.0001759592,0.001653144,0.00993318],"genre_scores_gemma":[0.6634297,0.0008626729,0.3312649,0.0003363937,0.00006589866,0.00009389036,0.0001116268,0.0000630984,0.003771856],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001843437,"threshold_uncertainty_score":0.006166875,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2137447276","doi":"10.1109/dsd.2007.10","title":"A New Class of Cellular Automata","year":2007,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Cellular Automata and Applications","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria; University of British Columbia","funders":"","keywords":"Cellular automaton; Mobile automaton; Benchmark (surveying); Shift register; Computer science; Neighbourhood (mathematics); Automaton; Continuous spatial automaton; Electronic circuit; Asynchronous cellular automaton; Algorithm; Finite-state machine; Theoretical computer science; Built-in self-test; Time complexity; Quantum finite automata; Mathematics; Automata theory; Telecommunications","authors":[{"name":"Hosna Jabbari","is_ca":true},{"name":"J.C. Muzio","is_ca":true},{"name":"Sun Lin","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02109114505732392,"gpt":0.225863888365656,"spread":0.204772743308332,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002426774,0.0004571139,0.0005476413,0.0007419261,0.0006790782,0.001894372,0.0007101744,0.0009326848,0.003886876],"category_scores_gemma":[0.001668958,0.0002325646,0.0009240157,0.0005925391,0.000933891,0.001469672,0.001014683,0.001095498,0.001030745],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0007366879,"about_ca_system_score_gemma":0.0005771919,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001457212,"about_ca_topic_score_gemma":0.0008885683,"domain_scores_codex":[0.9993539,0.000101746,0.00006123959,0.0002110849,0.0002116358,0.00006045015],"domain_scores_gemma":[0.9992161,0.0002944939,0.00007652739,0.0002096544,0.0001573271,0.00004592167],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00006423392,0.00003761439,0.001029681,0.0002048671,0.00004497999,0.0002775333,0.0002058153,0.06443131,0.02161228,0.7947021,0.00453358,0.1128561],"study_design_scores_gemma":[0.0000530042,0.0001414041,0.0006753893,0.00007099649,0.0000563517,0.001224216,0.0001003304,0.4414259,0.01254287,0.3629831,0.1806338,0.00009249176],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03368358,0.002956385,0.9258783,0.0005842312,0.0006559717,0.0001084226,0.0004369422,0.001061666,0.03463439],"genre_scores_gemma":[0.6085296,0.003837516,0.3523976,0.0007460212,0.0004923689,0.0005518036,0.0008590358,0.0001903042,0.03239577],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003886876,"threshold_uncertainty_score":0.01300293,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}