{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":8,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":8,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"cab4c3bde2a2","filters":{"venue":"IEE Proceedings - Computers and Digital Techniques"}},"results":[{"id":"W2075105459","doi":"10.1049/ip-cdt:20045019","title":"Resource-constrained system-on-a-chip test: a survey","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":54,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Reuse; Test (biology); Computer science; Test Management Approach; Resource (disambiguation); Key (lock); Embedded system; Engineering; Operating system","authors":[{"name":"Qiang Xu","is_ca":true},{"name":"Nicola Nicolici","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01729743171286061,"gpt":0.2237829421351339,"spread":0.2064855104222733,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0004748588,0.0003003362,0.000305873,0.0002355125,0.0002196095,0.001613728,0.0007294862,0.0001038292,5.172857e-7],"category_scores_gemma":[0.0001912043,0.0002697599,0.00007620482,0.0004265634,0.000113326,0.001196041,0.0002844268,0.0002074671,0.00001264857],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00006425427,"about_ca_system_score_gemma":0.00003243728,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00001138009,"about_ca_topic_score_gemma":7.700664e-7,"domain_scores_codex":[0.9982418,0.00001005779,0.0003677854,0.0006499381,0.0002936313,0.0004367257],"domain_scores_gemma":[0.9989357,0.000334528,0.0001642296,0.0002018627,0.0001525707,0.0002110965],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000002479092,0.0001554258,0.01322988,0.0001080998,0.00001930267,0.00002142733,0.0004769621,0.000002301231,0.0005831855,0.03537418,0.007832364,0.9421944],"study_design_scores_gemma":[0.005948587,0.01120577,0.0764199,0.01175124,0.0001069711,0.007961255,0.001380953,0.585961,0.08482093,0.02352213,0.1786777,0.01224354],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.2970746,0.0002993666,0.454265,0.002424063,0.0002549971,0.001293533,0.0000875269,0.0121455,0.2321554],"genre_scores_gemma":[0.9870168,0.000003808328,0.01210748,0.0005112406,0.0002313789,0.00001822741,0.000005044963,0.00002141077,0.0000846094],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9299508,"threshold_uncertainty_score":0.9999754,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2074853895","doi":"10.1049/ip-cdt:20045063","title":"High-resolution flash time-to-digital conversion and calibration for system-on-chip testing","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Jitter; Computer science; Electronic engineering; Flash (photography); Chip; Time-to-digital converter; CMOS; Computer hardware; Engineering; Clock signal","authors":[{"name":"Peter M. Levine","is_ca":true},{"name":"Gordon W. Roberts","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.009977435183330746,"gpt":0.2021272247279264,"spread":0.1921497895445956,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004715024,0.0001852441,0.0001680661,0.0001391199,0.00009825469,0.0004076425,0.00009395476,0.00008945097,4.185472e-7],"category_scores_gemma":[0.00004112436,0.0001748333,0.00002113534,0.0001155049,0.00004812901,0.001034924,0.00009184292,0.00007321773,0.000006364798],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008824804,"about_ca_system_score_gemma":0.000003083936,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":5.702329e-7,"about_ca_topic_score_gemma":2.941949e-8,"domain_scores_codex":[0.9992688,5.952022e-7,0.0001885603,0.0002435837,0.00009522734,0.000203238],"domain_scores_gemma":[0.999727,0.00005444233,0.0000440221,0.00005341134,0.00005800953,0.0000631858],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0000762476,0.00005741794,0.000704852,0.0007278425,0.00004553389,0.000001986538,0.0001329213,0.0009294259,0.008597737,0.01045649,0.02554759,0.952722],"study_design_scores_gemma":[0.0009445597,0.001932923,0.0001861207,0.001425991,0.00002994302,0.00008433936,0.0002038224,0.803371,0.1083011,0.00446398,0.07784481,0.001211481],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.6804616,0.0001417577,0.300072,0.0003649263,0.0001765054,0.001491294,0.0001287929,0.008829301,0.008333823],"genre_scores_gemma":[0.9334948,0.000007324754,0.06615785,0.00004865606,0.0001267457,0.00005275712,0.00001380948,0.00002661477,0.0000714385],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.9515105,"threshold_uncertainty_score":0.7129495,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1989830920","doi":"10.1049/ip-cdt:20050170","title":"Embedded power-aware cycle by cycle variable speed processor","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Pipeline (software); Field-programmable gate array; Computer science; Embedded system; Stratix; Clock rate; Nios II; Energy (signal processing); Power (physics); Computer hardware; Chip","authors":[{"name":"François-Raymond Boyer","is_ca":true},{"name":"H.G. Epassa","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.004336998004645747,"gpt":0.2107668771485533,"spread":0.2064298791439076,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0002276867,0.000406436,0.0003870111,0.0002347752,0.0002798928,0.002156623,0.0009683794,0.0001849594,0.00000323315],"category_scores_gemma":[0.00002649464,0.000394657,0.00008245231,0.0006691046,0.0001213252,0.002235119,0.0005512728,0.0002146088,0.000006211874],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005823443,"about_ca_system_score_gemma":0.00004687861,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00003801859,"about_ca_topic_score_gemma":1.582915e-7,"domain_scores_codex":[0.9977248,0.000008833485,0.0004892979,0.0008480265,0.0003759433,0.000553152],"domain_scores_gemma":[0.9989286,0.00005239975,0.0002611814,0.0002611075,0.0003270887,0.0001695987],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00009046615,0.001752877,0.003787381,0.0005412233,0.0001204807,0.000044304,0.001297789,0.0005766587,0.01082308,0.2187305,0.6558259,0.1064093],"study_design_scores_gemma":[0.001371161,0.001469754,0.000341686,0.0007233715,0.00002922203,0.0003658986,0.00009611621,0.5446183,0.1281396,0.2507982,0.06891657,0.003130141],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01649131,0.0001970597,0.93847,0.0004584219,0.0001039144,0.0004907128,0.00001922702,0.005258258,0.03851108],"genre_scores_gemma":[0.7581698,0.00002223997,0.2408077,0.000395756,0.00009535882,0.00002861701,0.00002001432,0.00003751308,0.0004230397],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7416785,"threshold_uncertainty_score":0.9998505,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2028757486","doi":"10.1049/ip-cdt:20050084","title":"Improving energy-efficiency in high-performance processors by bypassing trivial instructions","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computation; Computer science; Spec#; Efficient energy use; Energy consumption; Parallel computing; Energy (signal processing); Algorithm; Mathematics; Electrical engineering; Programming language","authors":[{"name":"Ehsan Atoofian","is_ca":true},{"name":"Amirali Baniasadi","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.004508871287032249,"gpt":0.1931490618463108,"spread":0.1886401905592786,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.000179558,0.0002941872,0.000281214,0.0004312728,0.0002599236,0.001308713,0.0006267708,0.000135751,3.221251e-7],"category_scores_gemma":[0.00001882252,0.0002901139,0.00004268754,0.000871222,0.0001251955,0.002459201,0.0003414438,0.0001916984,5.360972e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00008505578,"about_ca_system_score_gemma":0.00004768767,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001485373,"about_ca_topic_score_gemma":0.000001221653,"domain_scores_codex":[0.9981575,0.000007151128,0.0004811864,0.0006477738,0.0002701365,0.0004362567],"domain_scores_gemma":[0.9993522,0.00003215859,0.0002367223,0.0001467267,0.0001494217,0.00008278248],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002598118,0.0004843976,0.008699024,0.0001767491,0.00001160152,0.000008412781,0.0002931678,0.0003364207,0.004030863,0.06511519,0.01067637,0.9101418],"study_design_scores_gemma":[0.0009922234,0.0007498143,0.001581302,0.0004932417,0.000009309619,0.0001747612,0.00002970387,0.8293618,0.135618,0.02295669,0.006475701,0.001557433],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1990396,0.000112471,0.7954419,0.0001722695,0.0001047263,0.0001783677,0.000003375841,0.001797728,0.003149626],"genre_scores_gemma":[0.8571682,0.00003566999,0.1424572,0.00009598388,0.00008646908,0.00003994948,0.000007355888,0.00001864438,0.00009057781],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.9085844,"threshold_uncertainty_score":0.9999551,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1966844574","doi":"10.1049/ip-cdt:20050192","title":"Applying the Handel-C design flow in designing an HMAC-hash unit on FPGAs","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Hash-based message authentication code; Computer science; Hash function; MD5; Field-programmable gate array; Flexibility (engineering); Embedded system; Parallel computing; Computer architecture; Computer hardware; Message authentication code; Cryptography; Programming language; Algorithm; Mathematics","authors":[{"name":"Esam Khan","is_ca":true},{"name":"M. Watheq El‐Kharashi","is_ca":true},{"name":"Fayez Gebali","is_ca":true},{"name":"Mostafa Abd‐El‐Barr","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02948012540746649,"gpt":0.2628797136604757,"spread":0.2333995882530092,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0004509635,0.0002153456,0.0001730842,0.0002978047,0.0002979379,0.001835608,0.0005591698,0.00006118372,8.656457e-7],"category_scores_gemma":[0.000009547558,0.0001682352,0.0000464092,0.0005890193,0.00009032191,0.001441731,0.0001886023,0.0001786654,8.969621e-7],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00002637681,"about_ca_system_score_gemma":0.00002242278,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0000639812,"about_ca_topic_score_gemma":0.000006267675,"domain_scores_codex":[0.9986572,0.00001659799,0.0002951142,0.0004400466,0.0002576701,0.0003333197],"domain_scores_gemma":[0.9994695,0.0001103416,0.00009827618,0.0001676679,0.00008530449,0.00006892822],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00004111275,0.0003943733,0.006691216,0.00004755222,0.00001955971,0.00002537619,0.002109787,0.0002326775,0.001886577,0.2364451,0.003637469,0.7484692],"study_design_scores_gemma":[0.001729933,0.002526499,0.005452147,0.000593609,0.00002221882,0.0002194388,0.0009035437,0.4861455,0.04410311,0.4253987,0.03105205,0.001853286],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06483252,0.00004467939,0.9313563,0.0002533824,0.0000469534,0.0009555836,0.000003293477,0.0005196179,0.001987643],"genre_scores_gemma":[0.8316935,0.00001203861,0.1676668,0.0002912131,0.00005738549,0.0002552858,0.000004927666,0.0000122043,0.000006648916],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.766861,"threshold_uncertainty_score":0.9992006,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2089149535","doi":"10.1049/ip-cdt:20000484","title":"High-speed interconnect schemes for a pipelined FPGA","year":2000,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"University of Toronto","keywords":"NMOS logic; Computer science; Field-programmable gate array; Interconnection; Scheme (mathematics); Reduction (mathematics); Key (lock); Power consumption; Embedded system; Transistor; Electronic engineering; Parallel computing; Power (physics); Electrical engineering; Engineering; Voltage; Computer network","authors":[{"name":"H.-J. Lee","is_ca":false},{"name":"Michael Flynn","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006615716018608764,"gpt":0.1965774838011529,"spread":0.1899617677825441,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00009534241,0.0003087713,0.0003321857,0.0001702667,0.00007442745,0.0005318764,0.0002431295,0.0001269136,0.00001559484],"category_scores_gemma":[0.00001522019,0.0002885538,0.00008206642,0.0001866544,0.00007032502,0.001213808,0.00004699477,0.000136115,0.00001367081],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00004945363,"about_ca_system_score_gemma":0.000008227513,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00000264541,"about_ca_topic_score_gemma":1.607656e-7,"domain_scores_codex":[0.9988317,0.000001113243,0.0003423424,0.0003227869,0.0001321922,0.0003698631],"domain_scores_gemma":[0.9996136,0.00004189582,0.00004013206,0.0001002788,0.00008969476,0.0001143418],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0000971905,0.00007096069,0.0002366427,0.0003789345,0.0000786958,0.000003410817,0.0004780669,0.00003700949,0.008065959,0.001724759,0.03682453,0.9520038],"study_design_scores_gemma":[0.001540454,0.001310733,0.00009910365,0.0007109951,0.00004981113,0.00008907669,0.0001058823,0.09876408,0.5716554,0.007437113,0.316573,0.001664354],"study_design_candidate":"design_other","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9150758,0.0003597857,0.07035287,0.0001926007,0.0002834983,0.001020277,0.00004483639,0.004872313,0.007798063],"genre_scores_gemma":[0.9645433,0.0001174074,0.03455247,0.0001200315,0.0002494583,0.0000722794,0.00001501604,0.00006983705,0.0002602376],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.9503395,"threshold_uncertainty_score":0.9999567,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2094079707","doi":"10.1049/ip-cdt:20020449","title":"Current dynamics-based macro-model for power simulation in a complex VLIW DSP processor","year":2002,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Very long instruction word; Digital signal processing; Very-large-scale integration; Macro; Compiler; Embedded system; Power (physics); Software; Computer hardware; Computer architecture","authors":[{"name":"Radu Mureşan","is_ca":true},{"name":"Catherine H. Gebotys","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03516083783231008,"gpt":0.2871920378065482,"spread":0.2520311999742381,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002036288,0.000315406,0.0003234747,0.0004095303,0.0001537041,0.0009756968,0.0006221162,0.0001158628,0.000001148352],"category_scores_gemma":[0.00005409749,0.0003145776,0.00009249926,0.0004711395,0.00008119643,0.001232621,0.0002283959,0.0001673663,0.000001287811],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001147531,"about_ca_system_score_gemma":0.00002545054,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001827958,"about_ca_topic_score_gemma":7.050114e-7,"domain_scores_codex":[0.998195,0.000006086278,0.0004627179,0.0006747246,0.000248627,0.0004128427],"domain_scores_gemma":[0.9990756,0.00009321622,0.0002174707,0.0001758324,0.0003179629,0.0001199304],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0001295182,0.001760928,0.006049193,0.0009963604,0.00003944879,0.000008617455,0.003200737,0.05523661,0.0002332076,0.1060879,0.02645714,0.7998003],"study_design_scores_gemma":[0.0003783939,0.0002181785,0.0001008368,0.0001637865,0.000002986281,0.000005355487,0.000005158957,0.9831895,0.0003314864,0.01352336,0.001689297,0.0003916905],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.004788708,0.0001235235,0.9907027,0.0005656739,0.00004905513,0.0008236374,0.00001725878,0.001673617,0.001255852],"genre_scores_gemma":[0.7244146,0.00002358755,0.2751398,0.0002464202,0.00002487499,0.00009106165,0.00001421174,0.00002079365,0.00002463894],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.9279529,"threshold_uncertainty_score":0.9999306,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2072649780","doi":"10.1049/ip-cdt:20045117","title":"Power-aware branch predictor update","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Branch predictor; Computer science; Exploit; Key (lock); Power (physics); Predictive power; Power consumption; Energy consumption; Speculative execution; Integer (computer science); Simple (philosophy); Energy (signal processing); Reliability engineering; Parallel computing; Statistics; Computer security; Engineering; Mathematics","authors":[{"name":"Amirali Baniasadi","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006911291261733892,"gpt":0.2231419993484237,"spread":0.2162307080866898,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"codex-gemma-dda1882f352a","candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0001948264,0.0003232095,0.0002955691,0.0002613885,0.0001973916,0.001604441,0.000934095,0.0001413882,0.000003969688],"category_scores_gemma":[0.00002252517,0.0003047709,0.00008951176,0.0003893648,0.0001057146,0.002614757,0.000646521,0.0002052898,0.00001342032],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.00005061062,"about_ca_system_score_gemma":0.00003191848,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000001973539,"about_ca_topic_score_gemma":1.076821e-7,"domain_scores_codex":[0.9981981,0.000006681968,0.0003922083,0.0006740136,0.0003078387,0.0004211808],"domain_scores_gemma":[0.9990994,0.00003621637,0.0001738137,0.0002502415,0.0002313309,0.0002089928],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00003107193,0.0003476964,0.003102428,0.0001097397,0.00006517755,0.00001237452,0.001167611,0.00004544929,0.0004942704,0.1232123,0.1591512,0.7122607],"study_design_scores_gemma":[0.001174089,0.00151311,0.001505876,0.0007167996,0.00002021308,0.0005887529,0.00004221922,0.292552,0.05739898,0.06631642,0.5753821,0.002789472],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01295985,0.000198427,0.965663,0.001970736,0.0001099253,0.0003328611,0.000008497688,0.005228772,0.01352795],"genre_scores_gemma":[0.7566801,0.00008776772,0.2419655,0.0009421561,0.0001462142,0.00002433501,0.000004738216,0.00002212524,0.0001271228],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.7437202,"threshold_uncertainty_score":0.9999405,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}