{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":8,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":8,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"cab4c3bde2a2","filters":{"venue":"IEE Proceedings - Computers and Digital Techniques"}},"results":[{"id":"W2075105459","doi":"10.1049/ip-cdt:20045019","title":"Resource-constrained system-on-a-chip test: a survey","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":54,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"McMaster University","funders":"","keywords":"Reuse; Test (biology); Computer science; Test Management Approach; Resource (disambiguation); Key (lock); Embedded system; Engineering; Operating system","authors":[{"name":"Qiang Xu","is_ca":true},{"name":"Nicola Nicolici","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01729743171286061,"gpt":0.2237829421351339,"spread":0.2064855104222733,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007610661,0.0005428508,0.0008428523,0.001876828,0.0002862386,0.001256602,0.0009887692,0.0006409462,0.002739092],"category_scores_gemma":[0.001779686,0.0002642172,0.0003271449,0.003291271,0.0003015777,0.001597529,0.0004241293,0.0004036399,0.001186805],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003319046,"about_ca_system_score_gemma":0.0007995242,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.00133684,"about_ca_topic_score_gemma":0.001665692,"domain_scores_codex":[0.9992707,0.0001320311,0.00006754944,0.00008419398,0.0003918714,0.00005361784],"domain_scores_gemma":[0.998403,0.0009289215,0.0001129467,0.00008336162,0.0004035249,0.00006829117],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"not_applicable","study_design_scores_codex":[0.00009222884,0.00008499364,0.002704687,0.001795436,0.0000351559,0.0001784554,0.00005976469,0.006676135,0.002985214,0.005455246,0.009098767,0.9708339],"study_design_scores_gemma":[0.00009364093,0.001360868,0.01266157,0.002305888,0.000259427,0.005989475,0.0006520424,0.07924688,0.01139489,0.02491128,0.8610212,0.0001027275],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"review","genre_gemma":"review","genre_scores_codex":[0.03244506,0.6616098,0.2556779,0.001954963,0.0006381711,0.0003049668,0.0005150069,0.001001732,0.04585237],"genre_scores_gemma":[0.2222321,0.645894,0.1116869,0.001562203,0.001414776,0.0003579167,0.001954818,0.0002510791,0.01464624],"genre_candidate":"review","genre_consensus":"review","teacher_disagreement_score":0.002739092,"threshold_uncertainty_score":0.009163201,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2074853895","doi":"10.1049/ip-cdt:20045063","title":"High-resolution flash time-to-digital conversion and calibration for system-on-chip testing","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Jitter; Computer science; Electronic engineering; Flash (photography); Chip; Time-to-digital converter; CMOS; Computer hardware; Engineering; Clock signal","authors":[{"name":"Peter M. Levine","is_ca":true},{"name":"Gordon W. Roberts","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.009977435183330746,"gpt":0.2021272247279264,"spread":0.1921497895445956,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009107903,0.000372586,0.0003273473,0.0005797214,0.0002564855,0.0005476581,0.0006679272,0.0005627799,0.0037466],"category_scores_gemma":[0.003307725,0.0001799544,0.0001287439,0.0006163844,0.0003339483,0.0005926289,0.0003654782,0.0005152873,0.0006594631],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004948751,"about_ca_system_score_gemma":0.000513517,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004858393,"about_ca_topic_score_gemma":0.000999635,"domain_scores_codex":[0.9988337,0.0002202042,0.00004879625,0.00007530853,0.0007788002,0.00004310358],"domain_scores_gemma":[0.9979149,0.0009468023,0.0001764559,0.0004347648,0.0004764104,0.00005074481],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002953713,0.000125618,0.003043935,0.000391351,0.00003876816,0.0004128029,0.0001713088,0.01764639,0.5959464,0.01358891,0.005008488,0.3633307],"study_design_scores_gemma":[0.00009715599,0.0009791225,0.005515315,0.0001078305,0.00005794902,0.002158176,0.00007960038,0.2164806,0.7254497,0.004072967,0.04492718,0.00007449769],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06192129,0.002150464,0.9201422,0.0002804492,0.0002531961,0.0002371239,0.0001807159,0.003672035,0.01116252],"genre_scores_gemma":[0.650634,0.0009044281,0.3424276,0.0002185491,0.00009373998,0.0001900233,0.0002730145,0.0001664819,0.005092131],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.0037466,"threshold_uncertainty_score":0.01253361,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1989830920","doi":"10.1049/ip-cdt:20050170","title":"Embedded power-aware cycle by cycle variable speed processor","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Pipeline (software); Field-programmable gate array; Computer science; Embedded system; Stratix; Clock rate; Nios II; Energy (signal processing); Power (physics); Computer hardware; Chip","authors":[{"name":"François-Raymond Boyer","is_ca":true},{"name":"H.G. Epassa","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.004336998004645747,"gpt":0.2107668771485533,"spread":0.2064298791439076,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007061819,0.000186415,0.0001490595,0.0001769873,0.0001338094,0.0002742007,0.0004021853,0.0001332231,0.002735417],"category_scores_gemma":[0.0002643233,0.00009899685,0.00009071706,0.000214407,0.00008630026,0.0002656431,0.0001503432,0.0002464407,0.0003860406],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001869609,"about_ca_system_score_gemma":0.0003598601,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004349718,"about_ca_topic_score_gemma":0.001028698,"domain_scores_codex":[0.9999111,0.00001179327,0.000005386535,0.00002442883,0.00003591994,0.00001140457],"domain_scores_gemma":[0.9999027,0.00002150537,0.0000181211,0.0000193609,0.00003069874,0.000007504277],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000499414,0.00009028213,0.00142672,0.0002414132,0.00004644423,0.0001773963,0.00007435398,0.03758438,0.398319,0.006848595,0.007347862,0.547344],"study_design_scores_gemma":[0.0002162037,0.001424124,0.005700451,0.00004228986,0.0001913354,0.001246176,0.0000507488,0.5502105,0.3379801,0.004283045,0.09859329,0.00006164698],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.1715451,0.0009842669,0.8089178,0.0001828953,0.0001630965,0.00009147794,0.0001862274,0.005232253,0.01269686],"genre_scores_gemma":[0.8204556,0.0003524832,0.1673368,0.0001208283,0.00005514695,0.00006306496,0.0002338156,0.0001471834,0.01123501],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.002735417,"threshold_uncertainty_score":0.009150863,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2028757486","doi":"10.1049/ip-cdt:20050084","title":"Improving energy-efficiency in high-performance processors by bypassing trivial instructions","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computation; Computer science; Spec#; Efficient energy use; Energy consumption; Parallel computing; Energy (signal processing); Algorithm; Mathematics; Electrical engineering; Programming language","authors":[{"name":"Ehsan Atoofian","is_ca":true},{"name":"Amirali Baniasadi","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.004508871287032249,"gpt":0.1931490618463108,"spread":0.1886401905592786,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004326968,0.0007794801,0.0004360398,0.000384771,0.0004588847,0.00083874,0.001091455,0.0002875115,0.002066108],"category_scores_gemma":[0.002039964,0.0002390209,0.0002558527,0.0008425299,0.0005404477,0.001961972,0.0005699454,0.0005167501,0.0003620483],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000367463,"about_ca_system_score_gemma":0.0008809831,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0006647488,"about_ca_topic_score_gemma":0.002099345,"domain_scores_codex":[0.9996765,0.00005547823,0.00002259595,0.00004399584,0.0001003848,0.0001010591],"domain_scores_gemma":[0.9981437,0.0009191585,0.0002516436,0.0003917151,0.0002200143,0.0000737537],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00291538,0.0007008946,0.01778686,0.0008409853,0.0001896687,0.0007128125,0.000184454,0.3810701,0.3864141,0.02071144,0.003748183,0.1847251],"study_design_scores_gemma":[0.0001707994,0.001914527,0.009397256,0.00005292006,0.0002452889,0.0005493402,0.0001753069,0.6493024,0.317358,0.01396465,0.006792697,0.00007678617],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"empirical","genre_gemma":"methods","genre_scores_codex":[0.9432234,0.001670898,0.04950594,0.0001838314,0.00004698982,0.00002511674,0.00007295117,0.0007683609,0.004502526],"genre_scores_gemma":[0.9870947,0.0003265062,0.01158713,0.00003067986,0.00001311257,0.000009924686,0.00009831093,0.00004152675,0.0007982187],"genre_candidate":"methods","genre_consensus":null,"teacher_disagreement_score":0.002066108,"threshold_uncertainty_score":0.006911814,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1966844574","doi":"10.1049/ip-cdt:20050192","title":"Applying the Handel-C design flow in designing an HMAC-hash unit on FPGAs","year":2006,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Cryptographic Implementations and Security","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Hash-based message authentication code; Computer science; Hash function; MD5; Field-programmable gate array; Flexibility (engineering); Embedded system; Parallel computing; Computer architecture; Computer hardware; Message authentication code; Cryptography; Programming language; Algorithm; Mathematics","authors":[{"name":"Esam Khan","is_ca":true},{"name":"M. Watheq El‐Kharashi","is_ca":true},{"name":"Fayez Gebali","is_ca":true},{"name":"Mostafa Abd‐El‐Barr","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02948012540746649,"gpt":0.2628797136604757,"spread":0.2333995882530092,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005146234,0.0004159374,0.0001875081,0.0004491217,0.0002889181,0.0007053411,0.0006014543,0.0003100593,0.003410739],"category_scores_gemma":[0.0009775711,0.0001971941,0.0002785146,0.0003016856,0.0004160334,0.0003975055,0.0002471763,0.0003684956,0.0007073197],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004459016,"about_ca_system_score_gemma":0.0009333938,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002085023,"about_ca_topic_score_gemma":0.001951337,"domain_scores_codex":[0.9997112,0.00007356827,0.00002448374,0.00005168879,0.00009124052,0.00004774257],"domain_scores_gemma":[0.9995512,0.0001904442,0.00005385338,0.00007232501,0.0001183764,0.00001381996],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004856376,0.00008422225,0.001536458,0.0009344201,0.00007983804,0.0009060964,0.0004902491,0.1281611,0.1564259,0.06110317,0.003787152,0.6460058],"study_design_scores_gemma":[0.0002087544,0.001421396,0.002051581,0.0002307094,0.000109811,0.001944315,0.0001420516,0.5295816,0.3735153,0.0168101,0.0738957,0.00008867527],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02427225,0.0001648091,0.9673876,0.00007741498,0.0000277685,0.0002363812,0.00004690748,0.001904542,0.005882237],"genre_scores_gemma":[0.2050845,0.0002278651,0.789609,0.000146355,0.00001787042,0.0002073507,0.000104537,0.0001449642,0.004457554],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003410739,"threshold_uncertainty_score":0.01141,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2089149535","doi":"10.1049/ip-cdt:20000484","title":"High-speed interconnect schemes for a pipelined FPGA","year":2000,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":false,"ca_fund":true,"ca_venue":false,"about_ca":false},"ca_institutions":"","funders":"University of Toronto","keywords":"NMOS logic; Computer science; Field-programmable gate array; Interconnection; Scheme (mathematics); Reduction (mathematics); Key (lock); Power consumption; Embedded system; Transistor; Electronic engineering; Parallel computing; Power (physics); Electrical engineering; Engineering; Voltage; Computer network","authors":[{"name":"H.-J. Lee","is_ca":false},{"name":"Michael Flynn","is_ca":false}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006615716018608764,"gpt":0.1965774838011529,"spread":0.1899617677825441,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001296809,0.0002533722,0.0001158445,0.0003129218,0.0003345898,0.0003223311,0.0005473107,0.0002569584,0.003368352],"category_scores_gemma":[0.0002770503,0.0001237814,0.0001438587,0.0002978204,0.0002706427,0.0005903488,0.000331134,0.0002940073,0.0003864463],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004172627,"about_ca_system_score_gemma":0.0002443353,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004819997,"about_ca_topic_score_gemma":0.001583279,"domain_scores_codex":[0.9998957,0.00001674317,0.000009256816,0.00001626827,0.00004140922,0.00002059367],"domain_scores_gemma":[0.999816,0.00003388553,0.00003292289,0.00007306213,0.00003086746,0.00001336996],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005220743,0.0001413791,0.001391978,0.0004129146,0.00005425793,0.0005154844,0.0002766121,0.05410663,0.596174,0.03514253,0.003718749,0.3075435],"study_design_scores_gemma":[0.0002654833,0.003321808,0.004265249,0.00009842529,0.0001376649,0.001517473,0.0001699643,0.4086253,0.4879451,0.01545404,0.0780637,0.000135636],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3837627,0.001202819,0.5943468,0.0004333759,0.0001484355,0.0001728285,0.0001637606,0.002756603,0.01701279],"genre_scores_gemma":[0.8028316,0.000293297,0.1901006,0.00005803594,0.00003079844,0.0000484637,0.00009793831,0.00007447195,0.006464777],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003368352,"threshold_uncertainty_score":0.01126826,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2094079707","doi":"10.1049/ip-cdt:20020449","title":"Current dynamics-based macro-model for power simulation in a complex VLIW DSP processor","year":2002,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Very long instruction word; Digital signal processing; Very-large-scale integration; Macro; Compiler; Embedded system; Power (physics); Software; Computer hardware; Computer architecture","authors":[{"name":"Radu Mureşan","is_ca":true},{"name":"Catherine H. Gebotys","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03516083783231008,"gpt":0.2871920378065482,"spread":0.2520311999742381,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016139,0.0004350888,0.000368635,0.0002792285,0.0002688312,0.0004970936,0.0007825893,0.0005543351,0.003366451],"category_scores_gemma":[0.0005165925,0.0002501321,0.0003976587,0.0002025662,0.0003648837,0.0005203761,0.0003437613,0.0006437369,0.0006587552],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004069102,"about_ca_system_score_gemma":0.0004713626,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003965563,"about_ca_topic_score_gemma":0.002563358,"domain_scores_codex":[0.99992,0.00001739321,0.000005113267,0.00001348082,0.00003424516,0.00000982753],"domain_scores_gemma":[0.9998505,0.00007863783,0.00001509075,0.00002131921,0.00002695268,0.000007417509],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.00002253874,0.00001383555,0.0002829461,0.000030756,0.000009027081,0.00006097568,0.00005249283,0.9771404,0.006702654,0.01018811,0.0002603531,0.005235862],"study_design_scores_gemma":[0.000002396805,0.00001271925,0.00005783801,0.000001832949,0.000002539381,0.000008409353,0.000002810297,0.9974824,0.0006539748,0.001015977,0.0007571121,0.000002044475],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.03370396,0.0001871656,0.9572603,0.00012625,0.00003137202,0.00009259962,0.0002059913,0.0009530266,0.00743939],"genre_scores_gemma":[0.8252739,0.0006136018,0.1602544,0.0001295797,0.00003976831,0.0007502432,0.0003785829,0.0003802379,0.0121798],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003965563,"threshold_uncertainty_score":0.01126188,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2072649780","doi":"10.1049/ip-cdt:20045117","title":"Power-aware branch predictor update","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Parallel Computing and Optimization Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Victoria","funders":"","keywords":"Branch predictor; Computer science; Exploit; Key (lock); Power (physics); Predictive power; Power consumption; Energy consumption; Speculative execution; Integer (computer science); Simple (philosophy); Energy (signal processing); Reliability engineering; Parallel computing; Statistics; Computer security; Engineering; Mathematics","authors":[{"name":"Amirali Baniasadi","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.006911291261733892,"gpt":0.2231419993484237,"spread":0.2162307080866898,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003485318,0.0005425693,0.0006514044,0.0007105823,0.0004321944,0.0007795024,0.000993705,0.0003332867,0.002265018],"category_scores_gemma":[0.003399199,0.0004007891,0.0002897296,0.0009615838,0.0002004753,0.001228093,0.0006428398,0.0009395329,0.0007021543],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003221084,"about_ca_system_score_gemma":0.0009838406,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001173342,"about_ca_topic_score_gemma":0.003152275,"domain_scores_codex":[0.9993723,0.00009133606,0.00003640089,0.00008032034,0.0003456275,0.00007397072],"domain_scores_gemma":[0.9984993,0.0004984298,0.0001410909,0.0004041037,0.000415929,0.0000412077],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004413813,0.0001618916,0.007665725,0.0001617404,0.00006331247,0.0002119929,0.0001225088,0.05272109,0.04452009,0.007836066,0.009689007,0.8764052],"study_design_scores_gemma":[0.00007280383,0.0004964963,0.005360928,0.00005666741,0.0001279802,0.0008684554,0.00005986047,0.8116397,0.1355724,0.007405792,0.03828086,0.00005804997],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1470685,0.003099568,0.8255846,0.0006124817,0.0004269949,0.0001662486,0.0003019205,0.010157,0.0125827],"genre_scores_gemma":[0.7610344,0.001451525,0.2210887,0.0003553629,0.0002028658,0.0001015353,0.0006953607,0.0003857045,0.01468451],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002265018,"threshold_uncertainty_score":0.007577181,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}