{"meta":{"page":1,"per_page":50,"max_per_page":100,"total":22,"total_is_capped":false,"direct_labels_cover":0,"predictions_cover":22,"direct_label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline (scores rank; they never assert a category)","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12","author_layer_release":"2026-06-26"},"query_hash":"7ecb8b19224d","filters":{"venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications"}},"results":[{"id":"W2167706997","doi":"10.1109/iwsoc.2004.56","title":"RNS application for digital image processing","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Cryptography and Residue Arithmetic","field":"Computer Science","cited_by":61,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Concordia University; Western University","funders":"","keywords":"Very-large-scale integration; Computer science; Residue number system; MATLAB; Image processing; Digital image processing; Digital image; Coding (social sciences); Grayscale; Encoder; Binary number; Computer hardware; Binary image; Image (mathematics); Computer vision; Algorithm; Embedded system; Arithmetic; Mathematics","authors":[{"name":"Wei Wang","is_ca":true},{"name":"M. N. S. Swamy","is_ca":true},{"name":"M.O. Ahmad","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.01554083003520035,"gpt":0.2918521422020731,"spread":0.2763113121668727,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003259134,0.000362856,0.0002590095,0.0005412731,0.0001937953,0.0004598877,0.0003795978,0.0004790401,0.008864846],"category_scores_gemma":[0.000949626,0.0001147396,0.0003149429,0.0005808411,0.0002916811,0.0006186471,0.0004272501,0.0004496717,0.003903051],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002781444,"about_ca_system_score_gemma":0.0002558734,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003229269,"about_ca_topic_score_gemma":0.0003645162,"domain_scores_codex":[0.9996836,0.00006192848,0.00002334191,0.00004760019,0.0001639141,0.0000196278],"domain_scores_gemma":[0.9996504,0.0001184086,0.00002635957,0.00007938327,0.0001144233,0.00001113126],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002025765,0.00004884716,0.0007763541,0.0007207616,0.00003017712,0.0005911803,0.0001796881,0.01394849,0.1586847,0.05823297,0.007429991,0.7591544],"study_design_scores_gemma":[0.00004744383,0.0006011949,0.00167494,0.0002544515,0.00007840173,0.005013669,0.0001536156,0.250827,0.2886778,0.03926769,0.4133389,0.00006491232],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.02615288,0.007044385,0.9118747,0.0007298646,0.0004002243,0.0001102318,0.00009094307,0.00317568,0.05042107],"genre_scores_gemma":[0.4340572,0.009000918,0.5101956,0.0005729193,0.000353648,0.00009091019,0.0002664466,0.0002565664,0.04520575],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.008864846,"threshold_uncertainty_score":0.02965587,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2148315799","doi":"10.1109/iwsoc.2004.42","title":"Integrated hardware-software platform for image processing applications","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Computer hardware; Computer science; Software; Embedded system; Field-programmable gate array; Host (biology); Block (permutation group theory); Image processing; Encoder; Hardware acceleration; Discrete cosine transform; Image (mathematics); Operating system; Artificial intelligence","authors":[{"name":"Tamer Mohamed","is_ca":true},{"name":"Wael Badawy","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.04030798909271241,"gpt":0.3213230223451311,"spread":0.2810150332524187,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003899511,0.0007044892,0.0004126996,0.0005814415,0.0002222184,0.00069793,0.00124999,0.0006937859,0.01500043],"category_scores_gemma":[0.0009285326,0.0003001089,0.0003506543,0.0003614899,0.0001806524,0.0007005225,0.0007192766,0.001046908,0.006626947],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002403718,"about_ca_system_score_gemma":0.0004984045,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003490028,"about_ca_topic_score_gemma":0.0003897001,"domain_scores_codex":[0.9994165,0.00007233043,0.00003107753,0.0000661182,0.0003415883,0.0000723859],"domain_scores_gemma":[0.9995901,0.00006922596,0.00002652811,0.00009518335,0.0001783876,0.0000404982],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0007792036,0.0003871822,0.001128644,0.0008483097,0.0001389239,0.0008519467,0.000236445,0.01361721,0.3542242,0.02779039,0.02257507,0.5774225],"study_design_scores_gemma":[0.0003716982,0.00255976,0.003319903,0.000224984,0.0002500548,0.002451359,0.00008585383,0.2448648,0.4085074,0.009322364,0.3279184,0.0001232973],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.01747668,0.0008514941,0.9449325,0.0001574428,0.0002828652,0.0004249232,0.0001789876,0.0179832,0.01771198],"genre_scores_gemma":[0.3041378,0.0009674268,0.6502085,0.0004082732,0.0002066198,0.0007331039,0.001396355,0.001237148,0.04070493],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01500043,"threshold_uncertainty_score":0.05018145,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1766425878","doi":"10.1109/iwsoc.2004.4","title":"A CMOS high-voltage DC-DC up converter dedicated for ultrasonic applications","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advanced DC-DC Converters","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Electrical engineering; Charge pump; Amplifier; CMOS; Voltage; High voltage; Ultrasonic sensor; Charge amplifier; Electronic engineering; Physics; Engineering; Operational amplifier; Capacitor; Acoustics","authors":[{"name":"R. Chebli","is_ca":true},{"name":"Mohamad Sawan","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0150178609006841,"gpt":0.2718046660693136,"spread":0.2567868051686296,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001367979,0.0002582324,0.0002622993,0.0001983006,0.0002242587,0.0006480582,0.000814955,0.0003365751,0.003048599],"category_scores_gemma":[0.000346991,0.0001981266,0.0001628067,0.000233145,0.0001511408,0.0004753015,0.0002145851,0.0004697167,0.00102799],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000306326,"about_ca_system_score_gemma":0.0003881299,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004794661,"about_ca_topic_score_gemma":0.0007168036,"domain_scores_codex":[0.9997393,0.00002805404,0.00001370984,0.00005980211,0.0001270045,0.00003207653],"domain_scores_gemma":[0.9997957,0.00003920404,0.00002060941,0.00003170438,0.00009522508,0.00001756195],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0002070303,0.0000937208,0.000924187,0.0003801398,0.00004906234,0.0002856192,0.00009574971,0.004791752,0.6885371,0.007888151,0.003859465,0.2928881],"study_design_scores_gemma":[0.00009197828,0.00156181,0.00413817,0.00007115499,0.0001500395,0.00357522,0.00008174471,0.07714304,0.7915765,0.001915622,0.1196453,0.00004924412],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.09796415,0.002365989,0.865831,0.0002659249,0.0005003769,0.0002546333,0.0003013051,0.00490199,0.02761463],"genre_scores_gemma":[0.7450594,0.0009087584,0.2371683,0.0003873834,0.0001734965,0.0001348201,0.0002764408,0.0001030908,0.01578828],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003048599,"threshold_uncertainty_score":0.01019859,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1686925915","doi":"10.1109/iwsoc.2004.1","title":"10 GHz PLL using active shunt-peaked MCML gates and improved frequency acquisition XOR phase detector in 0.18 /spl mu/m CMOS","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; CMOS; Detector; Electronic engineering; Electronic circuit; Phase detector; XOR gate; Phase frequency detector; Logic gate; Electrical engineering; Engineering; Computer science; Physics; Optoelectronics; Voltage; Charge pump; Phase noise","authors":[{"name":"Hung Tien Bui","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02516838873262775,"gpt":0.3106419570239489,"spread":0.2854735682913211,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002156963,0.0002191759,0.0001691585,0.0001838242,0.0001350933,0.0004004135,0.0006118591,0.0003326325,0.001418821],"category_scores_gemma":[0.000330352,0.0001719008,0.0001831153,0.0002485586,0.0002443479,0.000617689,0.0002542817,0.0002378991,0.0002635613],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005527554,"about_ca_system_score_gemma":0.0003356448,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001096081,"about_ca_topic_score_gemma":0.002298842,"domain_scores_codex":[0.9998366,0.00003144337,0.00001148644,0.00003484542,0.00005191972,0.00003375466],"domain_scores_gemma":[0.9998883,0.00003721827,0.00003170045,0.00001348299,0.00001871567,0.00001058399],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0008559052,0.0001249872,0.003393269,0.0003011008,0.00005015698,0.0005740749,0.0002630244,0.01484604,0.8133857,0.03377745,0.002123084,0.1303053],"study_design_scores_gemma":[0.0002776083,0.001139441,0.002499914,0.00005056467,0.0001417275,0.001272068,0.00005269133,0.1262114,0.821463,0.005641968,0.04119057,0.00005905056],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.5356863,0.001886762,0.4403127,0.0005659274,0.0002250847,0.0001490557,0.0002441052,0.004032365,0.0168978],"genre_scores_gemma":[0.8857263,0.0002627215,0.1103377,0.0000933492,0.00002964656,0.00003111105,0.00006937732,0.00004650613,0.003403272],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.001418821,"threshold_uncertainty_score":0.004746437,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1644106052","doi":"10.1109/iwsoc.2004.38","title":"Evaluation of MP-SoC interconnect architectures: a case study","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Interconnection; Computer architecture; Network topology; Embedded system; System on a chip; Multiprocessing; Integrated circuit design; Latency (audio); Parallel computing; Computer network","authors":[{"name":"Partha Pratim Pande","is_ca":true},{"name":"Cristian Grecu","is_ca":true},{"name":"M. Jones","is_ca":true},{"name":"A. Ivanov","is_ca":true},{"name":"R. Saleh","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.05234890358429464,"gpt":0.3449629018224926,"spread":0.292613998238198,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019871,0.0006039666,0.0003430394,0.0008242473,0.0003982307,0.000671665,0.0009553732,0.0008288998,0.001940825],"category_scores_gemma":[0.007494809,0.0002016915,0.0003215665,0.00108594,0.0004926256,0.0007880838,0.0006018021,0.0004164465,0.0002159037],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008609733,"about_ca_system_score_gemma":0.0004402479,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001674889,"about_ca_topic_score_gemma":0.002509664,"domain_scores_codex":[0.9981875,0.0008788007,0.00009237967,0.00009448448,0.0005863596,0.0001605173],"domain_scores_gemma":[0.9933839,0.004322037,0.0003544329,0.0005085699,0.001266379,0.0001646478],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.001174302,0.0009715571,0.01707219,0.001662575,0.0001358147,0.00429587,0.0009024767,0.7314062,0.04503559,0.01710247,0.004433212,0.1758078],"study_design_scores_gemma":[0.0001246979,0.002132995,0.006455648,0.0000632083,0.00007450024,0.001142013,0.0007428399,0.9205872,0.05762334,0.004077862,0.006946945,0.00002877839],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"empirical","genre_gemma":"empirical","genre_scores_codex":[0.9548348,0.0003512604,0.0354885,0.0002215917,0.00001642699,0.0002373011,0.0003511362,0.0002992494,0.008199776],"genre_scores_gemma":[0.9651039,0.000171263,0.0328188,0.00002894254,0.000007240763,0.0001014547,0.0002277714,0.00004833143,0.001492347],"genre_candidate":"empirical","genre_consensus":"empirical","teacher_disagreement_score":0.0019871,"threshold_uncertainty_score":0.01050889,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1842313047","doi":"10.1109/iwsoc.2004.18","title":"A step towards intelligent translation from high-level design to RTL","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Interconnection Networks and Systems","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; sort; Compiler; High-level synthesis; Programming language; Merge (version control); Field-programmable gate array; Software; Intermediate language; Computer architecture; High-level programming language; Parallel computing; Embedded system; Database","authors":[{"name":"Jean‐Pierre David","is_ca":true},{"name":"Étienne Bergeron","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.07616103253424063,"gpt":0.312498093884344,"spread":0.2363370613501034,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003427191,0.0009711301,0.0008442171,0.001071825,0.0004700977,0.003099525,0.001912168,0.0008718955,0.006856394],"category_scores_gemma":[0.009086535,0.0009637627,0.001125761,0.0009040858,0.001220567,0.003251974,0.001265789,0.004169555,0.006226722],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0009532833,"about_ca_system_score_gemma":0.001909837,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001025211,"about_ca_topic_score_gemma":0.0008618581,"domain_scores_codex":[0.9974112,0.0008784431,0.0002979114,0.000276078,0.0009237207,0.0002125855],"domain_scores_gemma":[0.9930348,0.002130353,0.0003057333,0.002488279,0.001930381,0.0001103607],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0003369524,0.0004142949,0.001435664,0.001441016,0.0001278305,0.0005555368,0.002224004,0.05644378,0.09356835,0.2864622,0.02559477,0.5313956],"study_design_scores_gemma":[0.0002315047,0.0006120144,0.0006051467,0.0006388485,0.0001418865,0.000643511,0.0003849084,0.2354956,0.1583885,0.1560259,0.4466678,0.0001644651],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.002199711,0.0001261595,0.9866232,0.0004494779,0.0001139152,0.00008239425,0.00008726619,0.007043234,0.003274646],"genre_scores_gemma":[0.03100016,0.0003121725,0.9620413,0.0004617326,0.00008726548,0.0001353937,0.0003550464,0.002750701,0.002856238],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.006856394,"threshold_uncertainty_score":0.02293688,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1934202930","doi":"10.1109/iwsoc.2004.29","title":"Consistency validation of high-level requirements","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Formal Methods in Verification","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Computer science; Consistency (knowledge bases); Abstraction; Model validation; Formal verification; Software engineering; Reliability engineering; Programming language; Data mining; Artificial intelligence; Data science; Engineering","authors":[{"name":"N. Gorse","is_ca":true},{"name":"E.M. Aboulhamid","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.07645753720916089,"gpt":0.3502733583454872,"spread":0.2738158211363263,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.02076256,0.001068598,0.0009276403,0.00205958,0.0007856405,0.003178057,0.003125505,0.002083499,0.00349573],"category_scores_gemma":[0.08164948,0.0008072032,0.002425822,0.0009556691,0.002498585,0.003882827,0.003269239,0.002149187,0.001592948],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001710656,"about_ca_system_score_gemma":0.003848451,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001396076,"about_ca_topic_score_gemma":0.0008678781,"domain_scores_codex":[0.9527993,0.02061799,0.003210906,0.003786252,0.01803324,0.001552334],"domain_scores_gemma":[0.8802286,0.05950219,0.006141195,0.03605063,0.01758039,0.0004969325],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","study_design_scores_codex":[0.001222525,0.0005804613,0.0125397,0.002603287,0.0005261918,0.001614863,0.002621519,0.2131684,0.124559,0.2736489,0.008700509,0.3582147],"study_design_scores_gemma":[0.0003333512,0.0007283824,0.00442251,0.0007832451,0.0002116549,0.0008973912,0.0004201728,0.5796357,0.2217495,0.1432313,0.04742089,0.00016587],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.03067648,0.0002341526,0.9609624,0.000368501,0.0001030214,0.0003503972,0.0003192506,0.002879345,0.004106448],"genre_scores_gemma":[0.5640489,0.0004609906,0.4263974,0.0006251592,0.0001167087,0.001209646,0.002298724,0.001596105,0.003246504],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.02076256,"threshold_uncertainty_score":0.1098042,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1859137248","doi":"10.1109/iwsoc.2004.61","title":"SOC design of an IF subsampling terminal for a gigabit wireless LAN with asymmetric equalization","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Gigabit; Computer science; Terminal (telecommunication); Equalization (audio); Bandwidth (computing); Wireless lan; Wireless; QAM; Quadrature amplitude modulation; Computer hardware; Base station; Electronic engineering; Computer network; Engineering; Bit error rate; Telecommunications; Channel (broadcasting)","authors":[{"name":"H. Pekau","is_ca":true},{"name":"J.K. Nakaska","is_ca":true},{"name":"Jim Kulyk","is_ca":true},{"name":"G. McGibney","is_ca":true},{"name":"J.W. Haslett","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03550726622755309,"gpt":0.3087415705997912,"spread":0.2732343043722382,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002035706,0.0005244386,0.0004156671,0.0003288535,0.000354546,0.0007853904,0.0009528266,0.0004219301,0.003610669],"category_scores_gemma":[0.0004467063,0.0002246634,0.0003173417,0.000168291,0.0001598695,0.0004558494,0.0002355689,0.0004080048,0.001270686],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004993867,"about_ca_system_score_gemma":0.0009849848,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001174374,"about_ca_topic_score_gemma":0.001771362,"domain_scores_codex":[0.9997242,0.00003280819,0.00002020528,0.00004946709,0.0001118214,0.00006140905],"domain_scores_gemma":[0.9996765,0.00004573221,0.00004746391,0.00003976111,0.0001553906,0.00003524003],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0007359445,0.0002301969,0.003088288,0.0007593048,0.0003180519,0.000982783,0.0002446119,0.04024183,0.7405434,0.01237805,0.007007603,0.1934699],"study_design_scores_gemma":[0.0002930487,0.002716101,0.004978932,0.0001146124,0.0004207211,0.002802776,0.00009284738,0.4770331,0.4618089,0.002215661,0.04741519,0.0001081667],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1852347,0.0008005693,0.7887266,0.0003942109,0.0004269283,0.0005861555,0.0004274131,0.006293093,0.01711032],"genre_scores_gemma":[0.8189262,0.0002696844,0.171856,0.0003378358,0.0001328201,0.0002286284,0.0004475286,0.0001512921,0.007649944],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003610669,"threshold_uncertainty_score":0.01207888,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1840648038","doi":"10.1109/iwsoc.2004.7","title":"A field programmable bit-serial digital signal processor","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Digital Filter Design and Implementation","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Digital signal processing; Computer hardware; Arithmetic logic unit; Multiplication (music); Digital signal processor; Signal processing; Serial communication; Digital filter; Digital signal; Field-programmable gate array; Filter (signal processing); Arithmetic; Mathematics","authors":[{"name":"Syed Abdul Rahim","is_ca":true},{"name":"L.E. Turner","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02890097932253533,"gpt":0.307644229936574,"spread":0.2787432506140387,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002083445,0.0004453404,0.0002649222,0.000520332,0.0002604838,0.0005983319,0.0005405752,0.0004469655,0.01577215],"category_scores_gemma":[0.0005379359,0.0001647265,0.0001772974,0.0004830725,0.0001837047,0.0005041514,0.0001967412,0.0004888508,0.006755677],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001699594,"about_ca_system_score_gemma":0.0004689535,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004321591,"about_ca_topic_score_gemma":0.0004735678,"domain_scores_codex":[0.9996543,0.00004806797,0.00002058905,0.00005331,0.0001967001,0.00002702119],"domain_scores_gemma":[0.9997261,0.0000428629,0.00002155565,0.00005529072,0.000130379,0.00002374421],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0006989441,0.000301989,0.001821243,0.0005890961,0.00007671183,0.0007067939,0.0001225134,0.01241085,0.3379664,0.02458549,0.04172036,0.5789996],"study_design_scores_gemma":[0.0005022172,0.002948041,0.004367679,0.0000953774,0.0001436145,0.005247537,0.00004347125,0.1721993,0.3485385,0.007452071,0.4583448,0.0001172931],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.08083165,0.001090343,0.7903501,0.0006291257,0.0008777362,0.0009780395,0.001573159,0.03154626,0.09212363],"genre_scores_gemma":[0.5613678,0.0009573619,0.3466388,0.001093176,0.0003176148,0.0006954276,0.002131668,0.0004403239,0.08635787],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.01577215,"threshold_uncertainty_score":0.05276316,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1770460136","doi":"10.1109/iwsoc.2004.55","title":"Reconfigurable 2.5 GHz phase-locked loop for system on chip applications","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary; Simon Fraser University; University of Alberta","funders":"","keywords":"Phase-locked loop; Jitter; Phase frequency detector; Charge pump; CMOS; Phase detector; Chip; Electronic engineering; Power supply rejection ratio; Electrical engineering; Voltage; Engineering; Capacitor","authors":[{"name":"K. Iniewski","is_ca":true},{"name":"M. Syrzycki","is_ca":true},{"name":"Sebastian Magierowski","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02756812983972067,"gpt":0.307238296500182,"spread":0.2796701666604614,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009592625,0.0003052028,0.0002265469,0.0002355797,0.0001579151,0.0003749107,0.0005454929,0.0003273679,0.003506121],"category_scores_gemma":[0.0002082358,0.00009427167,0.0001731211,0.0002417633,0.0001021549,0.000317153,0.0001805676,0.0002308562,0.0008161079],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002192026,"about_ca_system_score_gemma":0.0001381051,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.000277192,"about_ca_topic_score_gemma":0.0006307181,"domain_scores_codex":[0.9998733,0.00002093008,0.00000579837,0.00003057017,0.00003931345,0.00003008153],"domain_scores_gemma":[0.9999099,0.00002085258,0.00001931263,0.00001798152,0.00002221717,0.000009797129],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0004889754,0.00007877076,0.001596585,0.000177112,0.00003459066,0.0004306276,0.00008492257,0.008867852,0.7536817,0.005050462,0.003633334,0.2258752],"study_design_scores_gemma":[0.0002071265,0.002255756,0.006830489,0.00005787857,0.0001946397,0.00300782,0.00009461487,0.191964,0.6686308,0.003401192,0.1232761,0.00007967227],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.3114538,0.004194468,0.6411136,0.0004555465,0.000502536,0.0001328394,0.0003892596,0.009899154,0.03185882],"genre_scores_gemma":[0.9213552,0.000392786,0.06987209,0.0001894689,0.00008623312,0.00004882493,0.0002444748,0.0001029015,0.007708054],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003506121,"threshold_uncertainty_score":0.01172918,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2088900666","doi":"10.1109/iwsoc.2004.17","title":"A sigma-delta modulator for digital hearing instruments using 0.18/spl mu/m CMOS technology","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"CMOS; Delta-sigma modulation; Figure of merit; Dynamic range; Electrical engineering; Electronic engineering; Bandwidth (computing); Physics; Engineering; Optoelectronics; Telecommunications","authors":[{"name":"Iman Taha","is_ca":true},{"name":"Majid Ahmadi","is_ca":true},{"name":"William C. Miller","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03484163898546912,"gpt":0.2865035105295711,"spread":0.251661871544102,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001013625,0.0002172702,0.0001106639,0.0001732398,0.00017903,0.0002798463,0.0003201764,0.000263741,0.002156028],"category_scores_gemma":[0.000230394,0.0001023414,0.0001095798,0.0001712527,0.00009896334,0.0003120227,0.000119245,0.0002271525,0.0006072703],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0001853105,"about_ca_system_score_gemma":0.0002489271,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0003154156,"about_ca_topic_score_gemma":0.000937516,"domain_scores_codex":[0.9999166,0.00000977903,0.000004802932,0.0000145551,0.00004673009,0.000007604688],"domain_scores_gemma":[0.9999367,0.00001724982,0.00001039889,0.000004130814,0.00002591149,0.000005671442],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001751104,0.00004293197,0.001136766,0.0002724946,0.00001833011,0.0001785485,0.0001512235,0.001151646,0.6757215,0.004031178,0.00161878,0.3155015],"study_design_scores_gemma":[0.000131914,0.00321498,0.006243093,0.0001479001,0.0001702932,0.005542846,0.0001945236,0.0610809,0.7149228,0.004209335,0.2040972,0.00004414216],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1913465,0.008068256,0.7774715,0.0004715262,0.0003474625,0.0002242292,0.0002350469,0.001942874,0.01989259],"genre_scores_gemma":[0.5657042,0.002208401,0.4127301,0.000280784,0.0001064859,0.00009971515,0.0001367213,0.00004886017,0.01868477],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.002156028,"threshold_uncertainty_score":0.007212579,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2162657483","doi":"10.1109/iwsoc.2004.68","title":"Ultra low noise signed digit arithmetic using cellular neural networks","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Neural Networks Stability and Synchronization","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Adder; Computer science; CMOS; Noise (video); Electronic engineering; Asynchronous communication; Digital electronics; Electronic circuit; Arithmetic; Electrical engineering; Mathematics; Engineering; Telecommunications; Artificial intelligence","authors":[{"name":"Youssef Youssry Ibrahim","is_ca":true},{"name":"G.A. Jullien","is_ca":true},{"name":"William C. Miller","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02202934079656555,"gpt":0.2712320370516464,"spread":0.2492026962550808,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001766483,0.0002755477,0.0001784531,0.0002307906,0.0001945594,0.0004529514,0.0004186857,0.0003326008,0.001033344],"category_scores_gemma":[0.0005416806,0.0001163592,0.0002064453,0.0002905429,0.0002691451,0.0005735898,0.0002676645,0.0002664039,0.0002360953],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0004502001,"about_ca_system_score_gemma":0.0002619122,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001486566,"about_ca_topic_score_gemma":0.003207109,"domain_scores_codex":[0.9998896,0.00002292841,0.000009257095,0.00002120337,0.00004475233,0.00001227917],"domain_scores_gemma":[0.9998424,0.00005923841,0.00002208108,0.00002177458,0.00004791251,0.000006574066],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0002889235,0.00008010989,0.00170347,0.0002647344,0.00008205166,0.0003095735,0.0001526138,0.2652517,0.2287705,0.06180158,0.001612244,0.4396825],"study_design_scores_gemma":[0.00002456787,0.0002082847,0.0005762427,0.00002725216,0.00005209895,0.0001416869,0.00002143574,0.904185,0.07504015,0.00992649,0.009774886,0.00002194277],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1272701,0.001074865,0.8617221,0.000269298,0.0001521673,0.00004856273,0.00004902709,0.001214859,0.008199137],"genre_scores_gemma":[0.7576411,0.000515952,0.237658,0.0001137642,0.00003460126,0.00005308268,0.00006380585,0.00002372958,0.003895916],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.001486566,"threshold_uncertainty_score":0.003456831,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1495668040","doi":"10.1109/iwsoc.2004.9","title":"A fully automated approach for analog circuit reuse","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"VLSI and FPGA Design Techniques","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Parasitic extraction; Computer science; Matching (statistics); Reuse; Electronic engineering; Electronic design automation; Computer engineering; Engineering; Embedded system","authors":[{"name":"Sherif Hammouda","is_ca":false},{"name":"Mohamed Dessouky","is_ca":false},{"name":"Mohamed Tawfik","is_ca":false},{"name":"Wael Badawy","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02889572553905778,"gpt":0.2860026249815629,"spread":0.2571068994425051,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004995315,0.001095526,0.0007401747,0.001217483,0.0007565641,0.00143892,0.001791765,0.0006172857,0.01137928],"category_scores_gemma":[0.001702848,0.0005023676,0.001443669,0.000774434,0.0008856669,0.001785103,0.002063647,0.001072065,0.003330818],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0006467914,"about_ca_system_score_gemma":0.001237543,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002178617,"about_ca_topic_score_gemma":0.003050719,"domain_scores_codex":[0.9988346,0.00019952,0.00006466449,0.0002759875,0.0005048384,0.0001204044],"domain_scores_gemma":[0.9987189,0.000320768,0.00005029762,0.0007321744,0.0001570501,0.00002095605],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001421442,0.00009530411,0.0004088198,0.0003072118,0.0001060047,0.0002329301,0.0002394737,0.03014408,0.05329172,0.05128496,0.006561028,0.8571864],"study_design_scores_gemma":[0.0001438959,0.0002958327,0.001014857,0.0001422128,0.0001716052,0.001299626,0.0002282325,0.4912016,0.1336616,0.2182361,0.1534677,0.0001366339],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.002120882,0.0001345116,0.9903057,0.00006809146,0.00001920725,0.00006385989,0.00008215246,0.004326995,0.002878582],"genre_scores_gemma":[0.1263235,0.0003076876,0.8636463,0.0001625479,0.00004322704,0.0001792632,0.0005951494,0.0009097275,0.007832465],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01137928,"threshold_uncertainty_score":0.03806746,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1821844818","doi":"10.1109/iwsoc.2004.5","title":"A customizable embedded SoC platform architecture","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Multithreading; Scalability; Embedded system; Computer architecture; Software; System on a chip; Architecture; Operating system; Computer hardware; Thread (computing)","authors":[{"name":"Pascal Nsame","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02680236002901247,"gpt":0.3043403582262318,"spread":0.2775379981972193,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002678672,0.000569654,0.0002206259,0.000355278,0.0002405823,0.0005515949,0.001152899,0.0004666369,0.006624111],"category_scores_gemma":[0.0005031857,0.0003352341,0.0003741853,0.0002474689,0.0002806979,0.0007548933,0.0009201111,0.001043301,0.002507638],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003016982,"about_ca_system_score_gemma":0.000650147,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0007386084,"about_ca_topic_score_gemma":0.001123605,"domain_scores_codex":[0.9997117,0.00002755188,0.00001988405,0.00006498766,0.0001268892,0.00004895871],"domain_scores_gemma":[0.9997129,0.00002029452,0.00002655683,0.0001119911,0.00008744631,0.00004072802],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005449658,0.0002864192,0.001901952,0.0004237909,0.00009549104,0.001789459,0.0002025071,0.1041198,0.4991457,0.06205099,0.01897839,0.3104606],"study_design_scores_gemma":[0.0002802314,0.001067802,0.003800247,0.0001128644,0.0001572988,0.002190149,0.00008263956,0.5510613,0.1764941,0.02025152,0.2443486,0.0001532376],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.07552037,0.0003863735,0.8597682,0.0002754839,0.0003733446,0.0004531111,0.0003389961,0.02656286,0.03632126],"genre_scores_gemma":[0.4792244,0.0004858575,0.4835918,0.0004127897,0.0001166395,0.0003684434,0.0009666625,0.001323461,0.03350997],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.006624111,"threshold_uncertainty_score":0.02215981,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1576834224","doi":"10.1109/iwsoc.2004.34","title":"Design strategies for ESD protection in SOC","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Electrostatic Discharge in Electronics","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Simon Fraser University; University of Alberta","funders":"","keywords":"Electrostatic discharge; Electronic engineering; Integrated circuit design; Electronic circuit; System on a chip; Integrated circuit; Computer science; Chip; Engineering; Electrical engineering; Embedded system; Voltage","authors":[{"name":"K. Iniewski","is_ca":true},{"name":"V. Axelrad","is_ca":false},{"name":"Andrei Shibkov","is_ca":false},{"name":"A. Balasiński","is_ca":false},{"name":"M. Syrzycki","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02781682564104205,"gpt":0.289339481473291,"spread":0.261522655832249,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005692748,0.0008271608,0.0002861229,0.0006135923,0.0003606806,0.001149136,0.0009093886,0.0005904248,0.005450911],"category_scores_gemma":[0.0009654868,0.0003554986,0.0004014348,0.0003510477,0.0004442855,0.001299938,0.000541702,0.0006309713,0.00130043],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0005389397,"about_ca_system_score_gemma":0.0005611134,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0004187783,"about_ca_topic_score_gemma":0.001160439,"domain_scores_codex":[0.9996232,0.00009570552,0.00002887102,0.00004233179,0.0001542019,0.0000557163],"domain_scores_gemma":[0.9996638,0.00008250439,0.00003035184,0.00006611331,0.0001380793,0.0000190965],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0001285781,0.00008535355,0.0007046394,0.001398871,0.0001300585,0.0004605915,0.0006065387,0.0849072,0.1135608,0.3418947,0.01049178,0.4456308],"study_design_scores_gemma":[0.0001996653,0.0009622095,0.0006493595,0.000521675,0.000346427,0.001590457,0.0004342815,0.3973098,0.119733,0.2301951,0.2479711,0.00008706167],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.01866746,0.00394562,0.9396545,0.0009088419,0.0001666962,0.0001961967,0.00007596964,0.001308893,0.03507581],"genre_scores_gemma":[0.4554312,0.005039106,0.5200885,0.000838606,0.0001488502,0.0004411978,0.0001738582,0.0003137893,0.01752494],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.005450911,"threshold_uncertainty_score":0.01823509,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1498052443","doi":"10.1109/iwsoc.2004.71","title":"Verification strategy determination using dependence analysis of transaction-level models","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Software Testing and Debugging Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Bottleneck; Modular design; Transaction-level modeling; Metric (unit); Functional verification; Database transaction; Formal verification; Embedded system; Programming language; Engineering","authors":[{"name":"S. Regimbal","is_ca":true},{"name":"Yvon Savaria","is_ca":true},{"name":"Guy Bois","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.09199069560637717,"gpt":0.3467204496117136,"spread":0.2547297540053364,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004724538,0.0009011208,0.0007274304,0.003274332,0.0005317618,0.001451356,0.001576564,0.0009884494,0.001919117],"category_scores_gemma":[0.02357972,0.0007759383,0.001434343,0.001131502,0.0008688329,0.003096255,0.001296185,0.001261493,0.0004363228],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.001218098,"about_ca_system_score_gemma":0.001666315,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.002053173,"about_ca_topic_score_gemma":0.002479943,"domain_scores_codex":[0.9929309,0.002589524,0.0006138426,0.0006199887,0.002913968,0.0003317363],"domain_scores_gemma":[0.981025,0.01091891,0.001340546,0.003779977,0.002763356,0.0001722002],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004715913,0.000431922,0.012002,0.0004033688,0.0002118027,0.0008626461,0.000623463,0.5009545,0.07365968,0.1257296,0.001577251,0.2830723],"study_design_scores_gemma":[0.00001926422,0.00008614954,0.0004135899,0.00002846812,0.00003899117,0.0001067395,0.00002579979,0.9559059,0.02107526,0.02125721,0.001018789,0.00002388308],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.02765921,0.00007592121,0.9701014,0.00006099178,0.000006784903,0.0001219961,0.0000687462,0.0009474548,0.0009575696],"genre_scores_gemma":[0.6016986,0.0001800092,0.3958185,0.00006171951,0.00002011526,0.0003750337,0.000442706,0.0002699241,0.001133462],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.004724538,"threshold_uncertainty_score":0.02498603,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1961752377","doi":"10.1109/iwsoc.2004.69","title":"Using design patterns for type unification and introspection in SystemC","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"SystemC; Computer science; Interoperability; Programming language; VHDL; Unification; Metadata; Hardware description language; Electronic system-level design and verification; Software engineering; Computer architecture; Embedded system; Field-programmable gate array; Operating system","authors":[{"name":"Luc Charest","is_ca":true},{"name":"E.M. Aboulhamid","is_ca":true},{"name":"Guy Bois","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0879628640731793,"gpt":0.3575353702208572,"spread":0.2695725061476779,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.009545531,0.001156071,0.001056303,0.001678485,0.00165643,0.005625481,0.003075006,0.002799632,0.003763568],"category_scores_gemma":[0.01675945,0.001793693,0.00154599,0.00170403,0.006327866,0.007556483,0.004621606,0.003360003,0.001962702],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.002170475,"about_ca_system_score_gemma":0.004104299,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.003126822,"about_ca_topic_score_gemma":0.004442971,"domain_scores_codex":[0.9916297,0.002677299,0.001304119,0.001161331,0.002277249,0.0009503243],"domain_scores_gemma":[0.9815139,0.004640178,0.001679383,0.009010614,0.002762102,0.000393773],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.000717985,0.0002633664,0.009674836,0.001088239,0.0001709539,0.001654656,0.01040312,0.01175741,0.02264841,0.6400595,0.02509707,0.2764643],"study_design_scores_gemma":[0.0002918281,0.0003709125,0.00199944,0.0005935067,0.0003304503,0.003333762,0.000808832,0.07464371,0.09336162,0.2958115,0.5280886,0.0003658571],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.0094672,0.0001703448,0.9710477,0.0007171827,0.0001665665,0.0002655447,0.000141484,0.01109825,0.006925751],"genre_scores_gemma":[0.1357486,0.0003559686,0.8402115,0.001990956,0.0001065521,0.001012558,0.0005646824,0.006503367,0.01350588],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.009545531,"threshold_uncertainty_score":0.05048221,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W2112775448","doi":"10.1109/iwsoc.2004.8","title":"A framework for implementing reusable digital signal processing modules","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Cellular Automata and Applications","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Digital signal processing; Signal processing; Digital signal; Estimator; SIGNAL (programming language); Computer architecture; Architecture; Embedded system; Multidimensional signal processing; Computer hardware; Programming language","authors":[{"name":"L.-P. Lafrance","is_ca":true},{"name":"Yvon Savaria","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03199109446803487,"gpt":0.3178015031519933,"spread":0.2858104086839585,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001599727,0.001312843,0.0008761749,0.001218164,0.0009402104,0.003155606,0.003625816,0.001895114,0.006410499],"category_scores_gemma":[0.002128473,0.0009019885,0.001815114,0.0008113508,0.001504763,0.0026176,0.001823836,0.002541169,0.003452646],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0008681423,"about_ca_system_score_gemma":0.001588306,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.001903733,"about_ca_topic_score_gemma":0.001435841,"domain_scores_codex":[0.9987189,0.0001987091,0.000160941,0.0002335104,0.0004977193,0.0001902662],"domain_scores_gemma":[0.9992746,0.0001875064,0.00005750846,0.000227153,0.0001775355,0.00007578221],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","study_design_scores_codex":[0.0001314916,0.0001721268,0.0005158261,0.0008571176,0.0001129165,0.0007549144,0.0004845814,0.06258204,0.05123509,0.6829557,0.006999917,0.1931982],"study_design_scores_gemma":[0.0001740275,0.0004110372,0.0003821256,0.0004663054,0.0002532431,0.001520375,0.000131193,0.3211373,0.07455575,0.2264583,0.37433,0.0001803604],"study_design_candidate":"not_applicable","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"methods","genre_scores_codex":[0.001274726,0.00015158,0.9929934,0.00005538479,0.00002942906,0.0001251222,0.00005899983,0.002849932,0.002461431],"genre_scores_gemma":[0.0378427,0.0005055266,0.9556534,0.0001258086,0.0000452687,0.0006604524,0.0004207016,0.0004690183,0.00427711],"genre_candidate":"methods","genre_consensus":"methods","teacher_disagreement_score":0.006410499,"threshold_uncertainty_score":0.02144527,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1775380792","doi":"10.1109/iwsoc.2004.23","title":"An intellectual property module for auto-calibration of time-interleaved pipelined analog-to-digital converters","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Analog and Mixed-Signal Circuit Design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Converters; Offset (computer science); Computer science; Compensation (psychology); Calibration; Electronic engineering; Property (philosophy); Engineering; Electrical engineering; Voltage","authors":[{"name":"David Morin","is_ca":true},{"name":"F. Normandin","is_ca":true},{"name":"Marie-Eve Grandmaison","is_ca":true},{"name":"Hung Dang","is_ca":true},{"name":"Yvon Savaria","is_ca":true},{"name":"Mohamad Sawan","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.02095406129108019,"gpt":0.2623308769861517,"spread":0.2413768156950715,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006466238,0.0004611243,0.0002681247,0.0006074223,0.0002229854,0.0005247028,0.001714457,0.0003887105,0.004823762],"category_scores_gemma":[0.001126887,0.0002123852,0.0002302831,0.000364189,0.0003175536,0.001010522,0.00042371,0.0005839295,0.0009830353],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002401412,"about_ca_system_score_gemma":0.0003156312,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0001110689,"about_ca_topic_score_gemma":0.0001094646,"domain_scores_codex":[0.9995939,0.00006878931,0.00003127221,0.00006949213,0.0001895181,0.00004709559],"domain_scores_gemma":[0.9991363,0.0002556591,0.0001423144,0.0002579266,0.0001664729,0.00004136944],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0005524806,0.0002511054,0.001623693,0.0004137372,0.00006454741,0.0005129792,0.0001600073,0.008584447,0.5276679,0.0121443,0.005211519,0.4428133],"study_design_scores_gemma":[0.0001596672,0.001368242,0.002789465,0.00004648335,0.0001195052,0.002288579,0.0000207503,0.1277678,0.8206872,0.003276207,0.04140307,0.00007287705],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.06460137,0.0004427862,0.9173357,0.0001363124,0.0001323738,0.0002451495,0.0002796212,0.01002085,0.006805776],"genre_scores_gemma":[0.8077481,0.0001795776,0.1843913,0.0002390318,0.0001174987,0.0002199677,0.0003362915,0.0004920575,0.006276279],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004823762,"threshold_uncertainty_score":0.01613712,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1825463799","doi":"10.1109/iwsoc.2004.22","title":"An embedded tester core for system-on-chip architectures","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"VLSI and Analog Circuit Testing","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Windsor","funders":"","keywords":"Embedded system; System on a chip; Core (optical fiber); Overhead (engineering); Chip; Computer science; Automatic test equipment; Multi-core processor; Power consumption; System testing; Built-in self-test; Many core; Computer hardware; Engineering; Power (physics); Reliability engineering; Operating system; Parallel computing","authors":[{"name":"Rashid Rashidzadeh","is_ca":true},{"name":"Mohammad Mahdi Ahmadi","is_ca":true},{"name":"William C. Miller","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.03937619706014286,"gpt":0.3195960098209169,"spread":0.280219812760774,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007850862,0.0005051339,0.0002700442,0.000329249,0.0001364233,0.0004263263,0.0009066599,0.0003532813,0.004968689],"category_scores_gemma":[0.002084724,0.0002342026,0.0001891275,0.0002179034,0.000226816,0.0007909238,0.0004465939,0.0007342706,0.001445034],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.000270539,"about_ca_system_score_gemma":0.000568347,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002114631,"about_ca_topic_score_gemma":0.0004382199,"domain_scores_codex":[0.9994512,0.0001269911,0.0000383233,0.00006594499,0.0002626494,0.00005486221],"domain_scores_gemma":[0.9985807,0.0003784295,0.0001529132,0.0003066334,0.0004686678,0.0001126071],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0006381703,0.0002078655,0.005001295,0.0005115883,0.00008106005,0.0005321932,0.0001648481,0.009783389,0.5253934,0.03017579,0.0141799,0.4133306],"study_design_scores_gemma":[0.0002175089,0.003394723,0.007435945,0.0001041283,0.000171589,0.00317177,0.00006233041,0.273333,0.5619524,0.006157787,0.1439337,0.00006505923],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.08627011,0.001109662,0.8872348,0.000208699,0.0001944259,0.0003509091,0.0002591966,0.01283632,0.01153587],"genre_scores_gemma":[0.5778219,0.0004230187,0.4098128,0.0003856221,0.00007826626,0.0002293246,0.0008093754,0.0007042137,0.009735532],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.004968689,"threshold_uncertainty_score":0.01662195,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1639935035","doi":"10.1109/iwsoc.2004.41","title":"High-speed I/Os and PLLs for data communication applications","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of British Columbia; University of Alberta","funders":"","keywords":"Computer science; Phase-locked loop; Jitter; Telecommunications","authors":[{"name":"K. Iniewski","is_ca":true},{"name":"Shahriar Mirabbasi","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.039410980854734,"gpt":0.3178918653841159,"spread":0.2784808845293819,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003556006,0.0005264286,0.000270241,0.0006288523,0.0004410607,0.001151515,0.0005829761,0.0006218211,0.01244588],"category_scores_gemma":[0.00114423,0.000257883,0.0001454725,0.0007349976,0.0003582494,0.001406918,0.000376141,0.0007461819,0.002031662],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0003602908,"about_ca_system_score_gemma":0.0002671308,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0002476823,"about_ca_topic_score_gemma":0.0006247536,"domain_scores_codex":[0.9997466,0.00003583101,0.000011845,0.00004454302,0.0001258834,0.00003540178],"domain_scores_gemma":[0.9994724,0.0002112507,0.00005256532,0.00006612632,0.0001646839,0.00003300747],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","study_design_scores_codex":[0.0008368971,0.0001531011,0.001667287,0.0005960486,0.00006858044,0.0002567151,0.0003182349,0.003787344,0.4189993,0.1027878,0.0268853,0.4436434],"study_design_scores_gemma":[0.0002827164,0.001189856,0.002469119,0.0002107116,0.0001990092,0.001235771,0.0002534933,0.07614255,0.5033157,0.03744552,0.3771628,0.00009264112],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.126814,0.0319508,0.68849,0.004134071,0.003307002,0.0003316313,0.0003820946,0.00491401,0.1396764],"genre_scores_gemma":[0.7600719,0.006859663,0.146102,0.001543031,0.001730612,0.0001715763,0.0003747582,0.0004099183,0.08273653],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.01244588,"threshold_uncertainty_score":0.04163569,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null},{"id":"W1631108712","doi":"10.1109/iwsoc.2004.11","title":"A novel memory architecture for real-time mesh-based video motion compensation","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Video Coding and Compression Technologies","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"routes":{"ca_aff":true,"ca_fund":false,"ca_venue":false,"about_ca":false},"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Motion compensation; Frame (networking); Reference frame; Pixel; Memory architecture; Frame rate; Architecture; CMOS; Image warping; Computer hardware; Computer vision; Electronic engineering; Engineering; Telecommunications","authors":[{"name":"Mohammed S. Sayed","is_ca":true},{"name":"Wael Badawy","is_ca":true}],"retraction":null,"screen_n_in":null,"score":{"opus":0.0296977849950224,"gpt":0.2928018601596942,"spread":0.2631040751646718,"validation_status":"score_only:v0-immature-baseline"},"prediction":{"model_version":"metacan-v3-hybrid-931329e0061c","candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006585064,0.0002171109,0.0001550638,0.0002763391,0.0001977866,0.000289189,0.001012842,0.0002880215,0.003721388],"category_scores_gemma":[0.0001585981,0.00009687345,0.0001495776,0.000359449,0.0001301636,0.000760229,0.0002298093,0.0002273865,0.0005403014],"about_ca_system_candidate":false,"about_ca_system_consensus":false,"about_ca_system_score_codex":0.0002988128,"about_ca_system_score_gemma":0.0002099576,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_topic_score_codex":0.0009314007,"about_ca_topic_score_gemma":0.002120484,"domain_scores_codex":[0.999953,0.000004557815,0.000004513466,0.00001312889,0.00001475471,0.000009929373],"domain_scores_gemma":[0.9999231,0.00001353765,0.00001028958,0.00001554939,0.00003240666,0.000005120691],"domain_codex":null,"domain_gemma":null,"domain_candidate":null,"domain_consensus":null,"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","study_design_scores_codex":[0.0004386709,0.00008022981,0.001101851,0.0003057738,0.00006252185,0.0002748419,0.0001334183,0.01185326,0.4428499,0.008908437,0.006339242,0.527652],"study_design_scores_gemma":[0.0001604374,0.001125091,0.002748852,0.0000527246,0.0002345841,0.001835507,0.0001406279,0.2670692,0.6309527,0.00492822,0.09069044,0.00006154543],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"genre_codex":"methods","genre_gemma":"empirical","genre_scores_codex":[0.1375141,0.004177309,0.8436611,0.0002348012,0.0002989196,0.00008131946,0.0002968616,0.005053848,0.008681606],"genre_scores_gemma":[0.7251129,0.0009475783,0.2629398,0.0001926206,0.00009688435,0.0000974391,0.0005323834,0.0001112641,0.009969085],"genre_candidate":"empirical","genre_consensus":null,"teacher_disagreement_score":0.003721388,"threshold_uncertainty_score":0.01244926,"prediction_status":"machine_predicted_unvalidated"},"labels":[],"label_agreement":null}]}